#### DATASHEET



# FPLX020A0XY3-SRZ Non-Isolated DC-DC Power Module

#### 6 V<sub>DC</sub> - 14 V<sub>DC</sub> input; 0.45 V<sub>DC</sub> to 3.6 V<sub>DC</sub> output; 20 A Output Current

**RoHS Compliant** 





#### **Applications**

- Telecommunications and networking equipment
- Broadband and communications equipment
- Servers, storage and computing applications
- Test and Measurement equipment
- Industrial and medical equipment
- DSP, FPGA, ASIC, CPU and networking processor applications
- Programmable logic applications
- Distributed bus power architectures and mixed voltage systems
- ATCA cards, Compact PCI / PCI Express / PXI Express applications

#### **Features**

- Compliant to RoHS II EU Directive 2011/65/EC and amended Directive (EU) 2015/863
- Compliant to IPC-9592 (Sept. 2008), Category 2, Class 2
- Compliant to REACH Directive (EC) No 1907/2006
  Compatible with a Pb-free or SnPn reflow soldering process
- Wide Input voltage range: 6.0 V<sub>DC</sub> 14 V<sub>DC</sub>
- Output voltage programable from 0.45  $V_{DC}$  to 3.6  $V_{DC}$  via PMBus or external pin strap resistor
- Delivers up to 20 A output current
- Supports Voltage Rails requiring 3% transient tolerance
- Constant On Time control scheme provides fast transient response and stability without external compensation.
- Tightly regulated output voltage

The OmniOn Power<sup>™</sup> FPLX020A0XY3-SRZ Digital DLynx III<sup>™</sup> power module is a non-isolated dc-dc converter that can deliver up to 20 A of output current. It operates over a wide input voltage range from 6.0 V<sub>DC</sub> to 14 V<sub>DC</sub> and provides precisely regulated output voltage programmable from 0.45 V<sub>DC</sub> to 3.6 V<sub>DC</sub> via pin strap resistor or PMBus<sup>™</sup>.

The module employs fast Constant On Time (COT) control scheme that is stable with ceramic output capacitors without external compensation, simplifies design efforts and achieves fast transient response.

Other main features include optional diode emulation mode for improved light load efficiency, monotonic startup with selectable soft-start time, pre-bias start-up, digital PMBus interface, programmable enable logic and control, input over-voltage protection, output undervoltage and over-voltage protections, over-temperature protections and more. The module supports an extensive set of PMBus commands for control and monitoring of system parameters. The FPLX020A0XY3-SRZ power module is highly configurable, and yet easy to use.

- Low output ripple and noise
- Small size: 10 mm x 10 mm x 9.4 mm 0.394 in x 0.394 in x 0.37 in
- Digital interface compliant to PMBus Rev.1.3 protocol
- Programmable enable logic with On/Off Control.
- Protections: OVP, UVP, OCP, OTP
- Wide operating temperature range -40°C to 85°C.
- Excellent Thermal Performance Module delivers full output @ 12 V<sub>IN</sub>, 1 V<sub>OUT</sub>, 85°C ambient temperature without any forced airflow (NC—natural convection).
- UL\* 62368-1, 3<sup>rd</sup> Ed. Recognized, and VDE (EN62368-1 3rd Ed.) Licensed.
- ISO\*\* 9001 and ISO14001 certified manufacturing facilities.



## **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Operational functionality of the device is not implied at these or any other conditions in the excess of those given in the operations sections of the data sheet. Exposure to the absolute maximum ratings for extended periods may adversely affect the device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage (continuous)	V <sub>IN</sub>	-0.3	14.5	V
Operating Ambient Temperature	T <sub>A</sub>	-40	85	°C
Storage Temperature		-55	125	°C

#### CAUTION: This power module is not internally fused. An input line fuse must always be used.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to an integrated part of sophisticated power architecture. To preserve maximum flexibility, internal fusing is not included. However, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a fast-acting fuse with a maximum rating of 30A, 100V (see Safety Considerations section). Based on the information provided in this Data Sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's Data Sheet for further information.

#### **Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit
PGOOD, PROG, VBT, VOSENP, SM_DATA, SM_CLK, SM_ALERT		0	3.6	V
VOSENM		- 0.3	0.3	V
EN		0	25	V

#### **Electrical Specifications**

Parameter	Condition	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	$V_{\text{IN}}$	6.0		14.0	$V_{\text{DC}}$
Maximum Input Current (V <sub>IN</sub> =6.0V to 14V, I <sub>O</sub> =I <sub>O, max</sub> )	All	I <sub>IN,max</sub>			13	A <sub>DC</sub>
	$V_{O,set}$ = 0.45 $V_{DC}$	I <sub>IN,No load</sub>	45	47	53	mA
	$V_{O,set}$ = 0.7 $V_{DC}$	I <sub>IN,No</sub> load	50	54	60	mA
Input No Load Current ( $V_{IN} = 12V_{DC}$ , $I_0 = 0$ , module enabled)	$V_{O,set}$ = 0.7 $V_{DC}$	I <sub>IN,No</sub> load	57	63	76	mA
	V <sub>O,set</sub> = 2.0V <sub>DC</sub>	I <sub>IN,No</sub> load	85	101	135	mA
	V <sub>O,set</sub> = 3.6V <sub>DC</sub>	I <sub>IN,No</sub> load	136	159	214	mA
Input Stand-by Current (V <sub>IN</sub> = 12V <sub>DC</sub> , module disabled)	All	I <sub>IN,stand-by</sub>	10	11	12	mA
Inrush Transient	All	l²t			1.8	A <sup>2</sup> s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V <sub>IN</sub> =6 to 14 V, Io= I <sub>omax</sub> )	All		72	90	108	mA <sub>p-p</sub>
Input Ripple Rejection (120Hz)	All			-83		dB
Output Voltage Set-point accuracy						
-40°C to 85°c, V <sub>0</sub> =0.45 to 2.0 V (without divider)	All	0.45 - 2.0		0.5		%V <sub>o, set</sub>
-40°C to 85°c, V <sub>0</sub> =2.0 to 3.6V (with divider)	All	2.0 - 3.6		0.5		%V <sub>O, SET</sub>

OmniOn Power is a trademark of OmniOn Power Inc. All other trademarks belong to their respective owners.



## Electrical Specifications (continued)

Parameter	Condition	Symbol	Min	Тур	Max	Unit
Voltage Regulation						
Line Regulation ( $V_{IN}$ = $V_{IN, min}$ to $V_{IN, max}$ )	All			2		mV
Load Regulation (Io=Io, min to Io, max)	All			2		mV
PMBus Adjustable Output Voltage Range	All	Vo	0.45		3.6	V <sub>DC</sub>
PMBus Output Voltage Adjustment Step Size	All			0.244		mV
Remote Sense Range	All		0		2.56	V <sub>DC</sub>
Output Ripple and Noise on nominal output 1.0V $(V_{IN}=V_{IN, nom} \text{ and } I_O=I_{O, min} \text{ to } I_{O, max} C_O = 2x470 \mu F    20x47 \mu f ceramic capacitors)$						
Peak-to-Peak (5Hz to 20MHz bandwidth)		Ιo		6		$mV_{pk\text{-}pk}$
RMS (5Hz to 20MHz bandwidth)		lo		2		$\mathrm{mV}_{\mathrm{RMS}}$
External Capacitance Minimum and maximum $C_{OUT}$ tested shown in table For stability one capacitor with ESR >10m $\Omega$ is required	All	C <sub>O, MAX</sub>		962 - 1940		μF
Derated Output Current V <sub>IN</sub> = 12V <sub>DC</sub> , T <sub>AMBIENT</sub> =78°C Natural Convection (NC)	All	I <sub>o, lim</sub>		20		A <sub>DC</sub>
Vin= 12Vdc, Tambient=85°C 100 lfm	All	l <sub>o, lim</sub>		20		A <sub>DC</sub>
$V_{IN}$ = 12 $V_{DC}$ , $T_{AMBIENT}$ =85°C Natural Convection (NC)	$V_{\text{O,set}} \leq 2.8 V_{\text{DC}}$	I <sub>o, lim</sub>		20		A <sub>DC</sub>
Efficiency	$V_{O,set}$ = 0.45 $V_{DC}$			82		%
V <sub>IN</sub> = 12V <sub>DC</sub> , T <sub>A</sub> =25°C	$V_{O, set} = 0.7 V_{DC}$			86		%
I <sub>O</sub> =I <sub>O, max</sub> , V <sub>O</sub> = V <sub>O,set</sub>	$V_{O, set} = 1.0 V_{DC}$	η		89		%
	$V_{O,set}$ = 2.0 $V_{DC}$			92		%
	V <sub>O,set</sub> = 3.6V <sub>DC</sub>			94		%
Switching Frequency (steady state)	All	f <sub>sw</sub>		800		kHz
Dynamic Load Response (VIN= 12Vdc, TA=25°C, $V_0$ =2.0 to 3.6V, step 25-75-25% $I_{0,MAX}$ at 10A/us)						
Maximum deviation from setpoint	All					%V <sub>o,set</sub>
Settling time (to within 10% of ( $V_{O,PK} - V_{O,SET}$ )	All				4	μs
Dynamic Load Response (VIN= 12Vdc, TA=25°C, V <sub>0</sub> =0.7 to 2.0V, step 25-75-25% I <sub>0,MAX</sub> at 10A/us)						
Maximum deviation from setpoint	All				2.5	%V <sub>O,SET</sub>
Settling time (to within 10% of ( $V_{O,PK} - V_{O,SET}$ )	All				5	μs
Dynamic Load Response (VIN= 12Vdc, TA=25°C, V <sub>o</sub> =0.45 to 0.7V, step 25-75-25% I <sub>o,MAX</sub> at 10A/us)						
Maximum deviation from setpoint	All				4	%V <sub>O,SET</sub>
Settling time (to within 10% of (V_{O,PK} – V_{O,SET})	All				25	μs



## **Feature Specifications**

Unless otherwise indicated, specifications apply for all operating input voltages, resistive load and temperature conditions. See Feature Descriptions for additional information.

Parameter	Condition	Symbol	Min	Тур	Max	Units
On/Off Signal Interface (V <sub>IN</sub> =V <sub>IN</sub> , min to V <sub>IN</sub> , max ; open collector or equivalent, Signal referenced to GND)						
Logic High (Module ON)						
Input High Voltage	All	VIH	0.61	0.65	0.69	V
Logic Low (Module OFF)						
Input Low Voltage	All	VIL	0.51	0.55	0.65	V
Turn-On Delay and Rise Times (V <sub>IN</sub> =V <sub>IN, nom</sub> , I <sub>O</sub> =I <sub>O, max</sub> , V <sub>O</sub> to within ±1% of steady state)						
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which VIN = VIN, min until Vo =10% of Vo, set)	All	T <sub>delay</sub>		1.1		msec
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until Vo = 10% of Vo, set)	All	T <sub>DELAY</sub>		1		msec
Output voltage Rise time (time for Vo to rise from 10% of Vo,set to 90% of Vo, set)	All	T <sub>RISE</sub>		15		msec
Output voltage overshoot (startup) (TA = 25°C VIN= VIN, MIN to VIN, max, IO = IO, min to IO, max)					4.0	% V <sub>O, set</sub>
Over Temperature Protection (See Thermal Considerations section)	All	T <sub>ot</sub>		125		°C
PMBus Over Temperature Warning Threshold (*	All	T <sub>WARN</sub>		110		°C
Input Undervoltage Lockout						
Turn-on Threshold	All			6		V <sub>DC</sub>
Turn-off Threshold	All			5.5		V <sub>DC</sub>
Hysteresis	All			0.5		V <sub>DC</sub>
PGOOD (Power Good)						
Recommended pull-up circuit: 10 kΩ resistor with 3.3V supply	All			10		kΩ
Output Low voltage (20mA Drive)	All				0.1	V
Output High voltage	All				0.7	V
Output Leakage (PGOOD = 3.6 V)	All		-5		5	μA
Sink current capability into PGOOD pin	All			5	6	mA

\* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning.



## **General Specifications**

Parameter	Condition	Min	Тур	Max	Unit
Calculated MTBF (I <sub>0</sub> =0.8I <sub>0, max</sub> , T <sub>A</sub> =40°C) Telecordia Issue 4 Method 1 Case 3	All		166,087,525		Hours
Weight			2.6		g (oz.)

## **Digital Interface Specifications**

Unless otherwise indicated, specifications apply for all operating input voltages, resistive load and temperature conditions. See Feature Descriptions for additional information.

Parameter	Condition	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (SM_DATA, SM_ALERT)		V <sub>IH</sub>	1.35			V
Input Low Voltage (SM_DATA, SM_ALERT)		VIL			0.8	V
Input Leakage (SM_DATA, SM_CLK)	Vpad = 0 - 3.6V	Іін	-1		1	μA
Output Low Voltage (Open-Drain Outputs – 4mA drive, SM_DATA, SM_ALERT)	I <sub>out</sub> =4mA	Vol			0.4	V
Pin capacitance		Co		4		pF
PMBus Operating frequency range	Slave Mode	Fрмв	100	400	1000	kHz
Pulldown resistance (SM_DATA, SM_CLK)			5		13	Ω
Pulldown resistance (SM_ALERT)			5		20	Ω
Measurement System Characteristics						
Output current measurement range		I OUT(rng)	0		20	А
Output current measurement accuracy	All	I <sub>ACC</sub>		3.6		А
Temperature measurement accuracy @12V <sub>IN</sub> , 0°C to 85°C		T <sub>ACC</sub>	-1		1	°C
V <sub>IN</sub> measurement range		V <sub>IN(rng)</sub>	6		14.5	V
V <sub>IN</sub> measurement accuracy		VIN, ACC		±0.6		%
$V_{IN}$ measurement resolution		$V_{\text{IN}}$ , res		31.25		mV
V <sub>out</sub> measurement range		V <sub>OUT(rng)</sub>	0.45		3.6	V
V <sub>OUT</sub> measurement resolution		V <sub>OUT(res)</sub>		0.244		mV
V <sub>out</sub> measurement accuracy	V <sub>OUT</sub> = 0.45 - 3.6	Vout, acc		±2.5		%





The following figures provide typical characteristics for the 20A DLynx III™ module at 0.45Vo and 25°C.





The following figures provide typical characteristics for the 20A DLynx III<sup>™</sup> module at 0.7Vo and 25°C.

OUTPUT VOLTAGE ON/OFF VOLTAGE





The following figures provide typical characteristics for the 20A DLynx III™ module at 1.0Vo and 25°C.

OUTPUT VOLTAGE ON/OFF VOLTAGE









OUTPUT VOLTAGE ON/OFF VOLTAGE



#### **Input Filtering**

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure below shows the input ripple voltage for various output voltages at 100% of load current with different input capacitor combinations.



Input ripple voltage for various output voltages with three input capacitor combinations at full load. Input voltage is 12V.

## **Output Filtering**

These modules are designed for low output ripple voltage and will meet stringent output ripple. Next figure provides output ripple information various output voltages and full load current for different levels of capacitance. Ceramic capacitance deployed to reduce output ripple also helps improve the transient performance of the module.



Peak to peak output ripple voltage for various output voltages with external capacitors at the output (20 A load). Input voltage is 12V.

## **Transient Testing**

Module performance for different transient conditions at  $C_{OUT}=2x470uF+20x47uF+2x22uF+6x0.1uF$  measured on module evaluation board in room temperature (25° C) with 12 V<sub>DC</sub> input voltage. VOUT\_SCALE\_LOOP value 0xE808 without feedback resistor divider was used for 0.45 - 2.0 V output voltages. VOUT\_SCALE\_LOOP value 0xE804 used for higher VOUT.

Output Voltage (V)	Step Load of full load	Load Slew Rate (A/µsec)	ΔV Variation undershoot / overshoot (mV)
0.45	25% to 75%	10	-16 / 15
0.7	25% to 75%	10	-14 / 10
1.0	25% to 75%	10	-11 / 16
2.0	25% to 75%	10	-12 / 10
3.3	25% to 75%	10	-13 / 13
3.6	25% to 75%	10	-18 / 19
0.45	25% to 75%	2	-14/9
0.7	25% to 75%	2	-16 / 9
1.0	25% to 75%	2	-9 / 10
2.0	25% to 75%	2	-5/6
3.3	25% to 75%	2	-10 / 13
3.6	25% to 75%	2	-12 / 20



## **Safety Considerations**

For safety agency approval, the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL\* 62368-1, 3rd Ed. Recognized, and VDE (EN62368-1, 3nd Ed.) Licensed.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV) or ESI, the input must meet SELV/ESI requirements. The power module has extra low voltage (ELV) outputs when all inputs are ELV.

The FPLX015 model was tested using an external Littelfuse 456 series fast-acting fuse rated at 30 A, 100 V in the ungrounded input. The maximum hot spot temperature on C5 shall shall not exceed 115 °C and on inductor core top shall not exceed 125°C.

#### **Analog Feature descriptions**

#### Remote On/Off

The FPLX020 module can be turned ON and OFF either by using the EN pin (Analog enable) or through the PMBus interface (Digital enable). The module can be configured in a number of ways through the PMBus interface to react to the ON/OFF input:

- Power up when power present ignoring EN pin and OPERATION (0x01) PMBus command.
- Power up by EN pin and OPERATION PMbus command (default)
- Power up with OPERATION PMbus command only.
- Power up with EN pin only

The default state of the module (as shipped from the factory) is to be controlled by both EN pin and OPERATION PMBus command . Module control through the digital interface must be made through PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

# The EN pin should not be left floating and must be pulled either high or low.

#### Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior on the output for any combination of rated input voltage, output current, and operating temperature range.

## Startup into Pre-biased Output

The module will start into a pre biased output on output as long as the pre bias voltage is 10% less than the set output voltage at 25°C. 50% less than the set output voltage for all temperature conditions.

#### **Remote Sense**

The power module has a differential Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VOSENP and VOSENM) for the output. The maximum differential input voltage for the remote sense input is 2.56 V.

# Setting output voltage with external resistor

15 pre-set VOUT values are selectable connecting a pinstrap resistor to boot voltage (VBT) pin. With preset VOUT selected with resistor on application board modules can be powered up without any PMBus commands.

For <2.0V Vout it is recommended to not use feedback resistor divider.

VBT and EN pins must not be left floating.

PROG RESISTOR VBT	VOUT 0.45 – 2.0 Without feedback resistor divider	VOUT 0.5 – 3.6 With feedback resistor divider
5.62 k <b>Ω</b>	0.5 V <sub>DC</sub>	1.0 V <sub>DC</sub>
9.53 kΩ	0.6 V <sub>DC</sub>	1.2 V <sub>DC</sub>
14 kΩ	$0.7 V_{\text{DC}}$	1.4 V <sub>DC</sub>
21 kΩ	0.8 V <sub>DC</sub>	1.6 V <sub>DC</sub>
30.1 kΩ	0.9 V <sub>DC</sub>	1.8 V <sub>DC</sub>
36.5 kΩ	1.0 V <sub>DC</sub>	2.0 V <sub>DC</sub>
43.2 kΩ	1.05 V <sub>DC</sub>	2.1 V <sub>DC</sub>
51.1 kΩ	1.1 V <sub>DC</sub>	2.2 V <sub>DC</sub>
61.9 kΩ	1.2 V <sub>DC</sub>	2.4 V <sub>DC</sub>
75 kΩ	1.25 V <sub>DC</sub>	2.5 V <sub>DC</sub>
88.7 kΩ	1.35 V <sub>DC</sub>	2.7 V <sub>DC</sub>
105 kΩ	1.5 V <sub>DC</sub>	3.0 V <sub>DC</sub>
127 kΩ	1.65 V <sub>DC</sub>	3.3 V <sub>DC</sub>
147 kΩ	1.8 V <sub>DC</sub>	3.6 V <sub>DC</sub>



## **Digital Feature Descriptions**

#### **Power Good**

Power good needs external pull up resistor. The pin is called PGOOD and threshold is specified via PMbus (POWER\_GOOD\_ON and POWER\_GOOD\_OFF).

When using VBT pin for analog VOUT setting, FPLX020 will automatically set PGOOD ON threshold at 93.75% of VOUT set with VBT pin and PGOOD OFF threshold at 81.25% of VOUT.

When using PMBus command to set VOUT user can set PGOOD threshold with PMBus commands. If PGOOD is not set by user factory default setting is 0.4V.

Refer to the startup waveforms in characteristic curves section for examples of Power Good / PGOOD behavior. The top waveform is the slowly rising input voltage and the bottom waveform is the output voltage. As soon as the output voltage crosses the PGOOD threshold (0.4V by default), the pin is pulled high as seen in the scope capture (red middle waveform).

#### Start-up procedure

The FPLX020A0XY3-SRZ is a programmable ON/OFF logic power module. The default state of the module is Negative Logic. The module is ON when the EN pin is at "logic low" state, and OFF when it is at a "logic high" state. Positive ON/OFF logic can be implemented through PMBus control.

The module could be turned ON and OFF from an external enable signal or by the OPERATION (0x01) command. Desired behavior is set by ON\_OFF\_CONFIG (0x02) command.

#### Input overvoltage protection (OVP)

The input overvoltage protection prevents the FPLX020A0XY3-SRZ from operating when the input is above preset thresholds.

The customers are strongly advised not to increase the preset input overvoltage limit as it may result in compromising product safety. This is a violation of the module's absolute maximum and minimum ratings which will void the product warranty.

The input overvoltage protection could be adjusted by the following command:

VIN\_OV\_FAULT\_RESPONSE 0x56,

VIN\_OV\_FAULT\_LIMIT 0x55

See PMBus commands description for more details.

# Output overvoltage and undervoltage protections

The FPLX020A0XY3-SRZ offers an internal output overvoltage protection circuit that can be used to protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limits.

The FPLX020A0XY3-SRZ overvoltage and undervoltage behavior can be configured through the following commands:

VOUT\_OV\_FAULT\_RESPONSE (0x41), VOUT\_UV\_FAULT\_RESPONSE (0x45), VOUT\_OV\_FAULT\_LIMIT (0x40), VOUT\_UV\_FAULT\_LIMIT (0x44).

See commands description for more details.

#### Output overcurrent protection (OCP)

To provide protection in a fault (output overload) condition, the unit is equipped with internal current limiting circuitry on the output and can endure current limiting continuously.

FPLX020 module has two output overcurrent protections to prevent excessive forward current through the module and the load during abnormal operation. Internal overcurrent protection is cycle-bycycle in nature. Second over current protection mode is based on average current and managed by IOUT\_OC\_FAULT\_LIMIT <u>0x46</u>.

#### Preset output overcurrent limit must not be increased as it may result in compromising product safety. This is a violation of the module's absolute maximum and minimum ratings which will void the product warranty.

The output overcurrent fault response is managed by the PMBus command IOUT\_OC\_FAULT\_RESPONSE (0X47). The module's default overcurrent response is to hiccup forever. Other PMBus selectable OCP responses are shutdown or hiccup 1 to 6 times before shutdown. Time delay to next retry can be set between 1 - 8 msec. See PMBus commands description for more details.

#### Thermal shutdown circuit

To provide protection in a fault condition, the unit has a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of 125 °C is exceeded. IC internal temperature can be read with PMBus command READ\_TEMPERATURE\_1. Once the unit goes into thermal shutdown, it will wait to cool down to 110°C of set limit before attempting to restart.



#### **Overtemperature protection (OTP)**

The FPLX020A0XY3-SRZ overtemperature protection ensures that the temperature inside the module is below all the components' temperature maximum limit.

The overtemperature protections are managed by the following PMBus commands: OT\_FAULT\_LIMIT, OT\_WARN\_LIMIT, and OT\_FAULT\_RESPONSE.

The module supports two responses: ignore and restart when fault condition clears. The fault is nonlatching, when temperature lowers to OT\_WARN\_LIMIT module will restart.

Preset over temperature limit must not be decreased as it may result in compromising product safety. This is a violation of the module's absolute maximum and minimum ratings which will void the product warranty.

See PMBus commands description for more details.

#### Monitoring through SM\_ALERT pin

The FPLX020A0XY3-SRZ controller can report fault conditions by changing the state of the SM\_ALERT pin, which is asserted when any number of preconfigured fault conditions occur. The module can also be monitored continuously for any number of power conversion parameters. Some of most useful fault monitoring commands are: STATUS\_BYTE <u>0x78</u>, STATUS\_WORD <u>0x79</u>, STATUS\_VOUT <u>0x7A</u>, STATUS\_IOUT <u>0x7B</u>, STATUS\_INPUT <u>0x7C</u>, STATUS\_TEMPERATURE <u>0x7D</u>

#### Control loop tuning

The heart of FPLX020A0XY3-SRZ is a fully digital fast Constant On Time controller IC . By default, this control loop is stable for minimum recommended output capacitance and loads. One at least 10 m $\Omega$  ESR COUT capacitor is required. There is no dependence upon external compensation networks. This simplifies the design process by removing such considerations as temperature and process variation of passive components.

# Non-volatile memory management (NVM)

The FPLX020A0XY3-SRZ has internal non-volatile memory where the module's configurations are stored.

During the initialization process, the FPLX020A0XY3-SRZ checks for stored values contained in its internal non-volatile memory. The FPLX020 offers up to 11 writes to configure basic module parameters such as output voltage setpoint, fault operation settings, etc. Digital Power Insights ProGUI III software can show number of NVM writes available.

#### Reducing jitter in high Vout conditions

Some amount of jitter is unavoidable in any DCDC power conversion. Jitter is caused by noise that is present at the modulator which controls the operation of the power switches used to convert power. It results in mild Vout ripple increase. Fast COT control has fixed Ton time, consequently, its jitter is in the form of Toff time variation from cycle by cycle.

There are two approaches to reduce jitter:

- Increase equivalent series resistance (ESR) in Cout to make phase margin bigger, also the higher the ESR, the larger the feedback ripple, resulting in better noise rejection. (At least 10mΩ ESR is recommended).
- Adjust internal loop capacitance value (range from lpF to 8pF) by changing PMBus command LOOP\_COMPENSATION\_FILTER\_ZERO\_0 to aid with the crossover frequency and provide a phase boost.

# Fast Constant On Time control scheme

The FPLX020 module uses constant on time control scheme to regulate the output voltage. As with all POL modules, external capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes.



#### **PMBus use guidelines**

An I<sup>2</sup>C or PMBus interface is used to communicate with the module. These two-wire serial interfaces consist of clock and data signals, and operate as fast as 1 MHz with proper signal integrity. 400kHz is the typical operating frequency. The bus provides read and write access to the internal registers for configuration and monitoring of operating parameters. The bus is also used to program on-chip non-volatile memory (MTP) to store operating parameters. To ensure operation with multiple devices on the bus, an exclusive address for the module is programmed into MTP. To protect customer configuration and information, the I<sup>2</sup>C interface can be configured for either limited access or locked with a 16 -bit software password. Limited access includes both write and read protection options. In addition, there is a telemetry-only mode which only allows reads from the telemetry registers. The module supports the Packet Error Checking (PEC) protocol and a number of PMBus commands to monitor voltages and currents.

#### PMBus data formats

#### Linear-11

The L11 data format uses 5-bit two's complement exponent (N) and 11-bit two's complement mantissa (Y) to represent a real world decimal value (X). The formula to calculate the real world decimal value is:  $X = Y \cdot 2^{N}$ .

#### Linear-16

The L16u data format uses a fixed exponent (hard-coded to N = -xxh) and a 16-bit unsigned integer mantissa (Y) to represent real world decimal value (X). The formula to calculate the real world decimal value is:  $X = Y \cdot 2^{-xx}$ .

#### Linear-16 Signed

The L16s data format uses a fixed exponent (hard-coded to N = -xxh) and a 16-bit two's complement mantissa (Y) to represent real world decimal value (X). The formula to calculate the real world decimal value is:  $X = Y \cdot 2^{-xx}$ .

#### Bit Field

A description of the Bit Field format is provided in each command details.

#### Custom

A description of the Custom data format is provided in each command details. A combination of Bit Field and integer are common type of Custom data format.

#### ASCII (ASC)

A variable length string of text characters in the ASCII data format.

#### **PMBus Addressing**

The power module is addressed through the PMBus using a device address. The default module address is 0x40.

PMBus default address can be changed with PMBus command PMB\_DEVICE\_ADDR to a new value. Setting the address to zero disables the interface.

PMBUs default address can also be changed with pinstrap resistor to an offset address. The module supports 15 possible offset addresses (0x41 to 0x56). Connect pinstrap resistor to PRG pin.

PROG PIN RESISTOR	PMBus address offset from default 0x40
SHORT	0 (0x40- default)
5.62 kΩ	1
9.53 kΩ	2
14 kΩ	3
21 kΩ	4
30.1 kΩ	5
36.5 kΩ	6
43.2 kΩ	7
51.1 kΩ	8
61.9 kΩ	9
75 kΩ	10
88.7 kΩ	11
105 kΩ	12
127 kΩ	13
150	14
FLOAT	15 (0x56)



#### Supported PMBus Commands

This section provides a list of supported PMBus commands outlined in the order of increasing command codes. More information about standardized PMBus electrical interface, commands, data formats and command language can be found from http://pmbus.org/ and at http://www.smbus.org/specs/. This data sheet does not re-address all of the details contained within the key PMBus Specification documents listed below.

#### Specification Part I – General Requirements Transport And Electrical Interface

Includes the general requirements, defines the transport and electrical interface and timing requirements of hardwired signals.

#### Specification Part II – Command Language

Describes the operation of commands, data formats, fault management and defines the command language used with the PMBus.

#### System Management Bus Specification, Version 2.0, August 3, 2000

This specification specifies the version of the SMBus on which Revision 1.3 of the PMBus Specification is based. PMBus Specification Part I and II can be requested from PMBus website. System management bus specification can be

PMBUS CMD	CMD CODE	DATA BYTES	DATA FORMAT	UNIT	TRANSF ER TYPE	DEFAULT VALUE	MIN/MAX VALUES or RANGE
PAGE	0x00	1	bit field		R/W	0x00	0x00
OPERATION	0x01	1	bit field		R/W	0x80	0x00/40/80/94/98/A4/A8
ON_OFF_CONFIG	0x02	1	bit field		R/W	0x1D	0x02/14/15/16/17/18/1C/1D/1E/1F
CLEAR_FAULTS	0x03	1			W		
WRITE_PROTECT	0x10	1	bit field		R/W	0x00	0x80/40/20/03/02/00
STORE_USER_ALL	0x15	1			W		
RESTORE_USER_ALL	0x16	1			W		
CAPABILITY	0x19	1	bit field		R	0xD0	
SMBALERT_MASK	0x1B	5	bit field		R/W	0x000000000	
VOUT_MODE	0x20	1	mode+exp		R/W	0x14 (-12)	0x14/15/16/17/18
VOUT_COMMAND	0x21	2	16-bit linear	V	R/W	0x1000 (1.0 V)	0.4 to 2.0/(0.5 to3.6 with FB divider)
VOUT_MAX	0x24	2	16-bit linear	V	R/W	0x2400 (2.25 V)	0.4 to 2.25/(0.5 to3.7 with FB divider)
VOUT_MARGIN_HIGH	0x25	2	16-bit linear	V	R/W	0x4301 (1.05 V)	0.45 to 2.2/(0.5 to 3.6 with FB divider)
VOUT_MARGIN_LOW	0x26	2	16-bit linear	V	R/W	0x3891 (0.95 V)	0.45 to 2.2/(0.5 to 3.6 with FB divider)
VOUT_TRANSITION_RATE	0x27	2	11-bit linear	mV/us	R/W	0xE808 (1 mV/us)	0 to 127.875
VOUT_DROOP	0x28	2	11-bit linear	mΩ	R/W	0x0000 (0 mΩ)	0 to 9.98/(0 to 49.9)
VOUT_SCALE_LOOP	0x29	2	11-bit linear		R/W	0x808 (1:1 ratio)	0xE808/0xE804
VOUT_MIN	0x2B	2	16-bit linear	V	R/W	0x0400 (0.25 V)	0 to 3.7
FREQUENCY_SWITCH	0x33	2	11-bit linear	kHz	R/W	0x0320 (800 Khz)	600/800/1000
VIN_ON	0x35	2	11-bit linear	V	R/W	0xF80C (6.0 V)	6 to 14
VIN_OFF	0x36	2	11-bit linear	V	R/W	0xF80B (5.5 V)	5.5 to 14
VOUT_OV_FAULT_LIMIT	0x40	2	16-bit linear	V	R/W	0x2333 (2.2 V)	0.4 to 2.2
VOUT_OV_FAULT_RESPONSE	0x41	1	bit field		R/W	0xBF (Shutdown/retry)	0x00/(0x80 - 0xBF)
VOUT_UV_FAULT_LIMIT	0x44	2	16-bit linear	V	R/W	0x0666 (0.4 V)	0.4 to 2.2
VOUT_UV_FAULT_RESPONSE	0x45	1	bit field		R/W	0xBF (Shutdown/retry)	0x00/(0x80 -0xBF)

#### Supported PMBus Commands



#### Supported PMBus Commands (continued)

PMBUS CMD	CMD CODE	DATA BYTES	DATA FORMAT	UNIT	TRANSF ER TYPE	DEFAULT VALUE	MIN/MAX VALUES or RANGE
VOUT_UV_FAULT_LIMIT	0x44	2	16-bit linear	V	R/W	0x0666 (0.4 V)	0.4 to 2.2
VOUT_UV_FAULT_RESPONSE	0x45	1	bit field		R/W	0xBF (Shutdown/retry)	0x00/(0x80 -0xBF)
IOUT_OC_FAULT_LIMIT	0x46	2	11-bit linear	А	R/W	0xE240 (36 A)	0 to 36
IOUT_OC_FAULT_RESPONSE	0x47	1	bit field		R/W	0xFF (Shutdown/retry)	0xC0 to 0xFF
OT_FAULT_LIMIT	0x4F	2	11-bit linear	°C	R/W	0x007D (125°C)	0 to 125
OT_FAULT_RESPONSE	0x50	1	bit field		R/W	0xF8 (Restart)	0x00/(0xC0 -0xBF)
OT_WARN_LIMIT	0x51	2	11-bit linear	°C	R/W	0x006E (110°C)	0 to 124
VIN_OV_FAULT_LIMIT	0x55	2	11-bit linear	V	R/W	0xE0E8 (14.5 V)	6 to14.5
VIN_OV_FAULT_RESPONSE	0x56	1	bit field		R/W	0x80 (Shutdown)	0x00/(0x80 - 0xBF)
POWER_GOOD_ON	0x5E	2	16-bit linear	V	R/W	0x0666 (0.399 V)	0.3 to 2.0/(0.3 to3.6 with FB divider)
POWER_GOOD_OFF	0x5F	2	16-bit linear	V	R/W	0x0666 (0.399 V)	0.3 to 2.0/(0.3 to3.6 with FB divider)
TON_DELAY	0x60	2	11-bit linear	ms	R/W	0x0000 (0 ms)	0 - 127.5
TON_RISE	0x61	2	11-bit linear	ms	R/W	0xF81E (15 ms)	0 - 127.5
TOFF_DELAY	0x64	2	11-bit linear	ms	R/W	0x0000 (0 ms)	0 - 127.5
TOFF_FALL	0x65	2	11-bit linear	ms	R/W	0xF81E (15 ms)	0 - 127.5
STATUS_BYTE	0x78	1	bit field		R/W	0x00	
STATUS_WORD	0x79	2	bit field		R/W	0x0000	
STATUS_VOUT	0x7A	1	bit field		R/W	0x00	
STATUS_IOUT	0x7B	1	bit field		R/W	0x00	
STATUS_INPUT	0x7C	1	bit field		R/W	0x00	
STATUS_TEMPERATURE	0x7D	1	bit field		R/W	0x00	
STATUS_CML	0x7e	1	bit field		R/W	0x00	
READ_VIN	0x88	2	11-bit linear	V	R	Vary	
READ_IIN	0x89	2	11-bit linear	А	R	Vary	
READ_VOUT	0x8B	2	11-bit linear	V	R	Vary	
READ_IOUT	0x8C	2	11-bit linear	А	R	Vary	
READ_TEMPERATURE_1	0x8D	2	11-bit linear	°C	R	Vary	
READ_POUT	0x96	2	11-bit linear	W	R	Vary	
READ_PIN	0x97	2	11-bit linear	W	R	Vary	
PMBUS_REVISION	0x98	1	bit field		R	0x33	
MFR_ID	0x99	2	bit field		R	0x4F50 ("OP")	OmniOn Power ("OP")
MFR_MODEL	0x9A	2	bit field		R	0x1E	
MFR_REVISION	0x9B	2	bit field		R	0x2025	
MFR_VENDOR_INFO_2	0xC2	2	bit field		R	Vary	
MFR_REG_ACCESS	0xD0	7	bit field		R/W	Vary	Allows users to access I2C register map based advanced commands. Supported I2C register map accessible commands are shown in Advanced Commands table.

Page 17



Slave

Master

## **Digital Feature Descriptions (continued)**

#### Advanced commands

This section provides a list of features accessible through MFR\_REG\_ACCESS (0xD0) PMBus command. Read process is through following format:

S	PMBus address	W	А	Command 0xD0	А	Low register	А	High Register	А	
						access		Access		
Sr	PMBus address	R	А	Low Data Byte	А	High Data	A*	PEC*	Ν	Ρ
						Byte				

Write process is through following format:

S	PMBus address	W	A	Command 0xD0	А	4	A	Low Registe	r A	High Register
		А	Low Data Byte	A High Data PEC A Byte				A	Р	
Sista	S start condition. Sr repeated start condition. W write (0'). R read (1'). Master to Slave to									

S start condition, Sr repeated start condition, W write (0'), R read (1') A acknowledge (0'), N not acknowledge (1'), P stop condition

\* Present if PEC (Packet Error Correction) is enabled

Through the 0xD0 command user can access several advanced features. These features are:

#### Advanced Commands

Command name	Addr. offset	Address	Default Value	Valid Values	Description
fccm_mode	D0 005C	0x005C [1:1]	1	0> DCM mode during light load 1> CCM mode during light load	set this to force CCM mode
i2C_device_addr	D0 0040	0x0040 [14:8]	0x10	7-bit address, (0x00 - 0xFF) Reserved:0x00~0x07,0x08,0x0C,0x2 8,0x37,0x61,0x78~0x7F	sets the I2C device address, all registers at this address are protected by the i2c_pmb_addr_lock register
pmb_device_addr	D0 0040	0x0040 [6:0]	0x40	0x00 - 0xFF	the module pmbus address. Setting the address to zero disables the interface All registers at this address are protected by the i2c_pmb_addr_lock register
I2C/PMBUS Address lock	D0 00D4	0x00D4 [2:2]	1	0> Disable Address Change 1> Enable Address Change	
relative_ovp_thresh_en	D0 005E	0x005E [15:15]	1	0> use Vout_OV threshold in PMBus 1> User register Relative_ovp_threshold	Use register relative_ovp_thresh to specify the OVP threshold. This register overrides the PMBus commands. By default, PMBus commands control the VOUT OV and UV thresholds. Set this bit to use register relative_ovp_thresh to specify the OV/UV threshold instead.



Command name	Addr. offset	Address	Default Value	Valid Values	Description
relative_ovp_thresh	D0 005E	0x005E [14:12]	3	Vout_scale_loop= 1:1 7>400mV 6>350mV 5>300mV 4>250mV 2>150mV 1>100mV 0>50mV vout_scale_loop= 1:2 7>800mV 6>700mV 5>600mV 4>500mV 3>400mV 2>300mV	specify the relative OVP threshold
fixed_ovp_thresh	D0 0060	0x0060 [2:0]	6	vout_scale_loop= 1:1 7>Reserved 6>2.2V 5>1.8V 4>1.5V 3>1.35V 2>1.2V 1>1.0V 0>0.8V vout_scale_loop= 1:2 7>reserved 6>4.4V 5>3.6V 4>3.6V 4>3.0V 3>2.7V 2>2.4V 1>2.0V	(cot) Fixed (pre-) ovp threshold control bits
relative_uvp _thresh_en	D0 005E	0x005E [11:11]	1	0> use Vout_UV threshold in PMBus 1> User register Relatvie_uvp_threshold	Use register relative_uvp_thresh to specify the UVP threshold. This register overrides the PMBus commands.
relative_uvp _thresh	D0 005E	0x005E [10:8]	3	Vout_scale_loop= 1:1 7>400mV 6>350mV 5>300mV 4>250mV 3>200mV 2>150mV 1>100mV 0>50mV vout_scale_loop= 1:2 7>800mV 6>700mV 5>600mV 4>500mV 3>400mV 2>300mV	Specify the relative UVP threshold.

#### Advanced Commands (continued)



#### Advanced Commands (continued)

Command name	Addr. offset	Address	Default Value	Valid Values	Description
rovp_override_pin	D0 005E	0x005E [7:7]	0	O>Set relative OVP and UVP thresholds from VBT pin 1>Ignore the VBT pin, use PMBus command to set relative OVP and UVP	Setting this bit as I will ignore the VBT pin, use the PMbus command or registers relative_[ovp,uvp] _thresh to set OVO and UVP thresholds
fovp_override_pin	D0 005E	0x005E [6:6]	0	0>Set fixed OVP and UVP thresholds from VBT pin 1>Ignore the VBT pin, use PMBus command to set fixed OVP and UVP	Setting this bit as 1 will ignore the VBT pin, use register fixed_ovp_threshold
vboot_override_pin	D0 005E	0x005E [3:3]	0	O>set initial target Vout voltage from VBT pin 1>Ignore the VBT pin, use the VOUT_COMMAND (PMbus) to specify Initial target Vout voltage	Setting this bit as 1 will ignore the VBT pin, use the Vout_command value (PMbus mode) to specify the intial target Vout voltage
disable_relative_ovp	D0 0060	0x0060 [15:15]	0	0> Enable relative ovp comparator 1> disable relative ovp comparator, use fixed OVP threshold all the time	Setting this bit as 1 will ignore the relative OVP comparator. Use the fixed OVP threshold at all times
disable_relative_uvp	D0 0060	0x0060 [14:14]	0	O> Enable relative uvp comparator 1> disable relative uvp comparator, use fixed UVP threshold all the time	Setting this bit as 1 will ignore the relative UVP comparator
Loadline_range_sel	D0 006A	0x006A [6:6]	0	0> loadline range 0 ~ 10 mΩ 1> loadline range 0 ~ 50 mΩ	The loadline resistance is 0-10 m $\Omega$ by default. Set this register to extend the resistance by 5X
loadline_current_sel	D0 006A	0x006A [5:4]	0	2,3> output current(via ACD) 1> mean synthesized output current 0> synthesized output current	Select the source of the output current for the loadline.
loadline_bandwidth	D0 006A	0x006A [3:0]	0	Register Value Range: 0 ~ 15; filter bandwidth=(1 + reg_value) * 30KHz	Loadline bandwidth, [u-4.9]. Controls the bandwidth of a filter that sits between the loadline voltage calculation and DAC. In general, this value should be set as low as it can go without hurting transient response. The filter bandwidth is (1 + reg_value) * 30KHz
cot_mintoff_ sel	D0 006E	0x006E [10:8]	1	7-5>150 ns 4> 200 ns 3> 270 ns 2> 340 ns 1> 400 ns 0> 470 ns	(cot) Programmable minimum off time.



#### Advanced Commands (continued)

Command name	Addr.	Address	Default	Valid Values	Description
	offset		Value		
Loop_compensation_filter _zero_0	D0 0064	0x0064 [14:12]	6	Register Value Range: 0 ~ 7	loop compensation filter zero values
read_protect _mode	D0 0070	0x0070 [5:5]	Ο	0> protection is enabled/ disabled by the USER password 1> protection is always enabled (the USER password is ignored)	Select the read protection mode for the CNFG, TRIM and USER sections of the REGMAP. 0= protection is enabled/disabled by the USER password. 1= protection is always enabled (the USER password is ignored)
write_protect _mode	D0 0070	0x0070 [4:4]	0	0> protection is enabled/ disabled by the USER password 1> protection is always enabled (the USER password is ignored)	Select the write protection mode for the USER section of the REGMAP. write_protect_mode applies only to the USER section (the TRIM section is write- protected by the TRIM password).
read_protect _section	D0 0070	0x0070 [3:2]	0	3> all Registers 2> all except telemetry registers 1> configuration (CNFG,TRIM,and User registers backed by OTP) 0> None	Select the REGMAP section to be read- protected. Reads from protected registers return 0xFFF. read_protect_section applies to all sections (CNFG, TRIM and USER). Note that only the USER password is used for read protection, and it applies to CNFG, TRIM and USER sections. The TRIM password is used for write protection only.
write_protect _section	D0 0070	0x0070 [1:0]	0	3> all Registers 2> all registers except VOUT_COMMAND 1> configuration(CNFG and User registers backed by OTP) 0> None	Select the REGMAP section to be write- protected. Writes to protected registers will be silently ignored. write_protect_section applies to the USER and CNFG sections. The TRIM section is write-protected by the TRIM password.
user_password	D0 007A	0x007A [15:0]	OxFFFF	0x0000 - 0xFFF	A 16 bit password that provides read/ write protection for the USER section in all REGMAPs. Password protection is enabled by the Protect Section and Protect Mode registers. This register resets to zero, which is the default password. Once the password is set, access protection is enabled until user_try_password is set to the same value.
user_try_password	D0 00DA	0x00DA [15:0]	0x0000	0x0000 - 0xFFFF	used to unlock user registers



#### **Power Module Wizard**

Designers can access a free, web-based, easy to use tool that helps users simulate FPLX020A0XY3-SRZ performance in selected application conditions (V<sub>IN</sub>, V<sub>OUT</sub>, I<sub>MAX</sub>, transient event, etc.) . Go to **omnionpower.com** and sign up for a free account to use the module selector tool. The tool also offers online Simplis/Simetrix models that can be used to assess transient performance, efficiency, ripple, etc. Tool also generates a schematic and BOM with needed few external components ( $C_{OUT}$ ) that can be downloaded along with the simulation results.

## Digital Power Insights (DPI) ProGUI III

DPI is a software tool that helps users evaluate and simulate the PMBus performance of the FPLX020A0XY3-SRZ modules without the need to write software. The software can be downloaded for free from our webpage. A USB to I<sup>2</sup>C adapter and associated cable set are required for proper functioning of the software suite. For first time users, we recommend using the DPI Evaluation Kit, which can be purchased from any of the leading distributors. Please ensure that the USB to I<sup>2</sup>C adapter being used/ purchased is Version 2.2 or higher. Part Numbers are available in the last few pages of this datasheet



### **Quick start**

## Quick Start process with external VBT pinstrap resistor with external ENABLE

- 1. Keep EN pulled high to make output off
- 2. Power up module
- 3. Check VBT pin is connected to required resistor according to the table for  $V_{OUT}$  setting from VBT pin (page 13). Never leave VBT as floating.
- 4. Pull EN low to turn on module output

# Quick Start process with PMBus and external ENABLE

- 1. Keep EN pulled High to keep Output OFF.
- 2. Power up module
- Switch VBT control into PMBus control by setting following register value
  VBOOT\_OVERRIDE\_PIN as 1
  FOVP\_OVERRIDE\_PIN as 1
  ROVP\_OVERRIDE\_PIN as 1
  VOUT\_MAX as 2.25 V
- 4. Configure required output voltage through VOUT\_COMMAND (0X21)
- 5. Set POWER\_GOOD\_ON as 0.359V or 93% of  $V_{\mbox{\scriptsize OUT}}$
- 6. Set POWER\_GOOD\_OFF as 0.359V or 80% of  $V_{OUT}$
- 7. Set VOUT\_OV\_FAULT\_LIMIT as 2.2V or less (such as required VOUT\_COMMAND—200mV)
- 8. Set VOUT\_UV\_FAULT\_LIMIT as 0.3 or higher (such as required VOUT\_COMMAND –200mV)
- 9. Set VOUT\_UV\_FAULT\_LIMIT as 0.3V
- If module has to be turned on using ON/OFF command use ON\_OFF\_CONFIG (0x02) to change setting
- 11. If changes are final and configuration can be stored in NVM with STORE\_USER\_ALL (0x15).
- 12. Pull EN low to turn on module output



#### Layout considerations

The evaluation board layout and schematic files are available for interested users. These can be downloaded through the webpage or by contacting our Field Applications Engineer through the help section of the webpage. The electrical and the thermal characterization of the FPLX020A0XY3-SRZ module has been done on evaluation boards with layout shown in figure below.



Example of Pad Layout with Vias.

Layout guidelines are provided based on the full rated FPLX020. Following are the recommendations for this converter.

- 1. For Thermal and Current Carrying reasons, it is recommended to have six 20 mil heavy plated filled vias on Vin, Vout and bigger ground pads as shown in figure below. Copper plating of vias should be 2 mils if possible.
- 2. 12 mil vias are recommended for all Signal Pins
- 3. Additional thermal vias can be placed around module near ground plane, Vin and Vout pad to transfer heat.



Example of Pad Layout with Vias.



## Layout considerations (continued)

In bottom side of the customer board place a minimum of 10  $\mu$ f and 1  $\mu$ f input capacitor directly under V<sub>IN</sub> [see figure below left] and keep additional input capacitance as close as possible to the Vin of the module [see figure below right].





1uF & 10uF Capacitor under V<sub>IN</sub>Pad

More Capacitors on top surface close to V<sub>IN</sub> Pad

sense

traces must be routed differentially with at least 12 mil trace width. running close each other and away from any noise source or high current power plane, shield the pair of remote sensing lines with ground planes above and below [see figure below]

Remote



VOSENP & VOSENM traces must be routed differentially with at least 12mil trace width in pink

Remote Output Voltage Sense-VOSENP & VOSENM Traces



## Layout considerations (continued)

Pin18 of module is used for internal test only, do not connect to high current load due to limited current capability. Floating is allowed [see figure below].





Unconnected pad to PIN18 of module



## **Application Circuit (Based on Evaluation Board)**

#### Without feedback resistor divider





Cl4 – Banks (2 x 1 µF ceramic) Cl3 – Banks (4 x 10 µF ceramic) Cl2 – Banks (4 x 22 µF ceramic) Cl1 – Banks (1 x 560 µF electrolytic) CO1 – 6 x 0.047 µF + 8 x 0.1 µF - ceramic CO2 – 2 x 22 µF ceramic + 20 x 47 µF ceramic +2x470 µF polymer or electrolytic CO3 – 1 x 1500 pF (0402) + 1 x 2200 pF (0402) +1 x 0.022 µF (0402) + 0.1 uF (0402) – all ceramic R1 based on Q1 R2, R3, R4, R5 = 10 k $\Omega$  (Default) R3, R4, R5 – based on PMBus controller / dongle being used R6= 0 $\Omega$  (Default) - See PMBus addressing section R7= 0 $\Omega$  (Default) – See "Setting output voltage with external resistor" –section 3.3V must be provided externally EN pin must not be left floating

VBT pin must not be left floating



## **Application Circuit (Based on Evaluation Board)**

#### With feedback resistor divider

 $V_{IN} = 12 V_{DC}$ 

V<sub>out</sub> = 2.0 – 3.6 V<sub>DC</sub>

V<sub>out</sub> = 0.5 – 2.0 V<sub>DC</sub> (not recommended, but can also be used for ≤2.0V with lower setpoint accuracy)



GND

CI4 – banks (2 x 1 µF ceramic) CI3 – Banks (4 x 10 µF ceramic) Cl2 – Banks (4 x 22 µF ceramic) CII – Banks (1 x 560 µF electrolytic) CO1 – 6 x 0.047 µF+ 8 x 0.1 µF - ceramic CO2 – 2 x 22  $\mu$ Fceramic + 20 x 47  $\mu$ F ceramic +2x470  $\mu$ F polymer or electrolytic CO3 – 1 x 1500 pF (0402) + 1 x 2200 pF (0402) +1 x 0.022 µF (0402) + 0.1 uF (0402) – all ceramic R1 based on Q1 R2, R3, R4, R5 =  $10 \text{ k}\Omega$  (Default) R3, R4, R5 – based on PMBus controller / dongle being used R6=  $0\Omega$  (Default) - See PMBus addressing section R7=  $0\Omega$  (Default) – See Output voltage setting by VBT pin strap resistor Rfb1, Rfb2 = 499 Ω Cff - feedforward capacitor to reduce jitter 3.3V must be provided externally EN pin must not be left floating VBT pin must not be left floating



#### **Thermal Considerations**

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation. Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented



Thermal test setup

here is based on physical measurements taken in a wind tunnel. The test set-up is shown below. The preferred airflow direction for cooling the

module is shown below.



**Preferred airflow direction** 

The thermal reference points, Tref used in the specifications are shown below. For reliable operation the temperatures at these points should not exceed 125°C (inductor core top) and 115°C (C5). The output power of the module should not exceed the rated power of the module (Vo,set x Io,max).



TOP VIEW WITH and WITHOUT INDUCTOR Inductor core top (125°C) MAX\_AND\_C5 (115C°) MAX

Location of the thermal reference points (Tref)

Please refer to the Application Note "Thermal Characterization Process for Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures. Increased airflow over the module enhances the heat transfer via convection. The thermal derating in Characteristic Curves section show the maximum output current that can be delivered by each module in the indicated orientation without exceeding the maximum Tref temperature versus local ambient temperature (TA) for several air flow conditions. The thermal derating curves were generated using a 8 layer evaluation board with 2 oz copper inner layers and 2 oz in outer layers.



## **Mechanical Outline**

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5mm (x.xx in. ±0.02 in.) [unless otherwise indicated] x.xx mm ± 0.25 mm (x.xxx in ±0.010 in.)







#### **Recommended Pad Layout**

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5mm (x.xx in. ±0.02 in.) [unless otherwise indicated] x.xx mm ± 0.25 mm (x.xxx in ±0.010 in.)



V<sub>IN</sub> pin 17 and V<sub>OUT</sub> pin 18 are for OmniOn Power manufacturing testing and cannot handle high current. Connecting to pins 17 and 18 is optional. They are internally connected. EN and VBT pins must not be left floating.



## **Packaging Details**

Digital FemtoPlus DLynx III ™ modules are supplied in tape & reel as standard. Modules are shipped in quantities of 250 modules per reel.

All Dimensions are in millimeters and (in inches).



**Reel dimensions** 

Outside dimensions:	330.2 mm (13.00 inches)
Inside dimensions:	177.8 mm (7.00 inches)
Tape width:	24.0 mm (0.945 inches)

Packing length per 13 inch reel is 3.9 meters.

Pocket position relative to sprocket hole is measured as true position of pocket, not pocket hole. Camber in compliance with EIA 481



## **Surface Mount Information**

#### **Pick and Place**

The FPLX020 Open Frame modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards. The label also carries product information such as product code, serial number, manufacturing week and the location of manufacture.

#### Nozzle and Stencil Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3 mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Solder volume is critical for reliable production process. Below tables show the suggested stencil size for each pad type based on 5 mil stencil thickness of customer board.

PIN #	Function	Stencil opening (mils)		
1	PGND	25 x 25		
2	PGND	25 x 25		
3	PGOOD	25 x 25		
4	SM_DATA	25 x 25		
5	SM_CLK	25 x 25		
6	SM_Alert	25 x 25		
7	PROG	25 x 25		
8	PGND	71 x 109		
9	PGND	71 x 109		
10	PGND	26 x 109		
11	PGND	55 X 77		

PIN #	Function	Stencil opening (mils)		
12	VIN	71 x 87		
13	VIN	71 x 87		
14	PGND	26 x 85		
15	VOUT	77 x 139		
16	EN	25 x 25		
17	VIN	25 x 25		
18	VOUT	25 x 25		
19	PGND	25 x 25		
20	VBT	25 x 25		
21	VOSENP	25 x 25		
22	VOSENM	25 x 25		

#### Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

#### Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.



## Surface Mount Information (continued)

#### **Pb-free Reflow Profile**

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package. The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in below. Soldering outside of the recommended profile requires testing to verify results and performance.



Reflow Time (Seconds)

Recommended linear reflow profile using Sn/Ag/Cu solder

#### **MSL** Rating

The FPLX020A0XY3-SRZ Open Frame modules have a MSL rating of 2A.

#### **Storage and Handling**

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40°C, < 90% relative humidity.

#### Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).



#### **Ordering Information**

Please contact our Sales Representative for pricing, availability, and optional features.

Table 5. Device Codes							
Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Ordering code		
FPLX020A0XY3-SRZ	6 – 14V <sub>DC</sub>	0.45 – 3.6 V <sub>DC</sub>	20A	Programmable	1600481953A		

Table 6. Coding Scheme

Module type Identifier	Family	Sequencing Option	Output current	Output voltage	On/Off logic	Remote Sense	Options	ROHS Compliance
FP	L	Х	020A0	Х	Y	3	-SR	Z
FP=FemtoP lus	L = DLynx III	X=digital sequencing only, no analog sequencing pin	20A	X = programmable output	Y = programmable enable logic	3 = Remote Sense	S = Surface Mount R = Tape & Reel	Z = ROHS Compliant

Table 7 Orderable Accessories						
Manufacturer Part Number	Ordering Code	Description				
EVAL FPLX020A0XY3- SRZ	1600481944A	Evaluation Board with FPLX020 module				
I2C_USB_DONGLE_2.X_W ITH_CABLES_AND_POL_ EVAL_BOARD	CC109164430	Digital Power Insights (DPI) kit with USB dongle, needed cables, and a digital POL evaluation board (PDT012 or PJT020) and quick guide				
I2C_USB_DONGLE_2.X_W ITH_CABLES	150036482	USB dongle and cables required for use of Digital Power Insights software. Evaluation board is not included.				
I2C_USB_DONGLE_2.x	1600218857A	USB dongle required for use of Digital Power Insights software. Cables or evaluation board are not included				

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060161214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN11069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1685023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3



## Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
1.0	6/14/2024	Initial release



#### **OmniOn Power Inc.**

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document. We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.