ASAHI KASEI MICRODEVICES
QUALITY ASSURANCE CENTER

AK4606VQ Quality Data

1. Packing Specification
2. Reliability Test Data
3. ESD/Latch up Data
4. Country Origin
5. Soldering Methods and Handling Precautions
6. Package Cross Section
7. Failure Rate Estimation
8. Land Pattern for reference
9. Mounting Related Test Data

＊ The marking and dimensional drawings of our product described in this document (hereinafter referred to as the "Product") are shown in the datasheet of the Product. For any other information regarding Product not shown in this document, please make inquiries the sales office of us or authorized distributors.

NOTICE

0. We reserve the right to make changes to the information contained in this document without notice for data updates, format improvements, or other reasons. When you consider any use or application of our product stipulated in this document ("Product"), please make inquiries the sales office of us or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the quality data of our Products. We neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of us or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. WE ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
2. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of us.

Asahi Kasei Microdevices
Quality Assurance Center

EMBOSS TAPING PACKAGING SPECIFICATIONS (LQFP010010-64)

1. Dimensions of Tape



Unit: mm

A0	B0	C0	C1	W	E	F
12.50±0.1	12.50±0.1	9.90±0.1	9.90±0.1	24.00±0.3	1.75±0.1	11.50±0.1
P0*	P1	P2	D0	D1	T	K0
4.00±0.1	16.00±0.1	2.00±0.1	1.50+0.1/−0	2.00+0.1/−0	0.30±0.05	1.90±0.1

(*)Cumulative tolerance is 10 pitches at ± 0.2mm

2. Tape at the leading and the ending portion



3. Tape at the joint

There's no jointing point at the cover tape and the carrier tape.

4. Specifications the Reel



Unit: mm

A	N	B	C	D	W1	W2
254±2	100±1	2±0.5	13±0.2	21±0.8	25.5±1.0	29.5±1.0

5. Taping

ICs are put in the pockets of an emboss carrier tape. Then, sealed with a cover tape and wound to a reel.



6. Taping direction



７. Exfoliation strength of cover tape

Exfoliation angle : 165～180 degree

Exfoliation speed : 300mm/min

Exfoliation strength : 0.1～1.3N



８. Number of lack ICs and mistaken taping

There must be no lack of products.

There must be no mistake in direction.

９. Caution for electro static discharge

Reel, Emboss carrier tape and top cover tape must be anti-static type.

１０. Package and Indications

・Packaging is based on JEDEC J-STD-033.

・Quantity : 1,000pcs per reel

・The label which includes device type, quantity and lot# is attached on the reel and inner box.

(2 lots at maximum can be combined. The 2 lots must have different data code.)

・Every reel must be sealed in anti-static shield bag with a desiccant and indicator card.

・Reel is put inside the inner box.

Example of package and Indications

1,000pcs per reel

Reel must be sealed in anti-static shield bag with a desiccant and indicator card.

(INDICATOR CARD)

Attached label

Dry-pack, heat seal

Put in the inner box.

(1 reel per box)

① ESDS mark print

② ESDS mark print



Caution

LEVEL

If blank, see adjacent bar code label

1. Calculated shelf life in sealed bag: ________ at <40˚C and <90% relative humidity (RH) If blank, see adjacent bar code label
2. Peak package body temperature: ________ ˚C If blank, see adjacent bar code label
3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be
   a) Mounted within: ________ hours of factory conditions If blank, see adjacent bar code label ≤30˚C/60%/RH, or
   b) Stored per J-STD-033
4. Devices require bake, before mounting, if:
   a) Humidity Indicator Card reads >10% for level 2a - 5a devices or >60% for level 2 devices when read at 23 ± 5˚C
   b) 3a or 3b are not met
5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure

Bag Seal Date: ________ If blank, see adjacent bar code label

Note: Level and body temperature defined by IPC/JEDEC J-STD-020

③ Caution label print


Cartons are put in the shipping box
with shock absorbing material
Shipping box


Shipping

Asahi Kasei Microdevices
Quality Assurance Center

AK4606VQ Reliability Test Data

WAFER PROCESS : CMOS

PACKAGE TYPE : LQFP64-10×10-0.50

	TEST	CONDITION	S.S.	TEST RESULT MEASUREMENT TIME POINT / FAILURES	PASS-FAIL RESULT
1	HIGH TEMP. OPERATING LIFE	Ta=143°C DYNAMIC Vopr=Voprmax	79	168: 0, 500: 0, 1000: 0 (h)	PASS
2	LOW TEMP. OPERATING LIFE	Ta=-40°C DYNAMIC Vopr=Voprmax	40	168: 0, 500: 0, 1000: 0 (h)	PASS
3	HIGH TEMP. STORAGE	Ta=150°C	50	1000: 0 (h)	PASS
4	REFLOW1	BAKE: 125°C/24h SOAK×1+REFLOW×3 SOAK: 85°C/60%RH/168h REFLOW: 260°C Max	129	ALL PASS	PASS
5	TEMP. CYCLING	(AFTER REFLOW1 TEST) Ta: -65~150°C SOAK: 30 min EACH	79	500: 0 (CYCLE)	PASS
6	AUTOCLAVE	(AFTER REFLOW1 TEST) Ta=121°C, RH=100%, P=0.21MPa	50	200: 0 (h)	PASS
7	REFLOW2	BAKE: 125°C/24h SOAK×1+REFLOW×3 SOAK: 85°C/60%RH/168h REFLOW: 260°C Max	50	ALL PASS	PASS
8	TEMP. HUMIDITY BIAS	(AFTER REFLOW2 TEST) Ta=85°C, RH=85% Vopr=Voprmax	50	168: 0, 500: 0, 1000: 0 (h)	PASS

Results by this product: No.3

Results by generic devices: No.1~No.2, No.4~No.8

AK4606VQ ESD/ LATCH UP Data

WAFER PROCESS : CMOS

PACKAGE TYPE : LQFP64-10×10-0.5

	TEST	CONDITION	S.S.	TEST RESULT	PASS-FAIL RESULT
1	ELECTRO STATIC DISCHARGE (HBM)	CON.: R=1.5kΩ, C=100pF COMMON/POLARITY: AVDD, LVDD, VDD33, TVDD1, TVDD2, AVDRV, AVSS, DVSS /± (EXECUTED 16 MODES) SUPPLY: 3TIMES/PIN TEST PIN: ALL PINS Ta=25°C	3	DECISION METHOD: LEAK CHECK & OUTGOING INSPECTION RESULT: ±2000V ALL PINS PASS	PASS
2	LATCH UP （PULSE CURRENT APPLICATION）	CON.: DIRECT CURRENT INJECTION COMMON/POLARITY: VSS/± (EXECUTED 2 MODES) TEST PIN: ALL I/O PINS Ta=25°C Vopr=Voprmax	3	DECISION METHOD: CURRENT INCREASE & OUTGOING INSPECTION RESULT: ±200mA ALL PINS PASS	PASS

Results by this product: No.1~No.2

Results by generic devices: -

Asahi Kasei Microdevices
Quality Assurance Center

Country of origin of the AK4606VQ

Origin: Korea

Asahi Kasei Microdevices
Quality Assurance Center

Soldering Methods (Solder Paste: Pb Free) and Handling Precautions

When plastic surface-mount-device product (hereinafter, “product”) which is including excessive amount of moisture is put in the soldering furnace, package cracks may possibly occur in it. The products shall be handled on the condition of reduced moisture absorption and soldered at temperature as low as possible in order to prevent a package crack.
AKM’s recommendations regarding soldering method are as below.

1. MSL

This product is worth MSL2. (JEDEC J-STD-020)

2. Storage Conditions

Store this product under the following conditions.
Shelf Life: 60 months from the bag seal date. (The seal date is indicated on the bar code label.)
In Packing Bag: 5~40°C, <90%RH (Recommended to use the product within 1 year after delivery.)
After Unpacking: 5~30°C, <60%RH (Floor life is within 1 year.)

3. Soldering Conditions

Please give your consideration on soldering conditions of the products. For reference, AKM presents soldering methods as below. And please check the results of solderability.

Soldering Methods : IR or Air Reflow (Flow Soldering is not recommended)
Reflow Times : up to 3 times
Reflow Profile : Refer to Fig.1

Preheat/Soak	T_{smin}	150°C
	T_{smax}	200°C
	T_{smin} to T_{smax}	60~120s
Liquidous Temperature	T_L	217°C
	t_L	60~150s
Ramp-up Rate	T_L to T_p	3°C/s max.
Peak Package Body Temperature	T_p	260°C max.
	t_p	30s max.
Ramp-down Rate	T_p to T_L	6°C/s max.
Time 25°C to Peak Temperature	25°C to T_p	8min max.



Fig.1 Temperature Profile (Pb Free Solder)

4. <u>Bake (After the Moisture Absorption)</u>

When the products have been stored over the recommended time limit or absorbed the moisture in a high humidity atmosphere, bake them before soldering. (refer to JEDEC J-STD-033)

1) Normal Temperature Baking

In case of moisture desorption of the products packed in taping, the treat condition is as below.

Ta=40°C, <5%RH, 13days

2) High Temperature Baking

In the case that the products are shipped in heat proof packing material, we recommend that they shall be baked in high temperature atmosphere of below condition. (N.B. It is necessary to take off the unity belt)

125°C, 8h (within 3 times)

3) Floor Life Reset and Pause

The products after unpacking can be reset or pause the floor life by storage in the following time in the dry cabinet (room temperature, <10%RH).

Floor Life Reset : exposure time <12h, by storage 5 times exposure time, floor life can be reset.
Floor Life Pause : exposure time <1year, floor life can be extended by adding the storage time.

4) Storage Conditions (After Baking)

Store the products in atmosphere on the condition within the following range. (after baking)

5~30°C, <60%RH. 1year max.

5. <u>Handling Precautions</u>

(1) Mounting and repair using a soldering iron

According to the general standard for the soldering heat resistance test of semiconductor devices, the temperature of the terminals should be 260°C for 10 seconds or 350°C for 3.5 seconds when heating the solder. If the soldering temperature is high and the time is long, the temperature of the device may rise excessively, which may cause deterioration or destruction.

Carry out sufficient evaluation and use appropriate conditions.

(2) Flux types and cleaning methods

Rosin-based flux (RMA: Mildly Activated Rosin base) is recommended for use during soldering. The flux should be selected with due consideration for the environment and safety.

We recommend the use of general cleaning agents such as quasi-waterborne, hydrocarbon-based, or alcohol-based agents.

We also recommend the use of alcohol-based cleaning agents, which are environmentally and safely safe.

(3) Underfill

We do not recommend the use of underfill.

If underfill is to be used in BGA or WL-CSP packages, please evaluate it thoroughly by the customer.

(4) Static Electricity and Electrostatic Discharge

ESD (Electro-Static Discharge) destruction is different from EOS (Electrical Overstress) destruction that occurs during normal operation in that it can also occur before the device is mounted. For this reason, take care during the packing, storage and transportation of semiconductor devices.

Cross Section :AK4606VQ

Package Type :LQFP64-10×10-0.5



Process	Name	Material and its Specification
Wafer	Chip	Si
Die Bonding	Lead Frame	Cu Alloy
	Die Attach Material	Ag Paste
Wire Bonding	Wire	Au
Molding	Mold Resin	Epoxy Resin (UL Standard: UL94-V0)
Plating	Pb Free Solder Plating	Sn100%
Marking	Laser Marking	Laser Mark

Asahi Kasei Microdevices

Quality Assurance Center

Failure Rate and MTTF Estimation for AK4606VQ

Failure Rate Estimation for AK4606VQ is as follows,

Assuming Arrhenius model for LSI failure mechanism, Temp. accelerating factor AF is described in formula (1).

$$AF = \exp[-Ea / KB \times (1/Tj1 - 1/Tj2)] \quad \ldots \quad (1)$$

Activation energy (eV) :	Ea
Boltzmann constant :	K_B （8.617×10^{-5}eV/K）
Junction Temp. at stress condition (K) :	Tj1
Junction Temp. at using condition (K) :	Tj2

And junction Temp. Tj is described in formula (2)

$$Tj = Ta + Pd \times \theta ja \quad \ldots \quad (2)$$

Ambient Temp. (K) :	Ta
Power dissipation (W) :	Pd
Package thermal resistance (K/W) :	θja

As AK4606VQ is CMOS product, power dissipation Pd is very small.

$$Tj = Ta \quad \ldots \quad (3)$$

Assuming activation energy Ea=0.4 eV, Temp. accelerating factor AF is calculated from formula (1) and (3).

The results of High Temperature Op-Life test are as follows.

Ambient Temp. (°C):	125
Test life (h) :	1000
No. of samples :	1200 (total 1200 samples from 15 lots ）
Failure counts :	0

The calculated data , Failure Rate (λ) at 60% confidence level

Using Temp. (°C)	70	55	27
AF	6.5	12.0	45.0
Failure Rate λ (Fit)	118	63	17
MTTF (Years)	1000	1800	7000

AK4606VQ Land Pattern（for reference）

Package Type: LQFP64-10×10-0.5



【unit: mm】

※Our Land-pattern for reference is described above, however, please note that the most suitable dimension for mounting-pad will vary according to following conditions, :Materials of PCB, Kind of soldering paste, soldering method, accuracy of soldering machine, so on.
So, for your actual design for Land-pattern, we recommend you should optimize it to your actual condition.

Asahi Kasei Microdevices
Quality Assurance Center

AK4606VQ Mounting Related Test Data

PACKAGE TYPE : LQFP64-10×10-0.5

OUTER PLATING : Sn100%

	TEST	CONDITION	S.S.	TEST RESULT	PASS-FAIL RESULT
1	Solderability	JEITA ET-7404 Based on. Pretreatment condition: 105°C, 100%RH, 4h Used solder: Sn-3.0Ag-0.5Cu Solder bath temperature: 230±2°C Dipping time: 10s Dipping depth: 0.25mm Criteria: Zero-cross time is 3 seconds or less.	5	Zero-cross time: Less than 3 second	Pass
2	Whisker	Test1) Temperature cycle test Condition: -55+0/-10°C~85+10/-0°C, each 10min., 1500cyc Criteria: Whisker length within 45µm.	6	Whisker length within 45µm.	Pass
		Test2) Room temperature test Condition: 30±2°C, 60±3%RH, 4000h Criteria: Whisker length within 40µm.	6	Whisker length within 40µm.	Pass
		Test3) High-temperature and high-humidity storage test Condition: 55±3°C, 85±3%RH, 4000h Criteria: Whisker length within 40µm.	6	Whisker length within 40µm.	Pass

The data above are based on the test results of generic of AK4606VQ.