

TFT DISPLAY SPECIFICATION



WINSTAR Display Co.,Ltd.
華凌光電股份有限公司



Winstar Display Co., LTD

華凌光電股份有限公司



WEB: <https://www.winstar.com.tw> E-mail: sales@winstar.com.tw

SPECIFICATION

CUSTOMER : _____

MODULE NO.: WF70A8SYAHMNN0#

| | | |
|--|---------------------|--------------|
| APPROVED BY: (FOR CUSTOMER USE ONLY) | PCB VERSION: | DATA: |
|--|---------------------|--------------|

| SALES BY | APPROVED BY | CHECKED BY | PREPARED BY |
|--------------------------------|-------------|------------|-------------|
| | | | 葉虹蘭 |
| ISSUED DATE: 2023/09/01 | | | |

TFT Display Inspection Specification: <https://www.winstar.com.tw/technology/download.html>

Precaution in use of TFT module: <https://www.winstar.com.tw/technology/download/declaration.html>



RECORDS OF REVISION

DOC. FIRST ISSUE

| VERSION | DATE | REVISED PAGE NO. | SUMMARY |
|---------|------------|------------------|---|
| 0 | 2021/03/29 | | First issue |
| A | 2021/08/06 | | Add Initial Code IC product name supplement |
| B | 2023/05/02 | | Modify Contour drawing |
| C | 2023/09/01 | | Modify Contour drawing |

Contents

- 1.Module Classification Information
- 2.Summary
- 3.General Specification
- 4.Absolute Maximum Ratings
- 5.Electrical Characteristics
- 6.DC Electrical Characteristics
- 7.AC Electrical Characteristics
- 8.Function Description
- 9.MIPI Interface
- 10.Optical Characteristics
- 11.Interface
- 12.Reliability
- 13.Contour Drawing
- 14.Initial Code For Reference

1.Module Classification Information

W F 70 A8 S Y A H M N N 0 #
 ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨ ⑩ ⑪ ⑫ ⑬

| | | | | | | | | | | | | |
|---|---|---|---|---------|---|---|--|------------------------------------|---------------|--------------------------------|---|---------|
| ① | Brand : WINSTAR DISPLAY CORPORATION | | | | | | | | | | | |
| ② | Display Type : F→TFT Type, J→Custom TFT | | | | | | | | | | | |
| ③ | Display Size : 7.0" TFT | | | | | | | | | | | |
| ④ | Model serials no. | | | | | | | | | | | |
| ⑤ | Backlight Type : | F→CCFL, White S→LED, High Light White | | | | | T→LED, White Z→Nichia LED, White | | | | | |
| ⑥ | LCD Polarize Type/ Temperature range/ Gray Scale Inversion Direction | A→Transmissive, N.T, IPS TFT C→Transmissive, N. T, 6:00 ; F→Transmissive, N.T,12:00 ; I→Transmissive, W. T, 6:00 K→Transflective, W.T,12:00 L→Transmissive, W.T,12:00 N→Transmissive, Super W.T, 6:00 | | | | | Q→Transmissive, Super W.T, 12:00 R→Transmissive, Super W.T, O-TFT V→Transmissive, Super W.T, VA TFT W→Transmissive, Super W.T, IPS TFT X→Transmissive, W.T, VA TFT Y→Transmissive, W.T, IPS TFT Z→Transmissive, W.T, O-TFT | | | | | |
| ⑦ | A : TFT LCD B : TFT+SCREW HOLES+CONTROL BOARD C : TFT+ SCREW HOLES +A/D BOARD D : TFT+ SCREW HOLES +A/D BOARD+CONTROL BOARD E : TFT+ SCREW HOLES +POWER BOARD | | | | | F : TFT+CONTROL BOARD G : TFT+ SCREW HOLES H : TFT+D/V BOARD I : TFT+ SCREW HOLES +D/V BOARD J : TFT+POWER BD | | | | | | |
| ⑧ | Resolution: | | | | | | | | | | | |
| | A | 128160 | B | 320234 | C | 320240 | D | 480234 | E | 480272 | F | 640480 |
| | G | 800480 | H | 1024600 | I | 320480 | J | 240320 | K | 800600 | L | 240400 |
| | M | 1024768 | N | 128128 | P | 1280800 | Q | 480800 | R | 640320 | S | 480128 |
| | T | 800320 | U | 8001280 | V | 176220 | W | 1280398 | X | 1024250 | Y | 1920720 |
| | Z | 800200 | 2 | 1024324 | 3 | 7201280 | 4 | 19201200 | 5 | 1366768 | 6 | 1280320 |
| ⑨ | D: Digital L : LVDS M:MIPI | | | | | | | | | | | |
| ⑩ | Interface: | | | | | | | | | | | |
| | N | Without control board | | | A | 8Bit | | B | 16Bit | | H | HDMI |
| | I | I2C Interface | | | R | RS232 | | S | SPI Interface | | U | USB |
| ⑪ | TS: | | | | | | | | | | | |
| | N | Without TS | | | T | Resistive touch panel | | | C | Capacitive touch panel (G-F-F) | | |
| | G | Capacitive touch panel (G-G) | | | | | C1 | Capacitive touch panel (G-F-F)+OCA | | | | |
| | C2 | Capacitive touch panel (G-F-F)+OCR | | | | | G1 | Capacitive touch panel (G-G)+OCA | | | | |
| | G2 | Capacitive touch panel (G-G)+OCR | | | | | B | CTP+GG+USB | | | | |
| ⑫ | Version: X:Raspberry pi | | | | | | | | | | | |
| ⑬ | Special Code | #:Fit in with ROHS directive regulations | | | | | | | | | | |

| | | |
|--|--|--|
| | | |
|--|--|--|

WINSTAR DISPLAY CO., LTD

2.Summary

TFT 7.0" is a IPS transmissive type color active matrix TFT liquid crystal display that use amorphous silicon TFT as switching devices. This module is composed of a TFT LCD module, It is usually designed for industrial application and this module follows RoHs.

WINSTAR DISPLAY CO., LTD

3.General Specification

| Item | Dimension | Unit |
|------------------|--|-------------|
| Size | 7.0 | inch |
| Dot Matrix | 1024 x RGBx600(TFT) | dots |
| Module dimension | 169.9(W) x 103.4(H) x 5.6(D) | mm |
| Active area | 154.2144 x 85.92 | mm |
| Pixel pitch | 0.1506 x 0.1432 | mm |
| LCD type | TFT, Normally Black, Transmissive | |
| Viewing Angle | 85/85/85/85 | |
| Aspect Ratio | 16:9 | |
| Driver IC | EK79007AD3 + EK73217BCGA or equivalent | |
| Interface | 4-Lanes MIPI | |
| Backlight Type | LED, Normally White | |
| With /Without TP | Without TP | |
| Surface | Anti-Glare | |

*Color tone slight changed by temperature and driving voltage.

4. Absolute Maximum Ratings

| Item | Symbol | Min | Typ | Max | Unit |
|-----------------------|--------|-----|-----|-----|------|
| Operating Temperature | TOP | -20 | — | +70 | °C |
| Storage Temperature | TST | -30 | — | +80 | °C |

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. 60°C, 90% RH MAX. Temp. > 60°C, Absolute humidity shall be less than 90% RH at 60°C

5. Electrical Characteristics

5.1. Typical Operation Conditions

| Item | Symbol | Values | | | Unit | Remark |
|----------------------|---------|--------|------|------|------|------------|
| | | Min. | Typ. | Max. | | |
| Power voltage | VDD | 1.71 | 1.8 | 1.89 | V | |
| Analog Power | AVDD | 8.9 | 9.0 | 9.1 | V | |
| TFT Gate ON Voltage | VGH | 17 | 18 | 19 | V | Note1 |
| TFT Gate OFF Voltage | VGL | -6.5 | -6.0 | -5.5 | V | Note2 |
| TFT Common Voltage | VCOMIN | 3.0 | 3.15 | 3.3 | V | Note3 |
| Current for Driver | IDD | -- | 16 | 24 | mA | VDD=1.8V |
| Power Current | IAVDD | -- | 19 | 28.5 | mA | AVDD=9V |
| TFT Gate ON Current | IVGH | -- | 1.6 | 2.4 | mA | VGH=18V |
| TFT Gate OFF Current | IVGL | -- | 0.6 | 0.9 | mA | VGL=-6.0V |
| TFT Common Current | IVCOMIN | -- | 0 | -- | mA | VCOM=3.15V |

Note:

Note 1. VGH is TFT Gate operating Voltage.

Note 2. VGL is TFT Gate operating Voltage.


The storage structure of this model is CST (Storage on Common)

Note 3. Vcom must be adjusted to optimize display quality Crosstalk, Contrast Ratio and etc.

5.2. Backlight Driving Conditions

| Item | Symbol | Values | | | Unit | Remark |
|---------------------------|--------|--------|--------|------|------|--------|
| | | Min. | Typ. | Max. | | |
| Voltage for LED backlight | VL | 16.8 | 19.2 | 21.0 | V | Note 1 |
| Current for LED backlight | IL | -- | 290 | -- | mA | |
| LED life time | - | - | 50,000 | - | Hr | Note 2 |

Note 1 : There are 1 Groups LED



Backlight 24LED Circuit

Note 2 : $T_a = 25\text{ }^\circ\text{C}$

Note 3 : Brightness to be decreased to 50% of the initial value

Note 4 : The single LED lamp case

6.DC Electrical Characteristics

| 6.1. Parameter | Symbol | Rating | | | Unit | Condition |
|--------------------------|--------|--------|-----|--------|------|-----------|
| | | Min | Typ | Max | | |
| Low level input voltage | VIL | 0 | - | 0.3VDD | V | Note 1 |
| High level input voltage | VIH | 0.7VDD | - | VDD | V | |


Note 1:RESET,STBYB, UPDN, SHLR

7.AC Electrical Characteristics

7.1. Basic AC Characteristic

VDD/RESET AC characteristic

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
|--------------------------|-------------|------|------|------|------|-------------------|
| VDD power slew rate | T_{POR} | - | - | 20 | ms | From 0 to 90% VDD |
| RESET active pulse width | T_{RESET} | 1 | - | - | ms | VDD=1.8V |
| VDD resettle time | T_{RES} | 1 | - | - | s | |




WINSTAR DISPLAY

7.2. MIPI AC Characteristic

1. Transmitter AC Specification

| Parameter | Symbol | Min | Typ | Max | Units | Notes |
|--------------------------------------|--|-----|-----|-----|-------|-------|
| 15%~85% rising time and falling time | T_{RLP} / T_{FLP} | - | - | 25 | ns | - |
| 30%~85% rising time and falling time | T_{REOT} | - | - | 35 | ns | - |
| Pulse width of LP exclusive-OR clock | First LP EXOR clock pulse after STOP state or Last pulse before stop state | 40 | - | - | ns | - |
| | All other pulses | | | | | |
| Period of the LP EXOR clock | $T_{LP-PER-TX}$ | 90 | - | - | mV/ns | - |
| Slew Rate @CLOAD =0pF | $\delta V / \delta t_{SR}$ | 30 | - | 500 | mV/ns | - |
| Slew Rate @CLOAD =5pF | | 30 | - | 200 | mV/ns | - |
| Slew Rate @CLOAD =20pF | | 30 | - | 150 | mV/ns | - |
| Slew Rate @CLOAD =70pF | | 30 | - | 100 | mV/ns | - |
| Load Capacitance | T_{RLP} | - | - | 70 | pF | - |




DP: MIPI_D1P / MIPI_D0P
 DN: MIPI_D1N / MIPI_D0N

2. Turnaround Procedure


Turnaround Procedure Operation Timing Parameters

| Parameter | Symbol | Min | Typ | Max | Units |
|--|--------------------|-----------|------------|------------|-------|
| Length of any Low-Power state period: Master side | T_{LPX} | 50 | - | 75 | ns |
| Length of any Low-Power state period: Slave side | T_{LPX} | 50 | 55.56 | 58.34 | ns |
| Ratio of T_{LPX} (Master)/ T_{LPX} (Slave) between Master and Slave side | Ratio T_{LPX} | 2/3 | - | 3/2 | |
| Time-out before new TX side start driving | $T_{TA-Sure}$ | T_{LPX} | - | $2T_{LPX}$ | ns |
| Time to drive LP-00 by new TX | T_{TA-GET} | - | $5T_{LPX}$ | - | ns |
| Time to drive LP-00 after Turnaround Request | T_{TA-GO} | - | $4T_{LPX}$ | - | ns |



3.High speed transmission

| Parameter | Symbol | Min | Typ | Max | Units |
|--|-----------------|-------|-----|------|------------|
| UI instantaneous | U_{INST} | 2 | - | 12.5 | ns |
| Data to Clock Skew(measured at transmitter) | $T_{SKEW(TX)}$ | -0.15 | - | 0.15 | U_{INST} |
| Data to Clock Setup time(measured at receiver) | $T_{SETUP(RX)}$ | 0.15 | - | - | U_{INST} |
| Data to Clock Hold time(measured at receiver) | $T_{HOLD(RX)}$ | 0.15 | - | - | U_{INST} |
| 20%~80% rise time and fall time | T_R, T_F | 150 | - | - | ps |
| | | - | - | 0.3 | U_{INST} |



CLKP: MIPI_CLKP
 CLKN: MIPI_CLKN

4.High Speed Clock Transmission


DP:MIPI_D1P / MIPI_D0P

DN: MIPI_D1N / MIPI_D0N


CLKP: MIPI_CLKP

CLKN: MIPI_CLKN

| Parameter | Symbol | Min | Typ | Max | Units |
|---|--|---------|-----|-----|-------|
| Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode | T _{CLK-POST} | 60+52UI | - | - | ns |
| Detection time that the clock has stopped toggling | T _{CLK-MISS} | - | - | 60 | ns |
| Time to drive LP-00 to prepare for HS clock transmission | T _{CLK-PREPARE} | 38 | - | 95 | ns |
| Minimum lead HS-0 drive period before starting clock | T _{CLK-PREPARE} + T _{CLK-ZERO} | 300 | - | - | ns |
| Time to enable Clock Lane receiver line termination measured from when Dn cross V _{IL,MAX} | T _{HS-TERM-EN} | - | - | 38 | ns |
| Minimum time that the HS clock must be prior to any associated data lane beginning the transmission from LP to HS mode | T _{CLK-PRE} | 8 | - | - | UI |
| Time to drive HS differential state after last payload clock bit of a HS transmission burst | T _{CLK-TRAIL} | 60 | - | - | ns |




5.High Speed Data Transmission in Bursts



6.LP11 timing request between data transformation


When Clock lane of DSI TX chip always keeps High speed mode, then Clock lane never go back to Low power mode. If Date lane of TX chip needs to transmit the next new data transmission or sequence, after the end of Low power mode or High speed mode or BTA. Then TX chip needs to keep LP-11 stop state before the next new data transmission, no matter in Low power mode or High speed mode or BTA. The LP-11 minimum timing is required for RX chip in the following 9 conditions, include of LP—LP, LP—HS, HS— LP, HS— HS, BTA— BTA, LP— BTA, BTA— LP, HS— BTA, and BTA— HS. This rule is suitable for short or long packet between TX and RX data transmission.

(1) Timing between LP-LP command




| Parameter | Symbol | Min | Typ | Max | Unit |
|---|--------|-----|-----|-----|------|
| LP-11 delay to start of the new Escape Mode Entry | TDEE | 150 | - | - | ns |

(2) Timing between LP-HS command




| Parameter | Symbol | Min | Typ | Max | Unit |
|--|--------|---------------|-----|-----|------|
| LP-11 delay to start of the Entering High Speed Mode | TDEH | Max(150,32UI) | - | - | ns |

(3) Timing between HS-LP command




| Parameter | Symbol | Min | Typ | Max | Unit |
|---|--------|---------------|-----|-----|------|
| LP-11 delay to start of the Escape Mode Entry | TDHE | Max(150,32UI) | - | - | ns |

(4) Timing between HS-HS command




| Parameter | Symbol | Min | Typ | Max | Unit |
|--|--------|---------------|-----|-----|------|
| LP-11 delay to start of the Entering High Speed Mode | TDHH | Max(150,32UI) | - | - | ns |

(5) Timing between BTA-BTA command




| Parameter | Symbol | Min | Typ | Max | Unit |
|-------------------------------------|--------|-----|-----|-----|------|
| LP-11 delay to start of the new BTA | TDBB | 150 | - | - | ns |

(6) Timing between LP-BTA command




| Parameter | Symbol | Min | Typ | Max | Unit |
|-------------------------------------|--------|-----|-----|-----|------|
| LP-11 delay to start of the new BTA | TDEB | 150 | - | - | ns |

(7) Timing between BTA-LP command




| Parameter | Symbol | Min | Typ | Max | Unit |
|---|--------|-----|-----|-----|------|
| LP-11 delay to start of the Escape Mode Entry | TDBE | 150 | - | - | ns |

(8) Timing between HS-BTA command




| Parameter | Symbol | Min | Typ | Max | Unit |
|---------------------------------|------------------|---------------|-----|-----|------|
| LP-11 delay to start of the BTA | T _{DHB} | Max(150,32UI) | - | - | ns |

(9) Timing between BTA-HP command



| Parameter | Symbol | Min | Typ | Max | Unit |
|--|------------------|---------------|-----|-----|------|
| LP-11 delay to start of the Entering High Speed Mode | T _{DBH} | Max(150,32UI) | - | - | ns |

8.3. Horizontal input timing



Horizontal input timing

8.4. Input Timing Table (2Lane)

For 1024RGB x 600 panel

DE mode

| Parameter | Symbol | Value | | | Unit |
|---------------------------------|----------|-------|------|------|------|
| | | Min. | Typ. | Max. | |
| DCLK frequency @Frame rate=60hz | fclk | 40.8 | 51.2 | | Mhz |
| Horizontal display area | thd | 1024 | | | DCLK |
| HSYNC period time | th | 1114 | 1344 | | DCLK |
| HSYNC blanking | thb+thfp | 90 | 320 | | DCLK |
| Vertical display area | Tvd | 600 | | | H |
| VSYNC period time | Tv | 610 | 635 | | H |
| VSYNC blanking | Tvb+Tvp | 10 | 35 | | H |

HV mode

Horizontal input timing

| Parameter | | Symbol | Value | | | Unit |
|---------------------------------|------|--------|-------|------|------|------|
| Horizontal display area | | thd | 1024 | | | DCLK |
| DCLK frequency@ Frame rate=60hz | | fclk | Min. | Typ. | Max. | Mhz |
| | | | 44.9 | 51.2 | | |
| 1 Horizontal Line | | th | 1200 | 1344 | | DCLK |
| HSYNC pulse width | Min. | thpw | 1 | | | |
| | Typ. | | 70 | | | |
| | Max. | | 140 | | | |
| HSYNC blanking | | thb | 160 | 160 | | |
| HSYNC front porch | | thfp | 16 | 160 | | |

HV mode

Vertical input timing

| Parameter | Symbol | Value | | | Unit |
|-----------------------|--------|-------|------|------|------|
| | | Min. | Typ. | Max. | |
| Vertical display area | tvd | 600 | | | H |
| VSYNC period time | tv | 624 | 635 | | H |
| VSYNC pulse width | tvpw | 1 | 20 | | H |
| VSYNC back porch | tvb | 23 | 23 | | H |
| VSYNC front porch | tvfp | 1 | 12 | | H |

9. MIPI Interface

9.1. MIPI INTERFACE (MOBILE INDUSTRY PROCESSING INTERFACE)

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers. Systems using Command Mode write to, and read from, the registers. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information. Command Mode operation requires a bidirectional interface.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

MIPI Lane Configuration:

| | MCU (Master) Display Module (Slave) |
|------------|--|
| Clock Lane | Unidirectional Lane • Clock Only • Escape Mode (ULPS Only) |
| Data Lane0 | Bi-directional Lane ● Forward High-Speed ● Bi-directional Escape Mode ● Bi-directional LPDT |
| Data Lane1 | Unidirectional ● Forward High speed |

9.2. Display Serial Interface (DSI)

Video Mode Communication

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. These terms are used throughout the following sections:

Non-Burst Mode with Sync Pulses — enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.

Non-Burst Mode with Sync Events — similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.

Burst mode — RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode(saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scanline during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero.

During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX.

- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode.

- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode.


- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode.

- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID.

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when $VSA+VBP=0$. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. Individual pixels shall not be split across packets.

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



DSI Video Mode Interface Timing Legend


If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

Clock Requirements

A DSI host processor shall support continuous clock on the Clock Lane for display module that require it, so the host processor needs to keep the HS serial clock running.

Non-Burst Mode with Sync Events


This mode is a simplification of the format described in section “Non-Burst Mode with Sync Pulse”. Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.



As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

Burst Mode

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below



Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

10. Optical Characteristics

| Item | Symbol | Condition. | Min | Typ. | Max. | Unit | Remark | |
|--------------------|--------|-----------------------------------|-----------------------------------|-------|-------|-------------------|-------------------|------------|
| Response time | Tr | $\theta=0^\circ$ 、 $\Phi=0^\circ$ | - | 13 | 20 | .ms | Note 3 | |
| | Tf | | - | 15 | 25 | | | |
| Contrast ratio | CR | At optimized viewing angle | 600 | 800 | - | - | Note 4 | |
| Color Chromaticity | White | Wx | $\theta=0^\circ$ 、 $\Phi=0^\circ$ | 0.269 | 0.319 | 0.369 | - | Note 2,5,6 |
| | | Wy | | 0.291 | 0.341 | 0.391 | - | |
| Viewing angle | Hor. | Θ_R | $CR \geq 10$ | 80 | 85 | - | Deg. | Note 1 |
| | | Θ_L | | 80 | 85 | - | | |
| | Ver. | Φ_T | | 80 | 85 | - | | |
| | | Φ_B | | 80 | 85 | - | | |
| Brightness | - | - | 1000 | 1100 | - | cd/m ² | Center of display | |
| Uniformity | (U) | - | 75 | - | - | % | Note 5 | |

Ta=25±2°C,

Note 1: Definition of viewing angle range




Fig. 10.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 or BM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 10.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, T_r , is the time between photo detector output intensity changed from 90% to 10%. And fall time, T_f , is the time between photo detector output intensity changed from 10% to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity (U)} = L_{\min}/L_{\max} \times 100\%$$

L = Active area length

W = Active area width




Fig 10.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931)
Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

WINSTAR DISPLAY CO., LTD

11.Interface

11.1. LCM PIN Definition

| Pin No. | Symbol | Function | Remark |
|---------|--------|--|--------|
| 1 | VLED+ | LED Anode | |
| 2 | VLED+ | LED Anode | |
| 3 | VGH | Positive power for TFT | |
| 4 | VGL | Negative power for TFT | |
| 5 | UPDN | Gate up or down scan control. UPDN = "L", STV2 output vertical start pulse and UD pin output logical "L" to Gate driver. (default) UPDN = "H", STV1 output vertical start pulse and UD pin output logical "H" to Gate driver | |
| 6 | SHLR | Source right or left sequence control. SHLR = "L", shift left: last data = S1←S2←S3.....←S1536 = first data. SHLR = "H", shift right: first data = S1→S2→S3.....→S1536 = last data.(default) | |
| 7 | VLED- | LED Cathode | |
| 8 | VLED- | LED Cathode | |
| 9 | AVDD | Power for Analog Circuit | |
| 10 | GND | Ground | |
| 11 | D3P | MIPI data input. | |
| 12 | D3N | MIPI data input. | |
| 13 | GND | Ground | |
| 14 | D2P | MIPI data input. | |
| 15 | D2N | MIPI data input. | |
| 16 | GND | Ground | |
| 17 | CLKP | MIPI clock input | |
| 18 | CLKN | MIPI clock input | |
| 19 | GND | Ground | |
| 20 | D1P | MIPI data input. | |
| 21 | D1N | MIPI data input. | |
| 22 | GND | Ground | |

| | | | |
|----|-----------|---|--|
| 23 | D0P | MIPI data input. | |
| 24 | D0N | MIPI data input. | |
| 25 | GND | Ground | |
| 26 | STBYB | Standby mode. STBYB = "H", normal operation(default) STBYB = "L", timing controller, source driver will turn off, all output are GND. | |
| 27 | RESET | Global reset pin. Active Low to enter Reset State. Normally pull high. Connecting with an RC reset circuit for stability. | |
| 28 | VDD(1.8V) | Digital circuit | |
| 29 | VDD(1.8V) | Digital circuit | |
| 30 | VCOMIN | Common voltage | |

Note

When L/R="0",set right to left scan direction.

When L/R="1",set left to right scan direction.

When U/D="0",set top to bottom scan direction.

When U/D="1",set bottom to top scan direction.

12. Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)


| Environmental Test | | | |
|---|--|---|------|
| Test Item | Content of Test | Test Condition | Note |
| High Temperature storage | Endurance test applying the high storage temperature for a long time. | 80°C 200hrs | 2 |
| Low Temperature storage | Endurance test applying the low storage temperature for a long time. | -30°C 200hrs | 1,2 |
| High Temperature Operation | Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time. | 70°C 200hrs | — |
| Low Temperature Operation | Endurance test applying the electric stress under low temperature for a long time. | -20°C 200hrs | 1 |
| High Temperature/ Humidity Operation | The module should be allowed to stand at 60°C,90%RH max | 60°C,90%RH 96hrs | 1,2 |
| Thermal shock resistance | The sample should be allowed stand the following 10 cycles of operation <div style="text-align: center;"> <p style="margin: 0;">-20°C 25°C 70°C</p> <p style="margin: 0;">30min 5min 30min</p> <p style="margin: 0;">1 cycle</p> </div> | -20°C/70°C 10 cycles | — |
| Vibration test | Endurance test applying the vibration during transportation and using. | Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes | 3 |
| Static electricity test | Endurance test applying the electric stress to the terminal. | VS=±600V(contact), ±800v(air), RS=330Ω CS=150pF 10 times | — |

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

13. Contour Drawing



The non-specified tolerance of dimension is ±0.3mm.

14.Initial Code For Reference

command:

```
regw(0xB2,0x10); //Panel Control Register NW/2 Lanes
```

```
// 0x30=4LANE
```

```
// 0x20=3LANE
```

```
// 0x10=2LANE
```

```
regw(0x80,0x5B); //Gamma Control Register G2R/G1R
```

```
regw(0x81,0x47); //Gamma Control Register G4R/G3R
```

```
regw(0x82,0x84); //Gamma Control Register G6R/G5R
```

```
regw(0x83,0x88); //Gamma Control Register G8R/G7R
```

```
regw(0x84,0x88); //Gamma Control Register G10R/G9R
```

```
regw(0x85,0x23); //Gamma Control Register G12R/G11R
```

```
regw(0x86,0xB6); //Gamma Control Register G14R/G13R
```

* Use MIPI Short Packet (0x15) To Write Command and Parameter



winstar **LCM Sample Estimate Feedback Sheet**

Module Number : _____

Page: 1

1、Panel Specification :

- 1. Panel Type : Pass NG , _____
- 2. View Direction : Pass NG , _____
- 3. Numbers of Dots : Pass NG , _____
- 4. View Area : Pass NG , _____
- 5. Active Area : Pass NG , _____
- 6. Operating Temperature : Pass NG , _____
- 7. Storage Temperature : Pass NG , _____
- 8. Others : _____

2、Mechanical

- 1. PCB Size : Pass NG , _____
- 2. Frame Size : Pass NG , _____
- 3. Material of Frame : Pass NG , _____
- 4. Connector Position : Pass NG , _____
- 5. Fix Hole Position : Pass NG , _____
- 6. Backlight Position : Pass NG , _____
- 7. Thickness of PCB : Pass NG , _____
- 8. Height of Frame to PCB : Pass NG , _____
- 9. Height of Module : Pass NG , _____
- 10. Others : Pass NG , _____

3、Relative Hole Size :

- 1. Pitch of Connector : Pass NG , _____
- 2. Hole size of Connector : Pass NG , _____
- 3. Mounting Hole size : Pass NG , _____
- 4. Mounting Hole Type : Pass NG , _____
- 5. Others : Pass NG , _____

4、Backlight Specification :

- 1. B/L Type : Pass NG , _____
- 2. B/L Color : Pass NG , _____
- 3. B/L Driving Voltage (Reference for LED) : Pass NG , _____
- 4. B/L Driving Current : Pass NG , _____
- 5. Brightness of B/L : Pass NG , _____
- 6. B/L Solder Method : Pass NG , _____
- 7. Others : Pass NG , _____



Winstar

Module Number : _____

Page: 2

5、Electronic Characteristics of Module :

- | | | |
|------------------------------|-------------------------------|-------------------------------------|
| 1. Input Voltage : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 2. Supply Current : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 3. Driving Voltage for LCD : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 4. Contrast for LCD : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 5. B/L Driving Method : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 6. Negative Voltage Output : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 7. Interface Function : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 8. LCD Uniformity : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 9. ESD test : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 10. Others : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |

6、Summary :

Sales signature : _____

Customer Signature : _____

Date : / / _____