

DATASHEET

4/30/2013

Fema Part Number

GM160128A-15-O3CF						
Description	1.5" Passive Matrix Full Color OLED Display					
	160x128 Characters					
	Extended Operating Temperature -40 to 85 °C					
	Wide Viewing Angle					

Fema Electronics Corporation:

17815 Newhope Street, Suite G, Fountain Valley, CA 92708 Tel: 714-825-0140

Please visit our website www.femaelectronics.com or email us at tft@femacorp.com

1. Basic Specifications

1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: 262,144 Colors (Maximum)

3) Drive Duty: 1/128 Duty

1.2 Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing number


2) Number of Pixels: $160 \text{ (RGB)} \times 128$

3) Panel Size: 35.80 × 30.80 × 1.7 (mm)
 4) Active Area: 28.78 × 23.024 (mm)
 5) Pixel Pitch: 0.06 × 0.18 (mm)
 6) Pixel Size: 0.04 × 0.164 (mm)


7) Weight: 3.6 (g)

1.3 Active Area & Pixel Construction





1.4 Mechanical Drawing




1.5 Pin Definition

Pin Number	Symbol	Type	Function
Power Supply	Pins		
4,32	VSDH	P	Data Driver Ground
2,33	VSSH	Р	Scan Driver Ground
3,34	VDDH	Р	Data, Scan Driver Power Supply.
30	VSS	P	Power Supply Ground
31	VDD.	P	Logic Power Supply.
8	VDDIO	P	MPU I/F PAD Power Supply
System Contro	l Pins		
5	IREF	I/O	Current Reference for Brightness Adjustment Tie $70K\Omega$ resistor to VSS.
6	OSCA2	О	Fine adjustment for oscillation
7	OSCA1	I	Tie 10 KΩ resistor to OSCA1 between OSCA2. When the external clock mode is selected, OSCA1 is used external clock input.
14	CPU	I	Selects the CPU type Low: 80-series CPU, High: 68-Series CPU.
15	PS	I	Selects parallel/Serial interface type Low: serial, High: parallel.
MPU Interface	Pins		
9	VSYNCO	О	RGB Mode Functional Pins
10	VSYNC	I	VSYNCO: Vertical Sync. Output
11	HSYNC	I	VSYNC: Vertical Sync. Input HSYNC: Horizontal Sync. Input
12	DOTCLK	I	DOTCLK: Dot Clock Input
13	ENABLE	I	ENABLE: Video Enable Input
16~24	D17~D9	I/O	Host Data Input/Output Bus These pins are 9-bit bi-directional data bus to be connected with MCU data bus. PS Description 1 8_bit bus: D[17:10] 9_bit bus: D[17:9] D[17] SCL: Synchronous clock input 0 D[16] SDI: Serial data input D[15] SDO: Serial data output Fix unused pins to the VSS level.
25	RS	I	Selects the data/command Low: command, High: parameter/data
26	CSB	I	Chip Select Low: SEPS225 is selected and can be accessed. High: SEPS225 is not selected and cannot be accessed.
27	RDB	I	Read or Read/Write Enable 80-system bus interface: read strobe signal (active low). 68-system bus interface: bus enable strobe (active high). When serial mode, fix it to VDD or VSS level.

1.5 Pin Definition (Continued)

Pin Number	Symbol	Type	Function
MPU Interface			
28	WRB	I	Write or Read/Write Select 80-system bus interface: write strobe signal (active low). 68-system bus interface: read/write select. Low: write, High: read. When serial mode, fix it to VDD or VSS level.
29	RESETB	I	Chip Reset Reset SEPS225 (active low)
Reserved Pins			
1,35	NC	_	No Connection

1.6 Block Diagram



MCU Interface Selection: PS, CPU

Pins connected to MCU interface: D17~D9, RS, CSB, RDB, WRB, RESETB, ENABLE, DOTCLK, HSYNC, and VSYNC

* When RGB mode is used, D[17:12], ENABLE, DOTCLK, HSYNC, and VSYNC should follow the 6-bit RGB interface instruction. Otherwise, ENABLE, DOTCLK, HSYNC, and VSYNC these four input signal should be tie to VDDIO level.

C1: $1\mu F$ C2, C3: $4.7\mu F$ R1: $10k\Omega$ R2: $68k\Omega$

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage	VDD	-0.3	4	V	1, 2
Supply Voltage for I/O Pins	VDDIO	-0.3	4	V	1, 2
Driver Supply Voltage	VDDH	-0.3	19.5	V	1, 2
Operating Temperature	T_{OP}	-30	70	°C	_
Storage Temperature	T_{STG}	-40	80	°C	_

Note 1: All the above voltages are on the basis of "GND = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

3. Electrical Characteristics

3.1 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage	VDD		2.6	2.8	3.3	V
Supply Voltage for I/O Pins	VDDIO		1.6	2.8	3.3	V
Driver Supply Voltage	VDDH		_	13.0	_	V
High Level Input	V_{IH}		0.8×VDD	_	VDD	V
Low Level Input	V_{IL}		0	_	0.4	V
High Level Output	V_{OH}		VDD-0.4	_	_	V
Low Level Output	V_{OL}		_	_	0.4	V


3.2 AC Characteristics


3.2.1 68XX-Series MPU Parallel Interface Timing Characteristics:

 $(VDD = 2.8V, Ta = 25^{\circ}C)$

- .		G 71.4	3.51	3.7	T 1.	
Item	Symbol	Condition	Min	Max	Unit	Port
Write Timing						
Address hold timing	t_{AH6}		5		nc	CSB
Address setup timing	t_{AS6}	-	5	_	ns	RS
System cycle timing	$t_{\rm CYC6}$		100			
Write "L" pulse width	$t_{\rm ELW6}$	-	45	-	ns	E
Write "H" pulse width	$t_{\rm EHW6}$		45			
Data setup timing	$t_{\rm DS6}$		40		ns	DB[17:0]
Data hold Timing	t_{DH6}		10	_	115	DB[17.0]
Read Timing						
Address hold timing	t_{AH6}		10		ne	CSB
Address setup timing	t_{AS6}	-	10		ns	RS
System cycle timing	$t_{\rm CYC6}$		200			
Read "L" pulse width	$t_{\rm ELR6}$	-	90	-	ns	E
Read "H" pulse width	$t_{\rm EHR6}$		90			
Read data output delay time	$t_{\rm RDD6}$	$C_L = 15pF$	0	70	ns	DB[17:0]
Data hold Timing	$t_{\rm RDH6}$	CL = 13pr	U	70	115	[0./1]טע

*) All the timing reference is 10% and 90% of VDD.







3.2.2 80XX-Series MPU Parallel Interface Timing Characteristics:

 $(VDD = 2.8V, Ta = 25^{\circ}C)$

Item	Symbol	Condition	Min	Max	Unit	Port
Write Timing	•					
Address hold timing	t_{AH8}		5		ne	CSB
Address setup timing	t_{AS8}	-	5	_	ns	RS
System cycle timing	$t_{\rm CYC8}$		100			
Write "L" pulse width	t_{WRLW8}	-	45	-	ns	WRB
Write "H" pulse width	t_{WRHW8}		45			
Data setup timing	$t_{ m DS8}$		30		ne	DB[17:0]
Data hold Timing	t_{DH8}		10	-	ns	DB[17.0]
Read Timing						
Address hold timing	t_{AH8}		10		ne	CSB
Address setup timing	t_{AS8}	-	10	_	ns	RS
System cycle timing	$t_{\rm CYC8}$		200			
Read "L" pulse width	$t_{\rm RDLR8}$	-	90	-	ns	RDB
Read "H" pulse width	$t_{\rm RDHR8}$		90			
Read data output delay time	$t_{\rm RDD8}$	C - 15pE	-	60	ne	DB[17:0]
Data hold Timing	$t_{ m RDH8}$	$C_L = 15pF$	0	00	ns	[0./1]פע

^{*)} All the timing reference is 10% and 90% of VDD.






3.2.3 Serial Interface Timing Characteristics:

$$(VDD = 2.8V, Ta = 25^{\circ}C)$$

Item	Symbol	Condition	Min	Max	Unit	Port
Serial clock cycle	t_{CYCS}		60			
SCL "H" pulse width	$t_{ m SHW}$	-	25	-	ns	SCL
SCL "L" pulse width	$t_{\rm SLW}$		25			
Data setup timing	t _{DSS}		25			CDI
Data hold Timing	$t_{ m DHS}$	-	25	-	ns	SDI
CSB-SCL timing	t _{CSS}		25			CCD
CSB-hold timing	t_{CSH}		25	-	ns	CSB

^{*)} All the timing reference is 10% and 90% of VDD.



3.3 Optics & Electrical Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness (White)	L_{br}	Display Average (Note 3)	75	100	-	cd/m ²
CIE (White)	(x)		0.25	0.29	0.33	
C.I.E. (White)	(y)		0.29	0.33	0.37	
CIE (D 1)	(x)		0.57	0.61	0.65	
C.I.E. (Red)	(y)		0.32	0.36	0.40	
C.I.E. (Green)	(x)		0.26	0.30	0.34	
C.I.E. (Gleen)	(y)		0.60	0.64	0.68	
CIE (Dluc)	(x)		0.10	0.14	0.18	
C.I.E. (Blue)	(y)		0.15	0.19	0.23	
Dark Room Contrast	CR		-	>1000:1	_	
View Angle			>160	_	_	degree

^{*} Optical Measurement Follow the Software Initial Setting with Chapter 4.4 "Initial Code"

3.4 General Electrical Specification

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage	V_{DD}		2.4	2.8	3.3	V
Supply Voltage for I/O Pins	V_{DDIO}		1.6	2.8	3.3	V
Driver Supply Voltage	V_{CC}	Note 3	-	13.0	-	V
Operating Current for	т	Note 4	-	2.5	3.5	mA
V_{DD}	I_{DD}	Note 5	-	2.5	3.5	mA
Operating Current for V_{CC}	т	Note 4	_	16	19	mA
	I_{CC}	Note 5	_	27	32	mA

Note 3: Brightness (L_{br}) and Driver Supply Voltage (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 5: $V_{DD} = 2.8V$, $V_{CC} = 13V$, Software Initial Setting follow Chapter 4.4 "Initial Code", 100% Display Area Turn on.

Note 4: $V_{DD} = 2.8V$, $V_{CC} = 13V$, Software Initial Setting follow Chapter 4.4 "Initial Code", 50% Display Area Turn on.

4. Functional Specification

4.1. Commands


Refer to the Technical Manual for the SEPS525

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


4.2.1 Power up Sequence:

- 1. Power up VDD, VDDIO
- 2. Send Display off command
- 3. Clear Screen
- 4. Power up VDDH
- 5. Delay 100ms (when VDD is stable)
- 6. Send Display on command



4.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down VDDH
- 3. Delay 100ms (when VDDH is reach 0 and panel is completely discharges)
- 4. Power down VDD, VDDIO



4.3 Reset Circuit

When RESETB input is low, the chip is initialized with the following status:

- 1. Frame frequency: 90Hz
- 2. OSC: internal OSC
- 3. Internal OSC: ON
- 4. DDRAM write horizontal address: MX1 = 00h, MX2 = 9Fh
- 5. DDRAM write vertical address: MY1 = 00h, MY2 = 7Fh
- 6. Display data RAM write: HC = 1, VC = 1, HV = 0
- 7. RGB data swap: OFF
- 8. Row scan shift direction: G0, G1, ..., G126, G127
- 9. Column data shift direction: S0, S1, ..., S478, S479
- 10. Display ON/OFF: OFF
- 11. Panel display size: FX1 = 00h, FX2 = 9Fh, FY1 = 00h, FY2 = 7Fh
- 12. Display data RAM read column/row address: FAC = 00h, FAR = 00h
- 13. Precharge time(R/G/B): 0 clock
- 14. Precharge current(R/G/B): 0 uA
- 15. Driving current(R/G/B): 0 uA

4.4 Actual Application Example

Initial Code:

```
//OSC control
//EXPORT1 internal clock and OSC operates with external resister
  Write_Register(0x02);
  Write Parameter(0x01);
//REDUCE CURRENT
//Reduced driving current : normal
//Power save mode:normal
  Write_Register(0x04);
  Write_Parameter(0x00);
//CLOCK_DIV
//OSC frequency setting: 90Hz
//Display frequency divide ration:1
  Write Register(0x03);
  Write Parameter(0x30);
//IREF→Reference volt. controlled by External resister
//→RGB current and precharge time, current separate control
  Write_Register(0x80);
  Write_Parameter(0x00);
//PRECHARGE_TIME_R
//1 Precharge Time
  Write Register(0x08);
  Write_Parameter(0x01);
//PRECHARGE TIME G
//1 Precharge Time
  Write_Register(0x09);
  Write_Parameter(0x01);
//PRECHARGE TIME B
//1 Precharge Time
  Write Register(0x0A);
  Write Parameter(0x01);
//PRECHARGE CURRENT R
  Write_Register(0x0B);
  Write_Parameter(0x0A);
//PRECHARGE_CURRENT_G
  Write_Register(0x0C);
  Write_Parameter(0x0A);
//PRECHARGE CURRENT B
  Write_Register(0x0D);
  Write_Parameter(0x0A);
//DRIVING_CURRENT_R
//82uA
  Write_Register(0x10);
  Write_Parameter(0x52);
```

```
//DRIVING_CURRENT_G
//56uA
  Write Register(0x11);
  Write_Parameter(0x38);
//DRIVING CURRENT B
//58uA
  Write_Register(0x12);
  Write_Parameter(0x3A);
//Display mode set
//RGB,column=0→159,column data display control=Normal Dispaly
  Write Register(0x13):
  Write Parameter(0x00):
//External interface mode =MPU
  Write Register(0x14);
  Write Parameter(0x01);
//MEMORY WRITE MODE
//6btis Triple transfer,262K support ,Horizontal address counter is increased, Vertical
 address
//counter is increased, The data is continuously written horizontally
  Write Register(0x16);
  Write_Parameter(0x76);
//Memory addrss setting range 0x17~0x19→160x128
  Write_Register(0x17); //column start
  Write Parameter(0x00);
  Write_Register(0x18); //column end
  Write_Parameter(0x9F);
  Write_Register(0x19); //row start
  Write Parameter(0x00):
  Write Register(0x1A); //row end
  Write Parameter(0x7F);
//Memory Start Address set 0x20~0x21
  Write Register(0x20); // X
  Write_Parameter(0x00);
  Write_Register(0x21); // Y
  Write Parameter(0x00);
//DUTY
  Write Register(0x28);
  Write_Parameter(0x7F);//128
//Display Start Line
  Write_Register(0x29);
  Write_Parameter(0x00);
//DDRAM Read Address Start point 0x2E~0x2F
  Write_Register(0x2E); // X
  Write Parameter(0x00);
  Write Register(0x2F); // Y
  Write Parameter(0x00):
```

//Display Screen Saver Size 0x33~0x36
Write_Register(0x33); //Display Screen Saver Columns Start
Write_Parameter(0x00);
Write_Register(0x34); //Display Screen Saver Columns End
Write_Parameter(0x9F);
Write_Register(0x35); //Display Screen Saver Row Start
Write_Parameter(0x00);
Write_Register(0x36); //Display Screen Saver Row End
Write_Parameter(0x7F);
Write_Register(0x06); //Display ON
Write_Parameter(0x01);

5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-30°C, 240 hrs	
High Temperature Storage	80°C, 240 hrs	The operational functions work.
Low Temperature Storage	-40°C, 240 hrs	
High Temperature/Humidity Operation	cure/Humidity 60°C, 90% RH, 120 hrs	
Thermal Shock	-40 °C \Leftrightarrow 85°C, 24 cycles 1 hr dwell	

^{*} The samples used for the above tests do not include polarizer.

5.2 Lifetime

End of lifetime is specified as 50% of initial brightness.

Parameter	Min	Max	Unit	Condition	Notes
Operating Life Time	10,000	-	Hrs	100 cd/m ² , 50% checkerboard	6
Storage Life Time	20,000	-	Hrs	Ta=25°C, 50%RH	_

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

^{*} No moisture condensation is observed during tests.

8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) When installing the OEL display module, be careful not to apply twisting stress or deflection stress to the OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.
- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Univision Technology Inc.)
 - At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSPS525
 - * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.