IXYS

Preliminary Technical Information

GigaMOS™ Trench™ HiperFET™ Power MOSFET

MMIX1F230N20T

(Electrically Isolated Tab)



N-Channel Enhancement Mode
Avalanche Rated
Fast Intrinsic Diode

V_{DSS} = 200V
I_{D25} = 156A
$R_{DS(on)}$ ≤ 8.3mΩ
t_{rr} ≤ 200ns





G = Gate D = Drain
S = Source

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	T_J = 25°C to 175°C	200	V
V_{DGR}	T_J = 25°C to 175°C, R_{GS} = 1MΩ	200	V
V_{GSS}	Continuous	±20	V
V_{GSM}	Transient	±30	V
I_{D25}	T_C = 25°C	156	A
I_{DM}	T_C = 25°C, Pulse Width Limited by T_{JM}	630	A
I_A	T_C = 25°C	100	A
E_{AS}	T_C = 25°C	5	J
P_D	T_C = 25°C	600	W
dv/dt	$I_S \le I_{DM}$, $V_{DD} \le V_{DSS}$, $T_J \le 175°C$	20	V/ns
T_J		-55 ... +175	°C
T_{JM}		175	°C
T_{stg}		-55 ... +175	°C
T_L	1.6mm (0.062 in.) from Case for 10s	300	°C
T_{SOLD}	Plastic Body for 10s	260	°C
V_{ISOL}	50/60 Hz, 1 Minute	2500	V~
F_C	Mounting Force	50..200 / 11..45	N/lb.
Weight		8	g

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
BV_{DSS}	V_{GS} = 0V, I_D = 3mA	200			V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 8mA	3.0		5.0	V
I_{GSS}	V_{GS} = ±20V, V_{DS} = 0V			±200	nA
I_{DSS}	$V_{DS} = V_{DSS}$, V_{GS} = 0V			50	μA
	Note 2, T_J = 150°C			3	mA
$R_{DS(on)}$	V_{GS} = 10V, I_D = 60A, Note 1			8.3	mΩ

Features

- Silicon Chip on Direct-Copper Bond (DCB) Substrate
- Isolated Substrate
  - Excellent Thermal Transfer
  - Increased Temperature and Power Cycling Capability
  - High Isolation Voltage (2500V~)
- 175°C Operating Temperature
- Very High Current Handling Capability
- Fast Intrinsic Diode
- Avalanche Rated
- Very Low $R_{DS(on)}$

Advantages

- Easy to Mount
- Space Savings
- High Power Density

Applications

- DC-DC Converters and Off-Line UPS
- Primary-Side Switch
- High Speed Power Switching Applications

© 2014 IXYS CORPORATION, All Rights Reserved

Symbol	Test Conditions (T_J = 25°C Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
g_{fs}	V_{DS} = 10V, I_D = 60A, Note 1	90	150		S
C_{iss}	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz		24		nF
C_{oss}			2440		pF
C_{rss}			60		pF
R_{Gi}	Gate Input Resistance		1.15		Ω
$t_{d(on)}$	**Resistive Switching Times** V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = I_D = 0.5 • I_{D25} R_G = 1Ω (External)		58		ns
t_r			38		ns
$t_{d(off)}$			62		ns
t_f			17		ns
$Q_{g(on)}$	V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = 0.5 • I_{D25}		358		nC
Q_{gs}			138		nC
Q_{gd}			60		nC
R_{thJC}				0.25	°C/W
R_{thCS}			0.15		°C/W
R_{thJA}			30		°C/W

Source-Drain Diode

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
I_S	V_{GS} = 0V			230	A
I_{SM}	Repetitive, Pulse Width Limited by T_{JM}			920	A
V_{SD}	I_F = 60A, V_{GS} = 0V, Note 1			1.3	V
t_{rr}	I_F = 115A, V_{GS} = 0V			200	ns
Q_{RM}	-di/dt = 100A/μs		0.74		μC
I_{RM}	V_R = 75V		10.6		A

Notes:

1. Pulse test, t ≤ 300μs, duty cycle, d ≤ 2%.
2. Part must be heatsunk for high-temp Ices measurement.

PRELIMANARY TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents: 4,835,592 4,850,072 4,881,106 4,931,844 5,017,508 5,034,796 5,049,961 5,063,307 5,187,117 5,237,481 5,381,025 5,486,715 6,162,665 6,259,123 B1 6,306,728 B1 6,404,065 B1 6,534,343 6,583,505 6,683,344 6,710,405 B2 6,710,463 6,727,585 6,759,692 6,771,478 B2 7,005,734 B2 7,063,975 B2 7,071,537 7,157,338B2

Package Outline



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.209	.224	5.30	5.70
A1	.154	.161	3.90	4.10
A2	.055	.063	1.40	1.60
b	.035	.045	0.90	1.15
c	.018	.026	0.45	0.65
D	.976	.994	24.80	25.25
E	.898	.915	22.80	23.25
E1	.543	.559	13.80	14.20
e	.079 BSC		2.00 BSC	
e1	.315 BSC		8.00 BSC	
H	1.272	1.311	32.30	33.30
L	.181	.209	4.60	5.30
L1	.051	.067	1.30	1.70
L2	.000	.006	0.00	0.15
S	.736	.760	18.70	19.30
T	.815	.839	20.70	21.30
∝	0	4°	0	4°

PIN: 1 = Gate
5-12 = Source
13-24 = Drain

© 2014 IXYS CORPORATION, All Rights Reserved

Fig. 1. Output Characteristics @ T_J = 25ºC



Fig. 2. Extended Output Characteristis @ T_J = 25ºC



Fig. 3. Output Characteristics @ T_J = 150ºC



Fig. 4. $R_{DS(on)}$ Normalized to I_D = 115A Value vs. Junction Temperature



Fig. 5. $R_{DS(on)}$ Normalized to I_D = 115A Value vs. Drain Current



Fig. 6. Drain Current vs. Case Temperature



IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

Fig. 7. Input Admittance



Fig. 8. Transconductance



Fig. 9. Forward Voltage Drop of Intrinsic Diode



Fig. 10. Gate Charge



Fig. 11. Capacitance



Fig. 12. Forward-Bias Safe Operating Area



© 2014 IXYS CORPORATION, All Rights Reserved

Fig. 13. Resistive Turn-on Rise Time vs. Junction Temperature



Fig. 14. Resistive Turn-on Rise Time vs. Drain Current



Fig. 15. Resistive Turn-on Switching Times vs. Gate Resistance



Fig. 16. Resistive Turn-off Switching Times vs. Junction Temperature



Fig. 17. Resistive Turn-off Switching Times vs. Drain Current



Fig. 18. Resistive Turn-off Switching Times vs. Gate Resistance



IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

Fig. 19. Maximum Transient Thermal Impedance



© 2014 IXYS CORPORATION, All Rights Reserved

Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics.