

## Low Latency Ethernet 10G MAC Intel<sup>®</sup> FPGA IP User Guide

Updated for Intel<sup>®</sup> Quartus<sup>®</sup> Prime Design Suite: 18.1

IP Version: 18.1



ID: 683426 Version: 2022.03.01

UG-01144

# intel

## Contents

1. About LL Ethernet 10G MAC	5
<ul> <li>1.1. Features</li> <li>1.1.1. LL Ethernet 10G MAC and Legacy 10-Gbps Ethernet MAC</li> <li>1.2. Release Information</li> <li>1.3. LL Ethernet 10G MAC Operating Modes</li> </ul>	7 9
1.4. Device Family Support 1.5. Performance and Resource Utilization	11 14
1.5.1. Resource Utilization 1.5.2. TX and RX Latency	15
2. Getting Started	18
2.1. Introduction to Intel FPGA IP Cores	
2.2. Installing and Licensing Intel FPGA IP Cores	19
2.3. Specifying the IP Core Parameters and Options (Intel Quartus Prime Pro Edition)	
2.4. IP Core Generation Output (Intel Quartus Prime Pro Edition) 2.5. Files Generated for Intel IP Cores (Legacy Parameter Editor)	
2.6. Simulating Intel FPGA IP Cores	
2.7. Creating a Signal Tap Debug File to Match Your Design Hierarchy	
2.8. Parameter Settings for the LL Ethernet 10G MAC Intel FPGA IP Core	
2.9. Upgrading the Low Latency Ethernet 10G MAC Intel FPGA IP Core	
2.10. Design Considerations for the Low Latency Ethernet 10G MAC Intel FPGA IP Core	
2.10.1. Migrating from Legacy Ethernet 10G MAC to LL Ethernet 10G MAC	
2.10.2. Timing Constraints 2.10.3. Jitter on PLL Clocks	
	57
3. LL Ethernet 10G MAC Intel FPGA IP Design Examples	33
<b>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples</b>	<b>33</b> 33
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> </ul>	<b>33</b> 33 33
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices.</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> </ul>	<b>33</b> 33 33
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> </ul>	33 33 33 33
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> </ul>	33 33 33 33 35 35
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> </ul>	33 33 33 33 35 35 36
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> </ul>	33 33 33 33 35 35 36 37
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4. TX Datapath.</li> </ul>	33 33 33 35 35 36 37 37
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4. TX Datapath.</li> <li>4.4.1. Padding Bytes Insertion.</li> </ul>	33 33 33 35 35 36 37 37 38
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4. TX Datapath.</li> </ul>	33 33 33 35 35 36 37 37 38 38
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices.</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices.</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4. TX Datapath.</li> <li>4.4.1. Padding Bytes Insertion.</li> <li>4.4.2. Address Insertion.</li> </ul>	33 33 33 35 36 37 37 38 38 38
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4. TX Datapath.</li> <li>4.4.1. Padding Bytes Insertion.</li> <li>4.4.2. Address Insertion.</li> <li>4.4.3. CRC-32 Insertion.</li> <li>4.4.5. Inter-Packet Gap Generation and Insertion.</li> </ul>	33 33 33 35 35 36 37 37 38 38 38 38 38 38 38
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices.</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4. TX Datapath.</li> <li>4.4.1. Padding Bytes Insertion.</li> <li>4.4.2. Address Insertion.</li> <li>4.4.3. CRC-32 Insertion.</li> <li>4.4.4. XGMII Encapsulation.</li> <li>4.4.5. Inter-Packet Gap Generation and Insertion.</li> <li>4.4.6. XGMII Transmission.</li> </ul>	33 33 33 35 35 36 37 37 38 38 38 38 40 41
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4.1. Padding Bytes Insertion.</li> <li>4.4.2. Address Insertion.</li> <li>4.4.3. CRC-32 Insertion.</li> <li>4.4.4. XGMII Encapsulation.</li> <li>4.4.5. Inter-Packet Gap Generation and Insertion.</li> <li>4.4.7. Unidirectional Feature.</li> </ul>	33 33 33 35 36 36 37 37 38 38 38 38 40 41 41 41
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices.</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4. Functional Description.</li> <li>4.1. Architecture.</li> <li>4.2. Interfaces.</li> <li>4.3. Frame Types.</li> <li>4.4. TX Datapath.</li> <li>4.4.1. Padding Bytes Insertion.</li> <li>4.4.2. Address Insertion.</li> <li>4.4.3. CRC-32 Insertion.</li> <li>4.4.4. XGMII Encapsulation.</li> <li>4.4.5. Inter-Packet Gap Generation and Insertion.</li> <li>4.4.7. Unidirectional Feature.</li> <li>4.4.8. TX Timing Diagrams.</li> </ul>	33 33 33 35 36 37 37 37 38 38 38 38 40 41 41 42 43
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices.</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices.</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4.4. Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4.4. TX Datapath.</li> <li>4.4.1. Padding Bytes Insertion.</li> <li>4.4.2. Address Insertion.</li> <li>4.4.3. CRC-32 Insertion.</li> <li>4.4.4. XGMII Encapsulation.</li> <li>4.4.5. Inter-Packet Gap Generation and Insertion.</li> <li>4.4.7. Unidirectional Feature.</li> <li>4.4.8. TX Timing Diagrams.</li> <li>4.5. RX Datapath.</li> </ul>	33 33 33 35 35 36 37 37 38 38 38 38 38 38 40 41 41 42 43 46
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples</li></ul>	33 33 33 35 36 37 37 37 38 38 38 38 38 40 41 41 41 42 43 46 46
<ul> <li>3. LL Ethernet 10G MAC Intel FPGA IP Design Examples.</li> <li>3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices.</li> <li>3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices.</li> <li>3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4.4. Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</li> <li>4.4. TX Datapath.</li> <li>4.4.1. Padding Bytes Insertion.</li> <li>4.4.2. Address Insertion.</li> <li>4.4.3. CRC-32 Insertion.</li> <li>4.4.4. XGMII Encapsulation.</li> <li>4.4.5. Inter-Packet Gap Generation and Insertion.</li> <li>4.4.7. Unidirectional Feature.</li> <li>4.4.8. TX Timing Diagrams.</li> <li>4.5. RX Datapath.</li> </ul>	33 33 33 35 35 36 37 37 37 38 38 38 38 38 38 40 41 41 41 42 43 46 46 47



# intel

4.5.5. Length Checking	
4.5.6. CRC and Padding Bytes Removal	49
4.5.7. Overflow Handling	50
4.5.8. RX Timing Diagrams	
4.6. Flow Control	
4.6.1. IEEE 802.3 Flow Control	
4.6.2. Priority-Based Flow Control	
4.7. Reset Requirements	
4.8. Supported PHYs	
4.8.1. 10GBASE-R Register Mode	
4.9. XGMII Error Handling (Link Fault)	
4.10. IEEE 1588v2	
4.10.1. Architecture	
4.10.2. TX Datapath	
4.10.3. RX Datapath	
4.10.4. Frame Format	64
5. Configuration Registers	70
5.1. Register Map	70
5.1.1. Mapping 10-Gbps Ethernet MAC Registers to LL Ethernet 10G MAC Registers.	70
5.2. Register Access Definition	73
5.3. Primary MAC Address	73
5.4. MAC Reset Control Register	75
5.5. TX Configuration and Status Registers	75
5.6. Flow Control Registers	78
5.7. Unidirectional Control Registers	
5.8. RX Configuration and Status Registers	80
5.9. Timestamp Registers	
5.9.1. Calculating Timing Adjustments	
5.10. ECC Registers	
5.11. Statistics Registers	92
6. Interface Signals	97
6.1. Clock and Reset Signals	97
6.2. Speed Selection Signal	99
6.3. Error Correction Signals	. 100
6.4. Unidirectional Signals	100
6.5. Avalon Memory-Mapped Interface Programming Signals	. 100
6.6. Avalon Streaming Data Interfaces	. 101
6.6.1. Avalon Streaming TX Data Interface Signals	101
6.6.2. Avalon Streaming RX Data Interface Signals	
6.6.3. Avalon Streaming Data Interface Clocks	
6.7. Avalon Streaming Flow Control Signals	
6.8. Avalon Streaming Status Interface	
6.8.1. Avalon Streaming Interface TX Status Signals	
6.8.2. Avalon Streaming Interface RX Status Signals	
6.9. PHY-side Interfaces	
6.9.1. XGMII TX Signals	
6.9.2. XGMII RX Signals	
6.9.3. GMII TX Signals	
6.9.4. GMII RX Signals	.111



8.	Document Revision History for the Low Latency Ethernet 10G MAC Intel	FPGA IP
7. I	ow Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives	119
	6.10.3. IEEE 1588v2 Interface Clocks	118
	6.10.2. IEEE 1588v2 Ingress RX Signals	
	6.10.1. IEEE 1588v2 Egress TX Signals	
	6.10. IEEE 1588v2 Interfaces	
	6.9.6. MII RX Signals	
	6.9.5. MII TX Signals	

Usei	r Guide	120


intel

## **1. About LL Ethernet 10G MAC**

The Low Latency (LL) Ethernet 10G (10GbE) Media Access Controller (MAC) Intel<sup>®</sup> FPGA IP core is a configurable component that implements the IEEE 802.3-2008 specification. To build a complete Ethernet subsystem in an Intel FPGA device and connect it to an external device, you can use the LL 10GbE Intel FPGA IP core with an Intel FPGA PHY IP core or any of the supported PHYs.

The figure below shows a system with the LL 10GbE MAC Intel FPGA IP core.

#### Figure 1. Typical Application of LL 10GbE MAC



*Note:* Intel FPGAs implement and support the LL 10GbE Media Access Control (MAC) and Multi-Rate Ethernet PHY (PCS + PMA) IP to interface in a chip-to-chip or chip-tomodule channel with external MGBASE-T and NBASE-T (1G/2.5G/5G/10Gb Ethernet) PHY standard devices. However, Intel FPGAs do not comply with or support these interface specifications to directly interface with the required twisted-pair copper cables such as CAT-5/6/7.

#### **Related Information**

- Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives on page 119 Provides a list of user guides for previous versions of the Low Latency Ethernet 10G MAC Intel FPGA IP core.
- Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide
- Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide
- Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide
- 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide

# intel

### **1.1. Features**

This Intel FPGA IP core is designed to the *IEEE 802.3–2008 Ethernet Standard* available on the IEEE website (www.ieee.org). All LL 10GbE Intel FPGA IP core variations include MAC only and are in full-duplex mode. These Intel FPGA IP core variations offer the following features:

- MAC features:
  - Full-duplex MAC in eight operating modes: 10G, 1G/10G, 1G/2.5G, 1G/2.5G/
     10G, 10M/100M/1G/2.5G/5G/10G (USXGMII), 10M/100M/1G/10G, 10M/
     100M/1G/2.5G, and 10M/100M/1G/2.5G/10G.
  - Three variations for selected operating modes: MAC TX only block, MAC RX only block, and both MAC TX and MAC RX block.
  - 10GBASE-R register mode on the TX and RX datapaths, which enables lower latency.
  - Programmable promiscuous (transparent) mode.
  - Unidirectional feature as specified by IEEE 802.3 (Clause 66).
  - Priority-based flow control (PFC) with programmable pause quanta. PFC supports 2 to 8 priority queues.
- Interfaces:
  - Client-side—32-bit Avalon<sup>®</sup> streaming interface.
  - Management—32-bit Avalon memory-mapped interface.
  - PHY-side—32-bit XGMII for 10 GbE, 16-bit GMII for 2.5 GbE, 8-bit GMII for 1 GbE, or 4-bit MII for 10M/100M.
- Frame structure control features:
  - Virtual local area network (VLAN) and stacked VLAN tagged frames decoding (type 'h8100).
  - Cyclic redundancy code (CRC)-32 computation and insertion on the TX datapath. Optional CRC checking and forwarding on the RX datapath.
  - Deficit idle counter (DIC) for optimized performance with average inter-packet gap (IPG) for LAN applications.
  - Supports programmable IPG.
  - Ethernet flow control using pause frames.
  - Programmable maximum length of TX and RX data frames up to 64 Kbytes (KB).
  - Preamble passthrough mode on TX and RX datapaths, which allows user defined preamble in the client frame.
  - $-\,$  Optional padding insertion on the TX datapath and termination on the RX datapath.
- Frame monitoring and statistics:
  - Optional CRC checking and forwarding on the RX datapath.
  - Optional statistics collection on TX and RX datapaths.



- Optional timestamping as specified by the IEEE 1588v2 standard for the following configurations:
  - 10GbE MAC with 10GBASE-R PHY IP core
  - 1G/10GbE MAC with 1G/10GbE PHY IP core
  - 1G/2.5GbE MAC with 1G/2.5G Multi-rate Ethernet PHY IP core
  - 1G/2.5G/10GbE MAC with 1G/2.5G/10G (MGBASE-T) Multi-rate Ethernet PHY IP core
  - 10M/100M/1G/10GbE MAC with 10M-10GbE PHY IP core
  - 10M/100M/1G/2.5G/5G/10G (USXGMII) MAC with 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP core

#### **1.1.1. LL Ethernet 10G MAC and Legacy 10-Gbps Ethernet MAC**

Current users of the legacy 10-Gbps Ethernet MAC IP core can use the following table to consider migrating to the LL Ethernet 10G MAC Intel FPGA IP core.

Feature	LL 10GbE MAC	Legacy 10GbE MAC		
Operating mode	<ul> <li>10G</li> <li>1G/10G</li> <li>1G/2.5G</li> <li>1G/2.5G/10G</li> <li>10M/100M/1G/10G</li> <li>10M/100M/1G/2.5G/5G/10G (USXGMII)</li> <li>10M/100M/1G/2.5G</li> <li>10M/100M/1G/2.5G/10G</li> </ul>	<ul> <li>10G</li> <li>1G/10G, 10M/100M/1G/10G</li> </ul>		
Device support <sup>(1)</sup>	<ul> <li>Intel Arria<sup>®</sup> 10</li> <li>Intel Cyclone<sup>®</sup> 10 GX</li> <li>Intel Stratix<sup>®</sup> 10</li> <li>Stratix V</li> </ul>	<ul> <li>Arria V</li> <li>Arria II</li> <li>Cyclone V</li> <li>Cyclone IV</li> <li>Stratix V</li> <li>Stratix IV</li> </ul>		
Operating frequency	312.5 MHz     322.265625 MHz (10GBASE-R register mode enabled)	• 156.25 MHz		
Latency (TX + RX)	For Intel Arria 10 and Intel Cyclone 10 GX devices: • 60.8 ns (10G MAC) • 307 ns (1G MAC) For Intel Stratix 10 devices: • 70.4 ns (10G MAC) • 319.9 ns (1G MAC)	<ul> <li>140.8 ns (10G MAC)</li> <li>422.4 ns (1G MAC)</li> </ul>		
Resource utilization	For Intel Arria 10 and Intel Cyclone 10 GX devices:	2,300 ALMs, 3,100 ALUTs, 4,400 Registers, 2 M20Ks (10G with all options disabled)		
		continued		

#### Table 1.Features Comparison

<sup>&</sup>lt;sup>(1)</sup> Device support depends on the operating mode. Refer to the individual user guides for further details.

#### 1. About LL Ethernet 10G MAC 683426 | 2022.03.01



Feature	LL 10GbE MAC	Legacy 10GbE MAC
	<ul> <li>1,600 ALMs</li> <li>2,400 ALUTs</li> <li>2,800 Registers (10G with all options disabled)</li> <li>For Intel Stratix 10 devices:</li> <li>2,000 ALMs</li> <li>2,700 ALUTs</li> <li>2,900 Registers (10G with all options disabled)</li> </ul>	
Avalon streaming interface data width	<ul> <li>32 bits</li> <li>64 bits, when the backward compatibility to the legacy MAC is enabled.</li> </ul>	• 64 bits
XGMII data width	<ul> <li>32 bits</li> <li>Supports backward compatibility with the legacy MAC</li> </ul>	• 64 bits
Configuration registers	<ul> <li>10-bit address bus</li> <li>Supports backward compatibility with the legacy MAC</li> </ul>	13-bit address bus
Error detection and correction (ECC)	Supported	Not supported
10GBASE-R register mode	Supported	Not supported
96-bit and 64-bit ToD clock formats	Supported	Not supported
Programmable IPG	Supported	Not supported

#### **Related Information**

Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines

Provides more information on migrating from the legacy 10G Ethernet MAC IP core to the Low Latency Ethernet 10G MAC Intel FPGA core.



### **1.2. Release Information**

Intel FPGA IP versions match the Intel Quartus<sup>®</sup> Prime Design Suite software versions until v19.1. Starting in Intel Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Intel Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

#### Table 2. Release Information of the LL Ethernet 10G MAC Intel FPGA IP Core

Item	Description
Intel Quartus Prime	18.1
IP Version	18.1
Release Date	September 2018
Ordering Code (without the IEEE 1588v2 feature)	IP-10GEUMAC
Ordering Code (with the IEEE 1588v2 feature)	IP-10GEUMACF
Vendor ID	6AF7

#### **Related Information**

Low Latency Ethernet 10G MAC Intel FPGA IP Release Notes Describes changes to the IP in a particular release.



# intel.

### 1.3. LL Ethernet 10G MAC Operating Modes

#### Table 3. Speed Mode Comparison of the LL Ethernet 10G MAC Intel FPGA IP Core

Speed Mode	Default Speed	MAC Interface	Intel PHY Compliance
10G	10G	<ul> <li>32-bit XGMII</li> <li>64-bit XGMII (Use legacy Ethernet 10G MAC XGMII interface enabled)</li> </ul>	<ul> <li>10GBASE-R PHY</li> <li>10GBASE-KR PHY</li> <li>Intel Arria 10/Intel Cyclone 10 GX Transceiver Native PHY with presets: <ul> <li>10GBASE-R</li> <li>10GBASE-R Low Latency</li> <li>10GBASE-R register mode</li> <li>10GBASE-R with KR-FEC</li> </ul> </li> <li>Intel Stratix 10 Transceiver Native PHY with presets: <ul> <li>10GBASE-R</li> <li>10GBASE-R</li> <li>10GBASE-R</li> <li>10GBASE-R</li> <li>10GBASE-R Low Latency</li> <li>10GBASE-R Low Latency</li> <li>10GBASE-R MITHER LATENCE</li> </ul> </li> </ul>
1G/10G	10G	<ul> <li>8-bit GMII</li> <li>32-bit XGMII</li> <li>64-bit XGMII (Use legacy Ethernet 10G MAC XGMII interface enabled)</li> </ul>	1G/10GbE Ethernet PHY IP
10M/100M/1G/10G	10G	<ul> <li>4-bit MII</li> <li>8-bit GMII</li> <li>32-bit XGMII</li> <li>64-bit XGMII (Use legacy Ethernet 10G MAC XGMII interface enabled)</li> </ul>	1G/10GbE Ethernet PHY IP
1G/2.5G	2.5G	16-bit GMII	1G/2.5G/5G/10G Multi-rate Ethernet PHY
1G/2.5G/10G	10G	<ul> <li>16-bit GMII</li> <li>32-bit XGMII</li> <li>64-bit XGMII (Use legacy Ethernet 10G MAC XGMII interface enabled)</li> </ul>	1G/2.5G/5G/10G Multi-rate Ethernet PHY (MGBASE-T)
10M/100M/1G/ 2.5G/5G/10G	10G	32-bit USXGMII	1G/2.5G/5G/10G Multi-rate Ethernet PHY (NBASE-T)
10M/100M/1G/2.5G	2.5G	16-bit GMII	1G/2.5G/5G/10G Multi-rate Ethernet PHY
10M/100M/1G/ 2.5G/10G	10G	<ul> <li>16-bit GMII</li> <li>32-bit XGMII</li> <li>64-bit XGMII (Use legacy Ethernet 10G MAC XGMII interface enabled)</li> </ul>	1G/2.5G/5G/10G Multi-rate Ethernet PHY (MGBASE-T)

### **1.4. Device Family Support**

#### Table 4. Intel FPGA IP Core Device Support Levels

Device Support Level	Definition
Preliminary	Intel verifies the IP core with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. This IP core can be used in production designs with caution.
Final	Intel verifies the IP core with final timing models for this device family. The IP core meets all functional and timing requirements for the device family. This IP core is ready to be used in production designs.

The IP core provides the following support for Intel FPGA device families.

#### Table 5. Device Family Support for LL 10GbE MAC

Device Family	Support	Minimum Speed Grade			
		With 1588 Feature	Without 1588 Feature		
Intel Stratix 10	Preliminary	-I2, -E2	-I3, -E3		
Intel Arria 10	Final	-I2, -E2	-I3, -E3		
Intel Cyclone 10 GX	Final	-I5, -E5	-I6, -E6		
Stratix V	Final	-I3, -C3	-I4, -C4		
Arria V	Final	-I3, -C3	-I4, -C4		

The following table lists possible LL 10GbE MAC and PHY configurations and the devices each configuration supports:

#### Table 6. Device Family Support for LL 10GbE MAC and PHY Configurations

LL 10GbE MAC Mode	РНҮ	Arria V	Intel Arria 10	Intel Cyclone 10 GX	Stratix V	Intel Stratix 10
10G	10GBASE-R	Arria V GZ	_	-	Yes	-
	10GBASE-R with IEEE 1588v2 feature	Arria V GZ	_	-	Yes	-
	<ul> <li>10GBASE-R</li> <li>10GBASE-R Low Latency</li> <li>10GBASE-R Register Mode</li> <li>10GBASE-R with KR-FEC</li> </ul>	_	Yes	Yes	_	
	<ul> <li>10GBASE-R</li> <li>10GBASE-R Low Latency</li> <li>10GBASE-R with IEEE 1588v2 feature</li> <li>10GBASE-R with KR-FEC</li> </ul>	_	_	_	_	Yes
	•				co	ntinued





LL 10GbE MAC Mode	РНҮ	Arria V	Intel Arria 10	Intel Cyclone 10 GX	Stratix V	Intel Stratix 10
1G/2.5G/10G	1G/2.5G/10G (MGBASE-T) Multi- rate <sup>(2)</sup>	_	Yes	Yes	-	Yes
	1G/2.5G/10G (MGBASE-T) Multi-rate with IEEE 1588v2 feature	_	_	_	-	Yes
10M/100M/1G/2.5G/5G/10G (USXGMII)	10M/100M/1G/ 2.5G/5G/10G (USXGMII) Multi- rate <sup>(3)</sup>	_	Yes	Yes	-	Yes
	10M/100M/1G/ 2.5G/5G/10G (USXGMII) Multi-rate with IEEE 1588v2 feature	_	_	_	_	Yes
1G/2.5G	1G/2.5G Multi-rate	Arria V GX/GT/SX/ST	Yes	Yes	-	Yes
	1G/2.5G Multi-rate with IEEE 1588v2 feature	Arria V GX/GT/SX/ST	Yes	Yes	-	Yes
	2.5G Multi-rate	Arria V GX/GT/SX/ST	Yes	_	-	Yes
1G/2.5G with IEEE 1588v2 feature	2.5G Multi-rate with IEEE 1588v2 feature	Arria V GX/GT/SX/ST	Yes	_	_	Yes
10M/100M/1G/10G	_	Arria V GZ	Yes	Yes	Yes	Yes
10M/100M/1G/10G MAC with IEEE 1588v2 feature	-	Arria V GZ	Yes	Yes	Yes	Yes
10M/100M/1G/10G	1G/10GbE	Arria V GZ	Yes	Yes	Yes	_
10G	Backplane Ethernet 10GBASE-KR	_	-	_	-	Yes
1G/10G	1G/10GbE	Yes	Yes	Yes	Yes	-
1G/10G with IEEE 1588v2 feature	1G/10GbE with IEEE 1588v2 feature	Yes	Yes	Yes	Yes	_
10M/100M/1G/10G MAC with IEEE 1588v2 feature	1G/10GbE	Arria V GZ	Yes	Yes	Yes	-
10M/100M/1G/2.5G	1G/2.5G Multi-rate with SGMII bridge enabled	_	_	_	-	Yes
10M/100M/1G/2.5G/10G	1G/2.5G/10G (MGBASE-T) Multi-rate with SGMII bridge enabled	_	_	_	_	Yes

<sup>(3)</sup> Connected to an external NBASE-T PHY.



<sup>&</sup>lt;sup>(2)</sup> Connected to an external MGBASE-T PHY.



#### **Related Information**

- Intel Stratix 10 10GBASE-KR PHY IP Core User Guide
- 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide



# intel

### **1.5. Performance and Resource Utilization**

#### **1.5.1. Resource Utilization**

The estimated resource utilization for all operating modes are obtained by compiling the LL Ethernet 10G MAC Intel FPGA IP core with the Intel Quartus Prime software targeting on Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices. These estimates are generated by the fitter, excluding the virtual I/Os.

#### Table 7. Resource Utilization for LL Ethernet 10G MAC for Intel Stratix 10 Devices

	MAC Settings		ALMs	ALUTs	Logic	Memory Block (M20K)
Operating Mode	Enabled	Options			Registers	(1120K)
10G	None.		2,000	2,700	2,900	0
10G	Memory-based statis	tics counters.	2,700	3,600	4,300	4
1G/2.5G	Supplementary addr Memory-based statis		3,500	4,300	5,900	4
1G/2.5G	Supplementary addresses. Memory-based statistics counters. Timestamping. Time of day: 96b and 64b.		7,000	8,100	13,100	19
1G/2.5G/10G	Supplementary addr Memory-based statis		3,600	4,500	6,200	4
10M/100M/1G/ 2.5G/5G/10G (USXGMII)	Supplementary addr Memory-based statis		3,000	4,200	5,100	4
10M/100M/1G/ 2.5G/5G/10G	Supplementary addresses.	Time of day: 96b and 64b.	5,800	7,800	10,700	21
(USXGMII)	Memory-based statistics counters.	Time of day: 96b	5,400	7,100	9,800	20
	Timestamping.	Time of day format: 64b	4,800	6,300	8,900	17
10M/ 100M/1G/10G	Memory-based statis	tics counters.	3,400	4,400	5,500	4
10M/ 100M/1G/10G	Memory-based statistics counters.	Time of day: 96b and 64b.	6,800	8,300	12,100	17
	Timestamping.	Time of day: 96b	6,300	7,700	11,000	17
		Time of day format: 64b	5,600	6,700	10,000	13
10M/ 100M/1G/10G	All options enabled except the options to maintain compatibility with the legacy Ethernet 10G MAC.		7,200	8,600	12,400	27
10M/100M/1G/ 2.5G	Supplementary addresses. Memory-based statistics counters.		3,500	4,600	6,100	4
10M/100M/1G/ 2.5G/10G	Supplementary addr Memory-based statis		3,600	4,800	6,800	4



	MAC Settings		ALMs	ALUTs	Logic	Memory Block
Operating Mode	Enabled	Options			Registers	(M20K)
10G	None.		1,600	2,400	2,800	0
10G	Memory-based statis	tics counters.	2,400	3,300	4,000	4
1G/2.5G	Supplementary addr Memory-based statis		2,700	4,100	5,400	5
1G/2.5G	Supplementary addresses. Memory-based statistics counters. Timestamping. Time of day: 96b and 64b.		5,500	8,100	13,300	22
1G/2.5G/10G	Supplementary addresses. Memory-based statistics counters.		2,900	4,200	5,800	4
10M/100M/1G/ 2.5G/5G/10G (USXGMII)	Supplementary addresses. Memory-based statistics counters.		2,400	3,900	4,700	4
10M/ 100M/1G/10G	Memory-based statis	tics counters.	2,600	4,000	5,200	4
10M/ 100M/1G/10G	Timestamping. Memory-based	Time of day: 96b and 64b.	5,000	7,600	13,000	21
	statistics counters.	Time of day: 96b	4,700	7,000	11,800	20
		Time of day format: 64b	4,200	6,300	10,700	17
10M/ 100M/1G/10G	All options enabled except the options to maintain compatibility with the legacy Ethernet 10G MAC.		5,400	7,900	13,300	27
10M/100M/1G/ 2.5G	Supplementary addresses. Memory-based statistics counters.		2,900	4,300	5,700	5
10M/100M/1G/ 2.5G/10G	Supplementary addr Memory-based statis		3,000	4,400	6,000	4

## Table 8.Resource Utilization for LL Ethernet 10G MAC for Intel Arria 10 and Intel<br/>Cyclone 10 GX Devices

#### 1.5.2. TX and RX Latency

The TX and RX latency values are based on the following definitions and assumptions:

- TX latency is the time taken for the data frame to move from the Avalon streaming interface to the PHY-side interface.
- RX latency is the time taken for the data frame to move from the PHY-side interface to the Avalon streaming interface.
- No backpressure on the Avalon streaming TX and RX interfaces.
- All options under Legacy Ethernet 10G MAC interfaces, that allow compatibility with the legacy MAC are disabled.



# intel.

#### Table 9. TX and RX Latency Values for Intel Stratix 10 Devices

These latency values are MAC-only latencies and do not include the PHY latencies.

MAC Operating Mode	Speed		Latency (ns)	ns)	
		тх	RX	Total	
10G	10 Gbps	28.8	41.6	70.4	
1G/10G	1 Gbps	156	163.9	319.9	
1G/2.5G/10G	1 Gbps	182.7	199.1	381.8	
1G/2.5G/10G	2.5 Gbps	106	92.8	198.8	
1G/2.5G/10G	10 Gbps	35.2	35.2	70.4	
1G/2.5G	1 Gbps	235.2	222.4	457.6	
1G/2.5G	2.5 Gbps	140.8	121.7	262.5	
10M/100M/1G/10G	10 Mbps	1484.9	20827.7	22312.6	
10M/100M/1G/10G	100 Mbps	245.3	2106.1	2351.4	
10M/100M/1G/2.5G/5G/10G (USXGMII)	10 Gbps	28.8	41.6	70.4	
10M/100M/1G/2.5G/5G/10G (USXGMII)	5 Gbps	41.6	67.2	108.8	
10M/100M/1G/2.5G/5G/10G (USXGMII)	2.5 Gbps	57.6	118.4	176	
10M/100M/1G/2.5G/5G/10G (USXGMII)	1 Gbps	137.6	272.0	409.6	
10M/100M/1G/2.5G/5G/10G (USXGMII)	100 Mbps	1162	2576.8	3738.8	
10M/100M/1G/2.5G/5G/10G (USXGMII)	10 Mbps	12365.5	25624.0	37989.5	
10M/100M/1G/2.5G	100 M	1360	1664	3024	
10M/100M/1G/2.5G	10 M	12561	17662	30223	
10M/100M/1G/2.5G/10G	100 M	1289	1640	2929	
10M/100M/1G/2.5G/10G	10 M	14230	17641	31871	

#### Table 10. TX and RX Latency Values for Intel Arria 10 and Intel Cyclone 10 GX Devices

These latency values are MAC-only latencies and do not include the PHY latencies.

MAC Operating Mode	Speed	Latency (ns)		
		тх	RX	Total
10G	10 Gbps	22.4	38.4	60.8
1G/10G	1 Gbps	148	159	307
1G/2.5G/10G	1 Gbps	182.7	195.9	378.6
1G/2.5G/10G	2.5 Gbps	93.2	89.7	182.9
1G/2.5G/10G	10 Gbps	28.8	32	60.8
1G/2.5G	1 Gbps	238.4	219.2	457.6
1G/2.5G	2.5 Gbps	137.1	112.5	249.6
	•	•	•	continued



#### 1. About LL Ethernet 10G MAC 683426 | 2022.03.01

# intel

MAC Operating Mode	Speed		Latency (ns)	
		тх	RX	Total
10M/100M/1G/10G	10 Mbps	1492.9	20822.9	22315.8
10M/100M/1G/10G	100 Mbps	253.3	2104.5	2357.8
10M/100M/1G/2.5G/5G/10G (USXGMII)	10 Gbps	22.4	38.4	60.8
10M/100M/1G/2.5G/5G/10G (USXGMII)	5 Gbps	35.2	64	99.2
10M/100M/1G/2.5G/5G/10G (USXGMII)	2.5 Gbps	60.8	115.2	176.0
10M/100M/1G/2.5G/5G/10G (USXGMII)	1 Gbps	137.6	268.9	406.5
10M/100M/1G/2.5G/5G/10G (USXGMII)	100 Mbps	1162.0	2573.6	3735.6
10M/100M/1G/2.5G/5G/10G (USXGMII)	10 Mbps	12362.3	25620.8	37983.1
10M/100M/1G/2.5G	100 M	1360	1657.6	3017.6
10M/100M/1G/2.5G	10 M	12561	17656	30217
10M/100M/1G/2.5G/10G	100 M	1289	1637	2926
10M/100M/1G/2.5G/10G	10 M	14227	17638	31865





## **2. Getting Started**

This chapter provides a general overview of the Intel FPGA IP core design flow to help you quickly get started with Low Latency Ethernet 10G MAC.

### **2.1. Introduction to Intel FPGA IP Cores**

Intel and strategic IP partners offer a broad portfolio of configurable IP cores optimized for Intel FPGA devices.

The Intel Quartus Prime software installation includes the Intel FPGA IP library. Integrate optimized and verified Intel FPGA IP cores into your design to shorten design cycles and maximize performance. The Intel Quartus Prime software also supports integration of IP cores from other sources. Use the IP Catalog (**Tools > IP Catalog**) to efficiently parameterize and generate synthesis and simulation files for your custom IP variation. The Intel FPGA IP library includes the following types of IP cores:

Basic functions	Interface protocols
Bridges and adapters	Low power functions
DSP functions	Memory interfaces and controllers
Intel FPGA interconnect	Processors and peripherals


This document provides basic information about parameterizing, generating, upgrading, and simulating stand-alone IP cores in the Intel Quartus Prime software.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.

ISO 9001:2015 Registered



#### Figure 2. Intel FPGA IP Catalog



#### 2.2. Installing and Licensing Intel FPGA IP Cores

The Intel Quartus Prime software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

#### Figure 3. IP Core Installation Path

#### intelFPGA(\_pro)

🔁 quartus - Contains the Intel Quartus Prime software

**ip** - Contains the Intel FPGA IP library and third-party IP cores

altera - Contains the Intel FPGA IP library source code

</p





#### Table 11. IP Core Installation Locations

Location	Software	Platform
<pre><drive>:\intelFPGA_pro\quartus\ip\altera</drive></pre>	Intel Quartus Prime Pro Edition	Windows*
<drive>:\intelFPGA\quartus\ip\altera</drive>	Intel Quartus Prime Standard Edition	Windows
<home directory="">:/intelFPGA_pro/quartus/ip/altera</home>	Intel Quartus Prime Pro Edition	Linux*
<home directory="">:/intelFPGA/quartus/ip/altera</home>	Intel Quartus Prime Standard Edition	Linux

*Note:* The Intel Quartus Prime software does not support spaces in the installation path.

# **2.3. Specifying the IP Core Parameters and Options (Intel Quartus Prime Pro Edition)**

Quickly configure Intel FPGA IP cores in the Intel Quartus Prime parameter editor. Double-click any component in the IP Catalog to launch the parameter editor. The parameter editor allows you to define a custom variation of the IP core. The parameter editor generates the IP variation synthesis and optional simulation files, and adds the .ip file representing the variation to your project automatically.

Follow these steps to locate, instantiate, and customize an IP core in the parameter editor:

- 1. Create or open an Intel Quartus Prime project ( .  ${\tt qpf}$  ) to contain the instantiated IP variation.
- In the IP Catalog (Tools ➤ IP Catalog), locate and double-click the name of the IP core to customize. To locate a specific component, type some or all of the component's name in the IP Catalog search box. The New IP Variation window appears.
- 3. Specify a top-level name for your custom IP variation. Do not include spaces in IP variation names or paths. The parameter editor saves the IP variation settings in a file named <your\_ip>.ip. Click **OK**. The parameter editor appears.

# intel.

#### Figure 4. IP Parameter Editor (Intel Quartus Prime Pro Edition)

🤨 Parameters 🛛 🕅				Deta 🛛	블 в 🖾	
System: iop Path: iopII_0				Show si	ianela	
IOPLL Intel FPGA IP altera_iopII		<u>D</u> etails		SHOW SI	iopII_C	)
PLL Settings Cascading	Dynamic Reconfi	guration Advanced		reset. rst	reset expo	locked
Device Family:	Charles A.O.			[ refclk	reset expo	outclk0
	Stratix 10			refclk	cik c	outclk_0
Component:	1SG280LN3F43E1	/G			נוג נ	ĸ
Speed Grade:			=			altera_iopII
▼ General						
Reference Clock Frequency.	100.0	MHz				
🔲 My reference clock frequ	uency might change					
Enable locked output po	irt					
Enable physical output c	lock parameters					
Compensation						
Compensation Mode:	direct	-				
Direct mode is suitable for	most applications. It	t provides the best jit	t			
Output Clocks						
Number Of Clocks:	1 🗸		•			

- 4. Set the parameter values in the parameter editor and view the block diagram for the component. The **Parameterization Messages** tab at the bottom displays any errors in IP parameters:
  - Optionally, select preset parameter values if provided for your IP core. Presets specify initial parameter values for specific applications.
  - Specify parameters defining the IP core functionality, port configurations, and device-specific features.
  - Specify options for processing the IP core files in other EDA tools.

*Note:* Refer to your IP core user guide for information about specific IP core parameters.

- 5. Click Generate HDL. The Generation dialog box appears.
- 6. Specify output file generation options, and then click **Generate**. The synthesis and simulation files generate according to your specifications.
- 7. To generate a simulation testbench, click **Generate ➤ Generate Testbench System**. Specify testbench generation options, and then click **Generate**.
- To generate an HDL instantiation template that you can copy and paste into your text editor, click Generate ➤ Show Instantiation Template.
- Click Finish. Click Yes if prompted to add files representing the IP variation to your project.
- 10. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports.





*Note:* Some IP cores generate different HDL implementations according to the IP core parameters. The underlying RTL of these IP cores contains a unique hash code that prevents module name collisions between different variations of the IP core. This unique code remains consistent, given the same IP settings and software version during IP generation. This unique code can change if you edit the IP core's parameters or upgrade the IP core version. To avoid dependency on these unique codes in your simulation environment, refer to *Generating a Combined Simulator Setup Script*.

#### **Related Information**


- Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide
- Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide
- Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide
- Intel FPGAs and Programmable Devices Release Notes

### 2.4. IP Core Generation Output (Intel Quartus Prime Pro Edition)

The Intel Quartus Prime software generates the following output file structure for individual IP cores that are not part of a Platform Designer system.







\* If supported and enabled for your IP core variation.

#### Table 12. Output Files of Intel FPGA IP Generation

File Name	Description
<your_ip>.ip</your_ip>	Top-level IP variation file that contains the parameterization of an IP core in your project. If the IP variation is part of a Platform Designer system, the parameter editor also generates a .qsys file.
<your_ip>.cmp</your_ip>	The VHDL Component Declaration (.cmp) file is a text file that contains local generic and port definitions that you use in VHDL design files.
<your_ip>_generation.rpt</your_ip>	IP or Platform Designer generation log file. Displays a summary of the messages during IP generation.
	continued



# intel.

File Name	Description
<pre><your_ip>.qgsimc (Platform Designer systems only)</your_ip></pre>	Simulation caching file that compares the $.q_{\rm SYS}$ and $.i_{\rm P}$ files with the current parameterization of the Platform Designer system and IP core. This comparison determines if Platform Designer can skip regeneration of the HDL.
<your_ip>.ggsynth (Platform Designer systems only)</your_ip>	Synthesis caching file that compares the $.qsys$ and $.ip$ files with the current parameterization of the Platform Designer system and IP core. This comparison determines if Platform Designer can skip regeneration of the HDL.
<your_ip>.qip</your_ip>	Contains all information to integrate and compile the IP component.
<your_ip>.csv</your_ip>	Contains information about the upgrade status of the IP component.
<your_ip>.bsf</your_ip>	A symbol representation of the IP variation for use in Block Diagram Files (.bdf).
<your_ip>.spd</your_ip>	Input file that ip-make-simscript requires to generate simulation scripts. The .spd file contains a list of files you generate for simulation, along with information about memories that you initialize.
<your_ip>.ppf</your_ip>	The Pin Planner File ( $.{\tt ppf}$ ) stores the port and node assignments for IP components you create for use with the Pin Planner.
<your_ip>_bb.v</your_ip>	Use the Verilog blackbox $(\_bb.v)$ file as an empty module declaration for use as a blackbox.
<your_ip>_inst.v or _inst.vhd</your_ip>	HDL example instantiation template. Copy and paste the contents of this file into your HDL file to instantiate the IP variation.
<your_ip>.regmap</your_ip>	If the IP contains register information, the Intel Quartus Prime software generates the .regmap file. The .regmap file describes the register map information of master and slave interfaces. This file complements the .sopcinfo file by providing more detailed register information about the system. This file enables register display views and user customizable statistics in System Console.
<your_ip>.svd</your_ip>	Allows HPS System Debug tools to view the register maps of peripherals that connect to HPS within a Platform Designer system. During synthesis, the Intel Quartus Prime software stores the .svd files for slave interface visible to the System Console masters in the .sof file in the debug session. System Console reads this section, which Platform Designer queries for register map information. For system slaves, Platform Designer accesses the registers by name.
<your_ip>.v <your_ip>.vhd</your_ip></your_ip>	HDL files that instantiate each submodule or child IP core for synthesis or simulation.
mentor/	Contains a msim_setup.tcl script to set up and run a simulation with a supported Siemens EDA simulator, such as the ModelSim simulator.
aldec/	Contains a Riviera-PRO* script rivierapro_setup.tcl to setup and run a simulation.
/synopsys/vcs	Contains a shell script $vcs\_setup.sh$ to set up and run a VCS* simulation.
/synopsys/vcsmx	Contains a shell script vcsmx_setup.sh and synopsys_sim.setup file to set up and run a VCS MX simulation.
/cadence	Contains a shell script $\tt ncsim\_setup.sh$ and other setup files to set up and run an NCSim simulation.
/xcelium	Contains an Xcelium* Parallel simulator shell script xcelium_setup.sh and other setup files to set up and run a simulation.
/submodules	Contains HDL files for the IP core submodule.
<ip submodule="">/</ip>	Platform Designer generates /synth and /sim sub-directories for each IP submodule directory that Platform Designer generates.






#### 2.5. Files Generated for Intel IP Cores (Legacy Parameter Editor)

The Intel Quartus Prime generates the following output for IP cores that use the legacy MegaWizard parameter editor.

#### Figure 6. IP Core Generated Files



Notes:

- 1. If supported and enabled for your IP variation
- 2. If functional simulation models are generated
  - 3. Ignore this directory

### 2.6. Simulating Intel FPGA IP Cores

The Intel Quartus Prime software supports IP core RTL simulation in specific EDA simulators. IP generation optionally creates simulation files, including the functional simulation model, any testbench (or example design), and vendor-specific simulator setup scripts for each IP core. You can use the functional simulation model and any testbench or example design for simulation. IP generation output may also include scripts to compile and run any testbench. The scripts list all models or libraries you require to simulate your IP core.

The Intel Quartus Prime software provides integration with many simulators and supports multiple simulation flows, including your own scripted and custom simulation flows. Whichever flow you choose, IP core simulation involves the following steps:

- 1. Generate IP HDL, testbench (or example design), and simulator setup script files.
- 2. Set up your simulator environment and any simulation scripts.
- 3. Compile simulation model libraries.
- 4. Run your simulator.



# intel

### **2.7. Creating a Signal Tap Debug File to Match Your Design** Hierarchy

For Intel Arria 10 and Intel Cyclone 10 GX devices, the Intel Quartus Prime software generates two files, build\_stp.tcl and <ip\_core\_name>.xml. You can use these files to generate a Signal Tap file with probe points matching your design hierarchy.

The Intel Quartus Prime software stores these files in the <IP core directory>/ synth/debug/stp/ directory.

Synthesize your design using the Intel Quartus Prime software.

- 1. To open the Tcl console, click **View > Utility Windows > Tcl Console**.
- 2. Type the following command in the Tcl console: source <IP core directory>/synth/debug/stp/build\_stp.tcl
- 3. To generate the STP file, type the following command: main -stp\_file <output stp file name>.stp -xml\_file <input xml\_file name>.xml -mode build
- To add this Signal Tap file (.stp) to your project, select Project ➤ Add/Remove Files in Project. Then, compile your design.
- 5. To program the FPGA, click **Tools ➤ Programmer**.
- 6. To start the Signal Tap Logic Analyzer, click **Quartus Prime ➤ Tools ➤ Signal Tap Logic Analyzer**.

The software generation script may not assign the Signal Tap acquisition clock in <*output stp file name*>.stp. Consequently, the Intel Quartus Prime software automatically creates a clock pin called auto\_stp\_external\_clock. You may need to manually substitute the appropriate clock signal as the Signal Tap sampling clock for each STP instance.

- 7. Recompile your design.
- 8. To observe the state of your IP core, click **Run Analysis**.

You may see signals or Signal Tap instances that are red, indicating they are not available in your design. In most cases, you can safely ignore these signals and instances. They are present because software generates wider buses and some instances that your design does not include.

# **2.8.** Parameter Settings for the LL Ethernet 10G MAC Intel FPGA IP Core

You customize the Intel FPGA IP core by specifying the parameters on the parameter editor in the Intel Quartus Prime software. The parameter editor enables only the parameters that are applicable to the selected speed.

#### Table 13. LL Ethernet 10G MAC Intel FPGA IP Core Parameters

Parameter	Value	Description
Speed	10G, 1G/10G, 10M/100M/1G/ 10G, 1G/2.5G, 1G/2.5G/10G, 10M/100M/1G/2.5G/5G/10G	Select the desired speed. By default, <b>10G</b> is selected.
		continued



Parameter	Value	Description
	(USXGMII), 10M/100M/1G/ 2.5G, 10M/100M/1G/ 2.5G/10G	
Datapath options	TX only, RX only, TX & RX	<ul> <li>Select the MAC variation to instantiate.</li> <li>TX only—instantiates MAC TX.</li> <li>RX only—instantiates MAC RX.</li> <li>TX &amp; RX—instantiates both MAC TX and RX.</li> </ul>
Enable ECC on memory blocks	On, Off	Turn on this option to enable error detection and correction on memory blocks. This option is available to designs that target Intel Stratix 10, Stratix V, Arria V GZ, Intel Arria 10, and Intel Cyclone 10 GX devices only. When the IP core is generated with both the <b>Enable time stamping</b> and <b>Enable ECC on memory</b> <b>blocks</b> options enabled, all the memory blocks in the IP core are ECC protected except for the memory block related to the IEEE 1588v2 feature.
Enable preamble pass-through mode	On, Off	Turn on this option to enable preamble pass-through mode. You must also set the tx_preamble_control, rx_preamble_control, and rx_custom_preamble_forward registers to 1. When enabled, the IP core allows custom preamble in data frames on the transmit and receive datapaths. This option is available only for <b>10G</b> .
Enable priority-based flow control (PFC)	On, Off	Turn on this option to enable PFC. You must also set the tx_pfc_priority_enable[n]bit to 1 and specify the number of priority queues in the <b>Number</b> of PFC queues field. This option is available only for <b>10G</b> .
Number of PFC queues	2—8	Specify the number of PFC queues. This option is only enabled if you turn <b>Enable priority-based</b> flow control (PFC).
Enable unidirectional feature	On, Off	Turn on this option to enable unidirectional feature as specified in the IEEE802.3 specification (Clause 66). This feature is only supported in 10Gbps speed mode.
Enable 10GBASE-R register mode	On, Off	<ul> <li>Turn on this option to enable 10GBASE-R register mode on the TX and RX datapaths to further reduce the round-trip latency between the MAC and the native PHY. In this mode, the MAC datapaths must run at 322.265625 MHz.</li> <li>This option is available only for <b>10G TX &amp; RX</b> variation. It is not available with the following features: <ul> <li>preamble passthrough,</li> <li>priority-based flow control,</li> <li>unidirectional,</li> <li>timestamping, and</li> <li>64-bit compatibility options on XGMII and Avalon streaming interface.</li> </ul> </li> </ul>
Enable supplementary address	On, Off	Turn on this option to enable supplementary addresses. You must also set the EN_SUPP0/1/2/3 bits in the rx_frame_control register to 1.
Enable statistics collection	On, Off	Turn on this option to collect statistics on the TX and RX datapaths.
		continued



Parameter	Value	Description	
Statistics counters	Memory-based, Register- based	<ul> <li>Specify the implementation of the statistics counters. When you turn on Statistics collection, the default implementation of the counters is Memory-based.</li> <li>Memory-based—selecting this option frees up logic elements. The MAC IP core does not clear memory-based counters after they are read.</li> <li>Register-based—selecting this option frees up the memory. The MAC IP core clears register-based statistic counters after the counters are read.</li> </ul>	
		Memory-based statistics counters may not be accurate when the MAC IP core receives or transmits back-to-back undersized frames. On the TX datapath, you can enable padding to avoid this situation. Undersized frames are frames with less than 64 bytes.	
TX and RX datapath Reset/ Default to Enable	On, Off	Turn off this option to disable TX and RX datapath during startup or CSR reset.	
		Note: This option is only available from Intel Quartus Prime Pro Edition version 18.0 onwards.	
Enable time stamping	On, Off	Turn on this option to enable time stamping on the TX and RX datapaths. This option is not available in 1G/2.5G/10G (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/2.5G, and 10M/ 100M/1G/2.5G/10G configurations.	
Enable PTP one-step clock support	On, Off	Turn on this option to enable 1-step time stamping. This option is enabled only when you turn on time stamping. This option is not available in 1G/ 2.5G/10G (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/2.5G, and 10M/ 100M/1G/2.5G/10G configurations.	
Enable asymmetry support	On, Off	Turn on this option to enable asymmetry support on TX datapath. This option is enabled only when you turn on time stamping and PTP one-step clock support. This option is not available in 1G/2.5G/10G (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/ 100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.	
Enable peer-to-peer	On, Off	Turn on this option to enable peer-to-peer support on TX datapath. This option is enabled only when you turn on time stamping and PTP one-step clock support. This option is not available in 1G/2.5G/10G (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/ 2.5G/5G/10G (USXGMII) (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/16/2.5G, and 10M/100M/1G/2.5G/10G configurations.	
		<i>Note:</i> This option is only available from Intel Quartus Prime Pro Edition version 17.0 onwards.	
Timestamp fingerprint width	1-32	Specify the width of the timestamp fingerprint in bits on the TX path. The default value is 4 bits. This option is not available in 1G/2.5G/10G (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/ 100M/1G/2.5G/5G/10G (USXGMII) (Intel Arria 10	
		continued	

Parameter	Value	Description
		and Intel Cyclone 10 GX devices only), 10M/ 100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.
Time of Day Format	Enable 96b Time of Day Format only, Enable 64b Time of Day Format only, Enable both 96b and 64b Time of Day Format	Specify the time of day format. This option is not available in 1G/2.5G/10G (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/ 2.5G/5G/10G (USXGMII) (Intel Arria 10 and Intel Cyclone 10 GX devices only), 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.
Use legacy Ethernet 10G MAC XGMII Interface	On, Off	Turn on this option to maintain compatibility with the 64-bit Ethernet 10G MAC on the XGMII. This option is not available in 1G/2.5G, 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations.
Use legacy Ethernet 10G MAC Avalon memory-mapped interface	On, Off	Turn on this option to maintain compatibility with the 64-bit Ethernet 10G MAC on the Avalon memory- mapped interface. This option is not available in 1G/ 2.5G and 10M/100M/1G/2.5G configurations.
Use legacy Ethernet 10G MAC Avalon streaming interface	On, Off	Turn on this option to maintain compatibility with the 64-bit Ethernet 10G MAC on the Avalon streaming interface. This option is not available in 1G/2.5G and $10M/100M/1G/2.5G$ configurations.

### **2.9. Upgrading the Low Latency Ethernet 10G MAC Intel FPGA IP** Core

The Intel Quartus Prime software alerts you when your IP core is not upgraded to the current version. Click **Project > Upgrade IP Components** to identify and upgrade the IP cores. To successfully upgrade the IP core, you must ensure that the file structure of your project that was generated by an older version of the software is preserved. Failure to upgrade IP cores can result in a mismatch between the IP core variation and the current supporting libraries.

Intel verifies that the current version of the Intel Quartus Prime software compiles the previous version of each IP core. The *Low Latency Ethernet 10G MAC Intel FPGA IP Release Notes* reports any verification exceptions. Intel does not verify the compilation of IP cores older than the previous release.

#### Figure 7. Upgrading IP Components in Project Navigator

Project Navigator ×					
₹ -	< <search>&gt;</search>				
	Entity	IP Component Name	e Version		
	E PLL	Altera PLL	12.1	PLL.qip	
	PLL_0002	altera_pll	12.1	PLL.qip	
	mult	altera_pli	17.1	DLL_ain	
۲	mult LPM_MULT		Upgrade IP Co	omponent	
			Locate	•	
			Edit in Para	meter Editor	
4		(	Properties	•	
A 1	Hierarchy 📄 F	iles 🛛 🧬 Design Units	IP Compone	nts 🔂 Revisions	

#### **Related Information**

Intel FPGAs and Programmable Devices Release Notes





# **2.10.** Design Considerations for the Low Latency Ethernet 10G MAC Intel FPGA IP Core

#### 2.10.1. Migrating from Legacy Ethernet 10G MAC to LL Ethernet 10G MAC

Intel recommends that you opt for the following migration paths. These migration paths allow you to take advantage of the benefits of LL Ethernet 10G MAC—low resource count and low latency.

#### 2.10.1.1. Migration—32-bit Datapath on Avalon Streaming Interface

Follow these steps to implement 32-bit datapath on the Avalon streaming and Avalon memory-mapped interfaces.

- Instantiate the LL Ethernet 10G MAC Intel FPGA IP core in your design. If you are using a PHY with 64-bit SDR XGMII interface, turn on the Use legacy Ethernet 10G MAC XGMII Interface option.
- 2. Modify your user logic to accommodate 32-bit datapaths on Avalon streaming TX and RX data interfaces.
- 3. Ensure that tx\_312\_5\_clk and rx\_312\_5\_clk are connected to 312.5 MHz clock sources. Intel recommends that you use the same clock source for these clock signals.
- Update the register offsets to the offsets of the LL Ethernet 10G MAC Intel FPGA IP core. The configuration registers of the LL Ethernet 10G MAC Intel FPGA IP core allow access to new features such as error correction and detection on memory blocks.
- 5. If you turn on the **Use legacy Ethernet 10G MAC XGMII Interface** option, add a 156.25 MHz clock source for tx\_156\_25\_clk and rx\_156\_25\_clk. This 156.25 MHz clock source must be rise-to-rise synchronous to the 312.5 MHz clock source.
- 6. Ensure that csr\_clk is within 125 MHz to 156.25 MHz. Otherwise, some statistic counters may not be accurate.

#### 2.10.1.2. Migration—Maintains 64-bit on Avalon Streaming Interface

Follow these steps to implement 32-bit to 64-bit adapters on the Avalon streaming interface and XGMII, and uses the same register offsets to maintain backward compatibility with the legacy 10-Gbps Ethernet (10GbE) MAC IP core.





- 1. Instantiate the LL Ethernet 10G MAC Intel FPGA IP core in your design. To maintain compatibility on the interfaces, turn on the Use legacy Ethernet 10G MAC XGMII Interface, Use legacy Ethernet 10G MAC Avalon memory-mapped interface, and Use legacy Ethernet 10G MAC Avalon streaming interface options.
- Ensure that tx\_312\_5\_clk and rx\_312\_5\_clk are connected to 312.5 MHz clock sources. Intel recommends that you use the same clock source for these clock signals.
- 3. Add a 156.25 MHz clock source for tx\_156\_25\_clk and rx\_156\_25\_clk. This 156.25 MHz clock source must be rise-to-rise synchronous to the 312.5 MHz clock source.
- 4. Ensure that csr\_clk is within 125 MHz to 156.25 MHz. Otherwise, some statistic counters may not be accurate.

#### **Related Information**

Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines

#### **2.10.2. Timing Constraints**

Intel provides timing constraint files (.sdc) to ensure that the IP core meets the design timing requirements in Intel FPGA devices. The files constraint the false paths and multicycle paths in the IP core. The timing constraints files are specified in the <*variation\_name>*.gip file and is automatically included in the Intel Quartus Prime project files.

The timing constraints files are in the IP directory. You can edit these files as necessary. They are for clock crossing logic and grouped as below:

- Pseudo-static CSR fields
- Clock crosser
- Dual clock FIFO
- Note: For the IP core to work correctly, there must be no other timing constraints files cutting or overriding the paths, for example, set\_false\_path, set\_clock\_groups, at the project level.
- *Note:* If you enable IEEE 1588v2 in 10G speed, Intel recommends that you add the following constraint in the Intel Quartus Prime Settings File (.gsf):

```
set_instance_assignment -name GLOBAL_SIGNAL OFF -to
"*|alt_em10g32:alt_em10g32_0|alt_em10g32_clk_rst:clk_rst_inst|
alt_em10g32_rst_cnt:tx_reset_count_inst|rst_n_out"
```

#### 2.10.2.1. Pseudo-Static CSR Fields

Most of the configuration registers in the MAC IP core must not be programmed when the MAC is in operation. As such, they are not synchronized to reduce resource usage. These registers are all in the set\_false\_path constraint.

#### 2.10.2.2. Clock Crosser

Clock crossers perform multi-bit signals crossing from one clock domain to another.





The working principle of the clock crosser is to let the crossed-over data stabilize first before indicating that the data is valid in the latched clock domain. Using such structure, the data bits must not skew for more than one latched clock period. The timing constraint file applies a common timing check over all the clock crossers irrespective of their latched clock domain. This is over-pessimistic for signals crossing into the CSR clock, but there are no side-effects, like significant run-time impact and false violations, during the internal testing. If your design runs into clock crosser timing violation paths within the IP and the latched clock domain is csr\_clk, you can dismiss the violation manually or by editing the .sdc file if the violation is less than one csr\_clk period.

The timing constraint file uses the set\_net\_delay to constraint the fitter placement and set\_max\_skew to perform timing check on the paths. For a project with very high device utilization, Intel recommends that you implement addition steps like floor planning or Logic Lock to aid the place-and-route process. The additional steps can give a more consistent timing closure along these paths instead of only relying on the set\_net\_delay.

A caveat of using set\_max\_skew is that it does not analyze whether the insertion delay of the path in concern exceeds a limit. In other words, a path could meet skew requirement but have longer than expected insertion delay. If this is not checked, it may cause functional failure in certain latency-sensitive paths. Therefore, a custom script (alt\_em10g32\_clock\_crosser\_timing\_info.tcl) is available for you to check that the round-trip clock crosser delay is within expectation. To use this script, manually add it to the user flow and run it. To ensure that the IP core operates correctly, the results must be positive (no error).

#### 2.10.2.3. Dual Clock FIFO

The bit skew of the dual clock FIFO gray-coded pointers must be within one 312.5 MHz clock period.

The timing constraint file uses the set\_net\_delay to constraint the fitter placement and set\_max\_skew to perform timing check on the paths. For a project with very high device utilization, Intel recommends that you implement addition steps like floor planning or Logic Lock to aid the place-and-route process. The additional steps can give a more consistent timing closure along these paths instead of only relying on the set\_net\_delay.

#### **2.10.3. Jitter on PLL Clocks**

To minimize jitter, the advanced transmit (ATX) PLL and the fractional PLL (fPLL) can source the input reference clock directly from the reference clock buffer without passing through the reference clock network. You must ensure that a location constraint is added to your design to achieve a correct placement on the device.





## **3. LL Ethernet 10G MAC Intel FPGA IP Design Examples**

Intel offers design examples that you can simulate, compile, and test in hardware.

The implementation of the LL Ethernet 10G MAC Intel FPGA IP core on hardware requires additional components specific to the targeted device.

# **3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices**

The LL Ethernet 10G MAC Intel FPGA IP core offers design examples that you can generate through the IP catalog in the Intel Quartus Prime Pro Edition software.

For detailed information about the LL Ethernet 10G MAC Intel FPGA IP design examples, refer to *Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide*.

#### **Related Information**

Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide

# **3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices**

The LL Ethernet 10G MAC Intel FPGA IP core offers design examples that you can generate through the IP catalog in the Intel Quartus Prime software.

For detailed information about the LL Ethernet 10G MAC Intel FPGA IP design examples, refer to *Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide*.

#### **Related Information**

Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide

# **3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices**

The LL Ethernet 10G MAC Intel FPGA IP core offers design examples that you can generate through the IP catalog in the Intel Quartus Prime Pro Edition software.

For detailed information about the LL Ethernet 10G MAC Intel FPGA IP design examples, refer to *Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide*.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



#### **Related Information**

Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide






## **4. Functional Description**

The Low Latency (LL) Ethernet 10G MAC Intel FPGA IP core handles the flow of data between a client and an Ethernet network through an Ethernet PHY. On the transmit path, the MAC IP core accepts client frames and constructs Ethernet frames by inserting various control fields, such as checksums before forwarding them to the PHY. Similarly, on the receive path, the MAC accepts Ethernet frames via a PHY, performs checks, and removes the relevant fields before forwarding the frames to the client. You can configure the MAC IP core to collect statistics on both transmit and receive paths.

### **4.1. Architecture**

The Low Latency Ethernet 10G MAC Intel FPGA IP core is a composition of the following blocks: MAC receiver (MAC RX), MAC transmitter (MAC TX), configuration and status registers, and clock and reset.



#### Figure 8. LL Ethernet 10G MAC Block Diagram

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.

# intel

## 4.2. Interfaces

#### Table 14. Interfaces


Interfaces	Description		
Avalon streaming interface	The client-side interface of the MAC employs the Avalon streaming protocol, which is a synchronous point-to-point, unidirectional interface that connects the producer of a data stream (source) to a consumer of the data (sink). The key properties of this interface include:		
	• Frame transfers marked by startofpacket and endofpacket signals.		
	• Signals from source to sink are qualified by the valid signal.		
	• Errors marking a current packet are aligned with the end-of-packet cycle.		
	• Use of the ready signal by the sink to backpressure the source.		
	In the MAC IP core, the Avalon streaming interface acts as a sink in the TX datapath and source in the RX datapath. This interface supports packets, backpressure, and error detection. It operates at either 312.5 MHz or 156.25 MHz depending on the operating mode. The ready latency on this interface is 0.		
Avalon memory-mapped Control and Status Register Interface	The Avalon memory-mapped control and status register interface is an Avalon memory-mapped slave port. This interface uses word addressing which provides access to the configuration and status registers, and statistics counters.		
XGMII	In 10G mode, the network-side interface of the MAC IP core implements the XGMII protocol. Depending on the configuration, the XGMII consists of 32- or 64-bit data bus and 4- or 8-bit control bus operating at 312.5 MHz. This interface operates at 322.265625 MHz if the 10GBASE-R register mode is enabled. The data bus carries the MAC frame with the most significant byte occupying the least significant lane.		
GMII	In 1G/10G and 10M/100M/1G/10G operating modes, the network-side interface of the MAC IP core implements 8 bits wide GMII protocol when the MAC operates at 1 Gbps. This 8-bit interface supports gigabit operations at 125 MHz.		
	In 1G/2.5G operating mode, the network-side interface of the MAC IP core implements 16 bits wide GMII protocol. This 16-bit interface supports 2.5G operations at 156.25 MHz and 1G operations at 62.5 MHz.		
	For 10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, the 10M/100M operating mode uses 16 bits wide GMII protocol with TX /RX clock enabled to downsample the data rate /10 and /100. No MII interfaces are available.		
MII	In 10M or 100M mode, the network-side interface of the MAC IP core implements the MII protocol. This 4-bit MII supports 10-Mbps and 100-Mbps operations at 125 MHz, with a clock enable signal that divides the clock to effective rates of 2.5 MHz for 10 Mbps and 25 MHz for 100 Mbps.		





#### Figure 9. Interface Signals

The inclusion and width of some signals depend on the operating mode and features selected.



#### **Related Information**

Interface Signals on page 97 Describes each signal in detail.

#### 4.3. Frame Types

The MAC IP core supports the following frame types:

- Basic Ethernet frames, including jumbo frames.
- VLAN and stacked VLAN frames.
- Control frames, which include pause and PFC frames.
- Control frames, which include pause frames.


#### 4.4. TX Datapath

The MAC TX receives the client payload data with the destination and source addresses, and appends various control fields depending on the MAC configuration.





#### Figure 10. Typical Client Frame at TX Interface



#### 4.4.1. Padding Bytes Insertion

By default, the MAC TX inserts padding bytes (0x00) into TX frames to meet the following minimum payload length:

- 46 bytes for basic frames
- 42 bytes for VLAN tagged frames
- 38 bytes for stacked VLAN tagged frames

Ensure that CRC-32 insertion is enabled when padding bytes insertion is enabled.

You can disable padding bytes insertion by setting the tx\_pad\_control register to 0. When disabled, the MAC IP core forwards the frames to the PHY-side interface without padding. Ensure that the minimum payload length is met; otherwise the current frame may get corrupted. You can check for undersized frames by referring to the statistics collected.

#### 4.4.2. Address Insertion

By default, the MAC TX retains the source address received from the client. You can configure the MAC TX to replace the source address with the primary MAC address specified in the tx\_addrins\_macaddr0 and tx\_addrins\_macaddr1 registers by setting the bit tx\_src\_addr\_override[0] to 1.

#### 4.4.3. CRC-32 Insertion

By default, the MAC TX computes and inserts CRC-32 checksum into TX frames. The MAC TX computes the CRC-32 checksum over frame bytes that include the source address, destination address, length, data, and padding bytes. The computation excludes the preamble and SFD bytes. The MAC TX then inserts the CRC-32 checksum into the TX frame. Bit 31<sup>st</sup> of the checksum occupies the least significant bit of the first byte in the CRC field.

You can disable this function by setting the tx\_crc\_control[1] register bit to 0.

The following figure shows the timing diagram on the Avalon streaming data interfaces where CRC insertion is enabled on transmit and CRC removal is disabled on receive. The frame from the client is without CRC-32 checksum. The MAC TX inserts the CRC-32 checksum (4EB00AF4) into the frame. The frame is then looped back to the RX datapath with the CRC-32 checksum.



-	
tx_312_5_clk	
avalon_st_tx_ready	
avalon_st_tx_valid	
avalon_st_tx_startofpacket	
avalon_st_tx_endofpacket	
avalon_st_tx_data[31:0]	
	0
avalon_st_tx_error	
rx_312_5_clk	
avalon_st_rx_ready	
avalon_st_rx_valid	
avalon_st_rx_startofpacket	
avalon_st_rx_endofpacket	
avalon_st_rx_data[31:0]	
avalon_st_rx_empty[1:0]	0
avalon_st_rx_error[5:0]	

#### Figure 11. Avalon Streaming TX and RX Interfaces with CRC Insertion Enabled

The following figure shows the timing diagram on the Avalon streaming data interfaces where CRC insertion is disabled on transmit and CRC removal is disabled on receive. The MAC TX receives the frame from the client with a CRC-32 checksum (4EB00AF4). The frame with the same CRC-32 checksum is then looped back to the RX datapath.





tx_312_5_clk	
avalon_st_tx_ready	
avalon_st_tx_valid	
avalon_st_tx_startofpacket	
avalon_st_tx_endofpacket	
avalon_st_tx_data[31:0]	)///////////
avalon_st_tx_empty[1:0]	0
avalon_st_tx_error	
rx_312_5_clk	
avalon_st_rx_ready	
avalon_st_rx_valid	
avalon_st_rx_startofpacket	
avalon_st_rx_endofpacket	
avalon_st_rx_data[31:0]	( (
avalon_st_rx_empty[1:0]	0
avalon_st_rx_error[5:0]	

#### Figure 12. Avalon Streaming TX and RX Interface with CRC Insertion Disabled

#### 4.4.4. XGMII Encapsulation

By default, the MAC TX inserts 7-byte preamble, 1-byte SFD and 1-byte EFD (0xFD) into frames received from the client.

The MAC TX also supports custom preamble in 10G operations. To use custom preamble, set the tx\_preamble\_control register to 1. Behavior of the MAC TX in custom preamble mode:

- The MAC TX accepts the first eight bytes in the frame from the client as custom preamble.
- The MAC TX inserts 1-byte EFD (0xFD) into the frame.
- The MAC TX replaces the first byte of the preamble with 1-byte START (0xFB).
- The MAC TX converts the eighth byte of the preamble to a 1-byte SFD (0xD5).

An underflow could occur on the Avalon streaming TX interface. An underflow occurs when the avalon\_st\_tx\_valid signal is deasserted in the middle of frame transmission. When this happens, the 10GbE MAC TX inserts an error character |E| into the frame and forwards the frame to the XGMII.



#### 4.4.5. Inter-Packet Gap Generation and Insertion

The MAC TX maintains an average IPG between TX frames as required by the IEEE 802.3 Ethernet standard. The average IPG is maintained at 96 bit times (12 byte times) using the deficit idle count (DIC). The MAC TX inserts or deletes idle bytes depending on the value of the DIC; the DIC must be between 9 to 15 bytes. Averaging the IPG ensures that the MAC utilizes the maximum available bandwidth.

For 10M/100M/1G/2.5G operations, however, the MAC TX maintains a minimum IPG of 12 bytes time.

#### 4.4.6. XGMII Transmission


On the XGMII, the MAC TX performs the following:

- Aligns the first byte of the frame to lane 0 of the interface.
- Performs endian conversion. Transmit frames received from the client on the Avalon streaming interface are big endian. Frames transmitted on the XGMII are little endian; the MAC TX therefore transmits frames on this interface from the least significant byte.

The following figure shows the timing on the Avalon streaming TX data interface and XGMII. The least significant byte of the value in D5 is transmitted first on the XGMII.



#### Figure 13. Endian Conversion



#### 4.4.7. Unidirectional Feature

The MAC TX implements the unidirectional feature as specified by clause 66 in the IEEE802.3 specification. This is an optional feature supported only in 10G operations. When you enable this feature, two output ports—unidirectional\_en, unidirectional\_remote\_fault\_dis— and two register fields—UniDir\_En (Bit 0), UniDirRmtFault\_Dis (Bit 1)— are accessible to control the TX XGMII interface.

Table 15.	Register	<b>Field and</b>	<b>Link Status</b>
-----------	----------	------------------	--------------------

Bit 0 Register Field	Bit 1 Register Field	Link Status	TX XGMII Interface Behavior				
Don't care	Don't care	No link fault	Continue to allow normal packet transmission.				
0	Don't care	Local fault	Immediately override the current content with remote fault sequence.				
1	0	Local fault	Continue to send packet if there is one. Otherwise, override the IPG/IDLE bytes with remote fault sequence. <sup>(4)</sup>				
	continued						



Bit 0 Register Field	Bit 1 Register Field	Link Status	TX XGMII Interface Behavior
1	1	Local fault	Continue to allow normal packet transmission (similar to no link fault).
0	Don't care	Remote fault	Immediately override the current content with IDLE control characters.
1	Don't care	Remote fault	Continue to allow normal packet transmission (similar to no link fault).

#### **4.4.8. TX Timing Diagrams**

#### Figure 14. Normal Frame

The following diagram shows the transmission of a normal frame.

tx_312_5_clk	mmm	mm			
avalon_st_tx_startofpacket					
avalon_st_tx_valid			L		
avalon_st_tx_ready					
avalon_st_tx_endofpacket					
avalon_st_tx_error					
avalon_st_tx_empty[1:0]		0	χ 3 χ		0
avalon_st_tx_data[31:0]	0f8e_8236 0023_4567	*5) *1(*2) *2)*5 (*b) *c (*7	(*e(*d)*5)(*3(*e)*5(*0)	((6	b_d355
xgmii_tx_data[31:0]	0707_070	7 (*b)(*5	(*0)(*9)(*1)(*0)(*c)(*e)(*b)(*	6)*1 (*0)*b)*7 (*6)*d)*d)*d)*2)	0707_0707
xgmii_tx_control[3:0]	f	(1)	(	0 (e)	f
-					
avalon_st_tx_data[31:24]	0f ( 00	89) f1)00) fc (ce )6b) 26( 01	e0 0b 87 a6 7d 4d 5d		cc
avalon_st_tx_data[23:16]	8e 23	ab) c7 (2f) 8c (3f) 9f) d9( 77	(59(71) e5 (3a)42(00)		6b
avalon_st_tx_data[15:8]	82 45	c4)e9(fb)00)62(f7)80(84	(09) c5) 21) 65 (4b) b1 (00)		d3
avalon_st_tx_data[7:0]	36 67	d5)61(d2)82(85)4b)fc(67	(9e)(9d)(45)(23)(ee)(a5)(00)		55
xgmii_tx_data[7:0]	07	(fb)(55	00 (89 (f1 )00 ( fc ) ce )6b (2	(6) (01) e0 (0b) 87 (a6) (7d) (4d) (5d) (a2)	07
xgmii_tx_data[15:8]	07	55	23 (ab )c7 (2f )8c ( 3f) 9f (d	19 (77 (59 (71 ) e5 ) 3a (42 (13 ) fd)	07
xgmii_tx_data[23:16]	07	55	(45 (c4 )e9 (fb (00 (62) f7 (8	0 84 09 c5 21 65 4b b1 8a	07
xgmii_tx_data[31:24]	07	(55 )d5	(67 /d5 )61 /d2 /82 (85 /4b ( f	ic (67)9e (8d)45 (23)ee (a5 (d0)	07

### Figure 15. Normal Frame with Preamble Passthrough Mode, Padding Bytes Insertion, and Source Address Insertion Enabled

The following diagram shows the transmission of good frames with preamble passthrough mode, padding bytes insertion, and source address insertion enabled.

tx_312_5_clk avalon_st_tx_startofpacket		uuu			JUU	Л	UU	UU	M	nn	ทาก		
avalon_st_tx_valid													
avalon_st_tx_ready													
avalon_st_tx_endofpacket													
avalon_st_tx_error													
avalon_st_tx_empty[1:0]			0					χ	3)			0	
avalon_st_tx_data[31:0]	92e6_9b29	Ofaa_4s5e	)*5) <u>*_</u> ff(*1	ъ(*4) *5(*3	8) *f(*0) *	9(*a)*	±1(*3)	*0)(*3)*	*0)			7c91_5b8d	
xgmii_tx_data[31:0]		0707	_0707		(*	b) *1)*.	_fi <b>t</b> *ff	*2) *0(	*b) *0) *e	e) *5( *5) *6	(*3) *0(*4)	(*c)(*0)(*8)(*d)	0707_0707
xgmii_tx_control[3:0]		f			(1	)				0		X	f
-													
avalon_st_tx_data[31:24]	92	Of	(d1) ff	2b(00)51	o) 60) 8e) 6		36) 13)	10)04)				7c	
avalon_st_tx_data[23:16]	e6	аа	) bf) ff		d de (4b) 4			60(a1)(				81	
avalon_st_tx_data[15:8]	9b )	4a	(83) ff (4		3) 5b) 09) b			86(a9)(				5b	
avalon_st_tx_data[7:0]	29	5e	) d5) ff) f	b) 24) f5) f3	) 2f 20 6	9(ba)2	21(53)	f0(83)(	00)			8d	
xgmii_tx_data[7:0]			07		<u>(f</u>	b)(d1)	ff	22)00(	5b)(60)(8e	65 25 36		(7c) 00(38) fd)	07
xgmii_tx_data[15:8]			07		(*	5(*5)	ff			) 4e (54) 53		00 (7a)	07
xgmii_tx_data[23:16]			07		/*	5) *5)	ff)(00)			0(bb(db(10	e8(86) a9)		07
xgmii_tx_data[31:24]			07			5] *5]	ff <u>(</u> 00)	55) f5)	f3) 2f(20	) 69 (ba) 21	53 f0 83	00 (ee)	07

<sup>&</sup>lt;sup>(4)</sup> At least a full column of IDLE (four IDLE characters) must precede the remote fault sequence.

#### Back-to-back Transmission of Normal Frames with Source Address Insertion Figure 16. **Enabled.**

The following diagram shows back-to-back transmission of normal frames with source address insertion enabled. The MAC primary address registers are set to 0x000022334455.

tx_312_5_clk avalon_st_tx_startofpacket avalon_st_tx_valid avalon_st_tx_ready avalon_st_tx_endofpacket avalon_st_tx_error				
avalon_st_tx_empty[1:0]		0 (3	з Ү	0
avalon_st_tx_data[31:0]	8190 a0b0 (*a7 (*8d) *ed (*05) *56) *f0	0) *d6) *44) *95) *f4) *38) *03( *31) *0b( *7a) *(	001*0_a0b01*d21*961*011*5d*431*cb1*e	3 b4c1 cafd (*f0)*4c) 0023 456
xqmii_tx_data[31:0]	0707_0707	) *fb) *55) *81) *c0) *22) *3d) *f5) *08( *d6) *	7e(*51(*37)*1a(*95)*a2(*9)(*96(*b9(*e	
xqmii_tx_control[3:0]	f	11	0	$\left( e \right) f \left( 1 \right) 0$
5				
avalon_st_tx_data[31:24]	81 (c0 (15 (3d (f5 )08 )d6	i /7e /51 /37 /1a /95 /a2 /31 /96 /b9 /e	3 81 CO d6 88 00 7b 31 0e	b4 49 25 00
avalon_st_tx_data[23:16]	90 (d0 (83 (61 (1c )75 )e3	f4 7b 99 (cd bc 83 85 5a 0	0 90 d0 07 08 0a 40 9f 76	c1 (04 (8b) 23
avalon_st_tx_data[15:8]	a0 ) e7 (35 (1b (2f ) ff )5a	1 b1 fc 06 b2 a8 ca 54 0d 4f 0	0 a0 cd 39 00 1d 05 11 5	( ca ) e1 (27) 45
avalon_st_tx_data[7:0]	b0 ) a7 (8d ) ed (05 ) 56 ) f0	) d6 44 95 f4 38 ca 31 0b 7a 0	00 b0 d2 96 01 5c 43 cb e	3 fd (f0 4c) 67
xqmii_tx_data[7:0]	07	fb 55 81 c0 22 3d f5 08 d6 7	'e ( 51 ( 37 ) 1a ( 95 ) a2 ( 9f ) 96 ( b9 ( e3	be 07 fb 55 81 c0 22
xgmii_tx_data[15:8]	07	) 55 (90 (d0 (33 )61 (1c ) 75 (e3 ) f	4 7b 99 cd bc 83 85 5a c7	(fd 07 55 90 d0 33 (
xgmii_tx_data[23:16]	07	) 55 (a0 (00 (44 )1b (2f ) ff (5a ) b	1 ) fc ) 06 ) b2 ( a8 ) ca ) 54 ( 0d ) 4f ( 53	07 55 a0 00 44
xgmii_tx_data[31:24]	07	) 55 (d5 ) b0 ) 00 \ 55 )ed \ (05 ) 56 \ f0 \ d	6 (44 ( 95 ( f4 ( 38 ) 03 ( 31 ( 0b ( 7a ( 88	07 (55)d5 (b0)00)55
-				

#### Figure 17. Back-to-back Transmission of Normal Frames with Preamble Passthrough **Mode Enabled**

The following diagram shows back-to-back transmission of normal frames with preamble passthrough mode enabled.

tx_312_5_clk	
avalon_st_tx_startofpacket	
avalon_st_tx_valid	
avalon_st_tx_ready	
avalon_st_tx_endofpacket	
avalon_st_tx_error	
avalon_st_tx_empty[1:0]	
avalon_st_tx_data[31:0]	1 + + + + + + + + + + + + + + + + + + +
xgmii_tx_data[31:0]	
xgmii_tx_control[3:0]	0 (e f 1) 0 (e f 1)
avalon_st_tx_data[31:24]	େ ସେଥିଲେ <u>ଛେ )</u> ଜ୍ଞାରୀଭାକ୍ <del>ମାସେ ସେ ସ</del> େ ଅପ୍ରକାର ସେ
avalon_st_tx_data[23:16]	
avalon_st_tx_data[15:8]	18 J2 J4 J48 J2 J4 J5 (10 J2 (36 J6 J7 J6 ) 60 J43 J7 J38 07 J2 S0 J06 J2 J4 J63 J5 J (3 c J2 ) 56 J66 J69 J7 (1 J2 57 J4 J5 J5 Ja (7 J0 ) 57 J5 J2 J (1 J2 57 J4 ) 57 J2
avalon st tx data[7:0]	9980月366月3465、67、62149月3月2、001   e13月2と供給5個11月3565万746月5月64月64月8月10日3月3月3月10日9月455月6月60月40月40月40月451(冊12355月50月8月83) bid 月4(e143)
avaluli_st_tx_uata[7.0]	
xgmii_tx_data[7:0]	]@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
xgmii_tx_data[15:8]	8)99168346(c)832926(5)600000000000000000000000000000000000
xgmii_tx_data[23:16]	<u></u>
xgmii_tx_data[31:24]	ds ja



#### Figure 18. Error Condition—Underflow

The following diagrams show an underflow on the transmit datapath followed by the transmission of a normal frame.

pulse_tx_udf_errcnt								
tx_312_5_clk								
avalon_st_tx_startofpacket								
avalon_st_tx_valid								L
avalon_st_tx_ready								
avalon_st_tx_endofpacket								
avalon_st_tx_error								
avalon_st_tx_empty[1:0]		0	)			0		X
avalon_st_tx_data[31:0]	*c61)			G	990_2f08	)		
xgmii_tx_data[31:0]	*0707			0707_0707				
xgmii_tx_control[3:0]	f )( 0	X		f		)	(	0
avalon st tx data[31:24]	97 )				c9	»		
avalon_st_tx_data[23:16]	36 )	7			90	X		
avalon_st_tx_data[15:8]		fc			2f	))		
avalon_st_tx_data[7:0]	61				08	))		
xgmii_tx_data[7:0]	07			07				
xgmii_tx_data[15:8]	07			07				Ī
xgmii_tx_data[23:16]	07			07				Ī
xgmii_tx_data[31:24]	07			07				-

An underflow happens in the middle of a frame that results in a premature termination on the XGMII. The remaining data from the Avalon streaming transmit interface is still received after the underflow but the data is dropped. The transmission of the next frame is not affected by the underflow.

#### Figure 19. Error Condition–Underflow, continued

pulse_tx_udf_errcnt		1	
tx_312_5_clk		mmmm	
avalon_st_tx_startofpacket			
avalon_st_tx_valid			
avalon_st_tx_ready			
avalon_st_tx_endofpacket			
avalon_st_tx_error avalon_st_tx_empty[1:0]			
avalon_st_tx_data[31:0]	* \*4\*f \*3\*c\*1\*e\*d\*a\*c\*e\*9\*7\	c531_fcb6	b793_b875 ) *8 \*6 \*5 \*2 \*5 \*b \*7 \ *
xqmii_tx_data[31:0]	* \*1\*6 \*1\*c \*d\*9 \*e \*3 \*e \*4 \*5 \*d\*		0707 0707
xqmii_tx_control[3:0]		<u> </u>	f
xgiiii_tx_control[5.0]			
avalon_st_tx_data[31:24]	6e (74 d5 (ed 42 cc 3f 5d 76 c0 93 b6 37 )	c5 (5	b7 (de (ad (bd )b0 (71 (d6 (23 ) 5
avalon_st_tx_data[23:16]	c7 ( 2f (1b (0c (02 (37 (39 (3b (15 (31 (cd (99 (a4 (	31	93 (79 (37 (c6 )0d (36 (d5 )(d4 ) a
avalon_st_tx_data[15:8]	46 (23 )39 (c1 (d4) fc (a9) 4a )37 )8b (13 ) f0 )37 )	fc	b8 (ec )e2 (1e )6b (ca )95 (d8 ) 8
avalon_st_tx_data[7:0]	14 (84 )6f (23 (33 )a1 (5e) 8d 1a ) fc (1e) 49 (37 )	b6	75 (48 (16 (a5 )52 (d5 )2b (d7 ) 0
xgmii_tx_data[7:0]		2 <u>/ cc / 3f / 5f /76 /c0 /93 /b6 / fe /37 /b8 / fd /</u>	07
xgmii_tx_data[15:8]	72 (f7 )c1 (01 )51 )35 )6d )c1 )1e (c7 )2f )1b (0c ) 0		07
xgmii_tx_data[23:16]		4) fc (a9) 4a (37 (8b (13 (fc ) fe (37 )e3 )	07
xgmii_tx_data[31:24]	95 44 a2 61 16 05 48 c8 3f 14 84 6f 23 3	3/a1 /5e /8d /1a / fc /1e /49 / fe /37 /13 /	07



#### Figure 20. Short Frame with Padding Bytes Insertion Enabled

The following diagram shows the transmission of a short frame with no payload data. Padding bytes insertion is enabled.

tx_312_5_clk avalon_st_tx_startofpacket				
avalon_st_tx_valid				
avalon_st_tx_ready				
avalon_st_tx_endofpacket				
avalon_st_tx_error				
avalon_st_tx_empty[1:0]	0 (2)	0		
avalon_st_tx_data[31:0]	92e6_9b29 ( *c ( *f ( *2)	1626_4dfe	(*e)(*6)(*5)(*a)(*e)(*1)(*e	e)(*f)(*a)(*b)
xgmii_tx_data[31:0]	0707_0707	(*b)(*5)(*1)(*0)(*2)(*0)	0000_0000	(*e)(*6)
xgmii_tx_control[3:0]	f	(1)	0	χ
avalon_st_tx_data[31:24]	81 ) c0 ( 4f ( 00 )	16	(2f)(57)(ee)(fe)(13)(f0)(20	d) d2 ( 5c ( 9d )
avalon_st_tx_data[23:16]	90 ( d0 ( e0 ) 2e (	26	(a8)(57)(cf)(c3)(d3)(e9)(8)	7 ( 52 ( ca ) 63 (
avalon_st_tx_data[15:8]	a0 ) ae ( 66 ( a0 )	4d	(d8)(ea)(91)(b8)(b5)(b0)(9	f ) ad ) e0 ) d7 )
avalon_st_tx_data[7:0]	b0 ( ac ( 8f ( f2 (	fe	( de ( e6 ( 85 ) 3a ) 8e ( 61 ( be	e (af (0a (4b)
xgmii_tx_data[7:0]	07	(fb (55 (81 (c0 ) 22 )	00	( 9f ( fd )
xgmii_tx_data[15:8]	07	) 55 (90)(d0)(33)(2e)	00	) de (
xgmii_tx_data[23:16]	07	( 55 ( a0 ) ( 00 ) ( 44 )	00	( 6c )
xgmii_tx_data[31:24]	07	( 55 ) d5 ) b0 ) 00 ) 55 )	00	(15)

#### 4.5. RX Datapath

The MAC RX receives Ethernet frames from the XGMII and forwards the payload with relevant frame fields to the client after performing checks and filtering invalid frames. Some frame fields are optionally removed from the frame before MAC RX forwards the frame to the client.

The following figure shows the typical flow of frame through the MAC RX.

#### Figure 21. Typical Client Frame at Receive Interface

			Client Frame						
Start[7:0]	Client-Defin	ed Preamble	Destination	Source	Type/	Payload	PAD [ <s>]</s>	CRC32	
		5:0]	Addr[47:0]	Addr[47:0]	Length[15:0]	[ <p-1>:0]</p-1>		[31:0]	
(optional)				Client - MAC Rx Interface				ional)	
•								-	
MAC Frame									
	Preamble	SED[7:0]	Destination	Source	Туре/	Payload	PAD [ <s>]</s>	CRC32	EFD[7:0]
MAC Frame Start[7:0]	Preamble [47:0]	SFD[7:0]	Destination Addr[47:0]	Source Addr[47:0]	Type/ Length[15:0]	Payload [ <p-1>:0]</p-1>	PAD [ <s>]</s>	CRC32 [31:0]	EFD[7:0]

#### 4.5.1. XGMII Decapsulation

The MAC RX expects the first byte of receive packets to be in lane 0, xgmii\_rx\_data[7:0]. If the 32-bit/64-bit adapter on the XGMII is present, the first byte of receive packets must be in lane 0 or lane 4, xgmii\_rx\_data[39:32].
Receive packets must also be preceded by a column of idle bytes or an ordered set such as a local fault. Packets that do not satisfy these conditions are invalid and the MAC RX drops them.





By default, the MAC RX only accepts packets that begin with a 1-byte START, 6-byte preamble, and 1-byte SFD. Packets that do not satisfy this condition are invalid and the MAC RX drops them.

When you enable the preamble passthrough mode (rx\_preamble\_control register = 1), the MAC RX only checks packets that begin with a 1-byte START. In this mode, the MAC RX does not remove the START and custom preamble, but passes the bytes along with the frame to the client.

After examining the packet header bytes in the correct order, the MAC IP retrieves the frame data from the packet. If the frame data starting from the destination address field is less than 17 bytes, the MAC IP may or may not drop the frame. If the erroneous frame is not dropped but forwarded, an undersized error is flagged to the external logic to drop the frame. If the frame is more than 17 bytes, the MAC forwards the frame as normal and flags error whenever applicable.

#### 4.5.2. CRC Checking

The MAC RX computes the CRC-32 checksum over frame bytes received and compares the computed value against the CRC field in the receive frame. If the values do not match, the MAC RX marks the frame invalid by setting avalon\_st\_rx\_error[1] to 1 and forwards the receive frame to the client. When the CRC error indicator is asserted, the external logic is expected to drop the frame bytes.

#### 4.5.3. Address Checking

The MAC RX can accept frames with the following address types:

- Unicast address—bit 0 of the destination address is 0.
- Multicast address—bit 0 of the destination address is 1.
- Broadcast address—all 48 bits of the destination address are 1.

The MAC RX always accepts broadcast frames. By default, the MAC RX also receives all unicast and multicast frames unless configured otherwise in the EN\_ALLUCAST and EN\_ALLMCAST bits of the rx\_frame\_control register.

When the EN\_ALLUCAST bit is set to 0, the MAC RX filters unicast frames received. The MAC RX accepts only unicast frames with a destination address that matches the primary MAC address specified in the primary\_mac\_addr0 and primary\_mac\_addr1 registers. If any of the supplementary address bits are set to 1 (EN\_SUPP0/1/2/3 in the rx\_frame\_control register), the MAC RX also checks the destination address against the supplementary addresses in the rx\_frame\_spaddr\*\_\* registers.

When the EN\_ALLMCAST bit is set to 0, the MAC RX drops all multicast frames. This condition does not apply to global multicast pause frames.



#### 4.5.4. Frame Type Checking

The MAC RX checks the length/type field to determine the frame type:

- Length/type < 0x600—The field represents the payload length of a basic Ethernet frame. The MAC RX continues to check the frame and payload lengths.
- Length/type >= 0x600—The field represents the frame type.
  - Length/type = 0x8100—VLAN or stacked VLAN tagged frames (up to a total of two tags with value 0x8100). The MAC RX continues to check the frame and payload lengths.
  - Length/type = 0x8808—Control frames. The next two bytes are the Opcode field which indicates the type of control frame. For pause frames (Opcode = 0x0001) and PFC frames (Opcode = 0x0101), the MAC RX proceeds with pause frame processing. By default, the MAC RX drops all control frames. If configured otherwise (FWD\_CONTROL bit in the rx\_frame\_control register = 1), the MAC RX forwards control frames to the client.
  - For other field values, the MAC RX forwards the receive frame to the client.

Category	Packet		Length/Type			MAC Behavior	
	Size = Payload > Payload < Payload		Frame Drop	avalon_st_rx_error[]			
		Yes	No	No	No		
Normal packet	64-1518	No	No	Yes	No	_	
		No	Yes	No	No	avalon_st_rx_error[4] = 1	
		Yes	No	No	No	avalon st rx error[2] = 1	
Undersized	Packet <		No	No	Yes	No	
	64	No	Yes	No	No	avalon_st_rx_error[2] = 1 avalon_st_rx_error[4] = 1	
		Yes	No	No	No	$a_{1}a_{2}a_{2}a_{3}a_{4}a_{5}a_{5}a_{5}a_{5}a_{5}a_{5}a_{5}a_{5$	
Oversized	1518 < Packet < 1535	No	No	Yes	No	avalon_st_rx_error[3] = 1	
		No	Yes	No	No	avalon_st_rx_error[3] = 1 avalon_st_rx_error[4] = 1	

#### Table 16. MAC Behavior for Different Frame Types

#### **Related Information**

Avalon Streaming RX Data Interface Signals on page 102

#### 4.5.5. Length Checking

The MAC RX checks the frame and payload lengths of basic, VLAN tagged, and stacked VLAN tagged frames. The MAC RX does not drop frames with invalid length but sets the error bits accordingly.





#### 4.5.5.1. Frame Length

The frame length must be at least 64 (0x40) bytes and not exceed the following maximum value for the different frame types:

- Basic—The value in the rx\_frame\_maxlength register.
- VLAN tagged—The value in the rx\_frame\_maxlength register plus four bytes when the rx\_vlan\_detection[0] register bit is 0; or the value in the rx\_frame\_maxlength register when the rx\_vlan\_detection[0] register bit is set to 1.
- Stacked VLAN tagged—The value in the rx\_frame\_maxlength register plus eight bytes when the rx\_vlan\_detection[0] register bit is 0; or the value in the rx\_frame\_maxlength register when the rx\_vlan\_detection[0] register bit is set to 1.

The following error bits represent frame length violations:

- avalon\_st\_rx\_error[2]—undersized frames.
- avalon\_st\_rx\_error[3]—oversized frames.

#### 4.5.5.2. Payload Length

The MAC IP core checks the payload length for frames other than control frames when the VLAN and stacked VLAN detection is disabled. The MAC RX keeps track of the actual payload length upon receiving a frame and checks the actual payload length against the length/type or client length/type field. The payload length must be between 46 (0x2E) and 1500 (0x5DC). For VLAN and stacked VLAN frames, the minimum payload length is 42 (0x2A) or 38 (0x26) respectively and not exceeding the maximum value of 1500 (0x5DC).

For an invalid payload length, the MAC RX sets the avalon\_st\_rx\_error[4] bit to 1. This error occurs when the actual payload length is less than the value of the length/type field. If the actual payload length is more than the value of the length/ type field, the MAC RX assumes that the frame contains excessive padding and does not set this error bit to 1. If the value of the length/type field is more than the actual payload length, the MAC RX sets the avalon\_st\_rx\_error[4] bit to 1, and the packet content will not be accurate.

#### 4.5.6. CRC and Padding Bytes Removal

By default, the MAC RX forwards receive frames to the client without removing the CRC field and padding bytes from the frames. You can configure the MAC RX to remove the CRC field by setting the rx\_padcrc\_control register to 1. To remove both the CRC field and padding bytes, set the rx\_padcrc\_control register to 3.

When enabled, the MAC RX removes padding bytes from receive frames whose payload length is less than the following values for the different frame types:

- 46 bytes for basic frames
- 42 bytes for VLAN tagged frames
- 38 bytes for stacked VLAN tagged frames





The MAC RX removes padding bytes only when the VLAN and stacked VLAN detection is enabled  $(rx_vlan_detection[0] = 0)$ . Otherwise, the MAC RX does not remove padding bytes even if padding bytes removal is enabled.


#### 4.5.7. Overflow Handling

When an overflow occurs on the client side, the client can backpressure the Avalon streaming receive interface by deasserting the avalon\_st\_rx\_ready signal. If an overflow occurs, the MAC RX sets the error bit, avalon\_st\_rx\_error[5], to 1 to indicate an overflow. The MAC RX drops subsequent frames if the overflow condition persists. The MAC RX then continues to receive data when the overflow condition ceases.

#### 4.5.8. RX Timing Diagrams

#### Figure 22. Back-to-back Transmission of Normal Frames with CRC Removal Enabled

The following diagram shows back-to-back reception of normal frames with CRC removal enabled.







#### Figure 23. Back-to-back Transmission of Normal Frames with Preamble Passthrough Mode Enabled

rx\_312\_5\_dk avalon\_st\_rx\_startofpacket avalon st trx endofpacket avalon\_st\_rx\_valid avalon\_st\_rx\_ready avalon\_st\_rx\_error[5:0] 2 avalon\_st\_rx\_empty[1:0] avalon\_st\_rx\_data[31:0] \*1\*52\*38\*10(\*1)\*3(\*5)\*0(\*3)\*13\*10(\*10(\*3)\*2448\*7)\*88\*51\*1\_\*52\*2(\*50(\*5)\*2)\*0(\*0)\*0(\* xgmii\_rx\_data[31:0] \*\*\*\*<u>9\*20(\*7)\*fb(\*a)\*f\_f\*ff(\*1)\*83(\*1)\*4(\*fb(\*6(\*c)\*a)\*e)\*44</u>\*<u>83(\*c8(\*e)\*fe(\*93(\*0)\*1)\_fd)</u> 0707 0707 f 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 (c) f(1)xgmii\_rx\_control[3:0] xgmii\_rx\_data[7:0] 16/89/20/07/fb/3a/ ff [a1] 81 (64/fb/66/0c/6a/8e/4f/85/c8/4e/fe/92/70/91/fd/ xgmii rx data[15:8] 34)85(94)(07)88)3a) ff (85) 00 (1e) 59(90)87(29)6d(b3)3a) 1f(38)(f0)(05)(b3)(29) 07 xgmii\_rx\_data[23:16] 5b)34(fd(07(88)3a) ff)f5(dd)2f)34(c2)8e(c9(2a)ce(0e)3a)20(1e)a4(26)a6(86)(66) 07 xgmii\_rx\_data[31:24] a9/a8/ 07 (88/d5/ ff/26/bc/b4/e9/9c/94/9b/ee/bc/e3/e1/df/e8/37/6a/ ff/01/68/ 07 07 07

avalon\_st\_rx\_data[7:0] 11/52/38/10/51/0a/95/b0/0a/f3/1c/af/a9/a8/07/88/d5/ff/26/bc/b4/e9/c2/94/9b/ee/bc/e3/e1/df/e8/37/6a/ff/01/

The following diagram shows back-to-back reception of normal frames with preamble passthrough mode and padding bytes and CRC removal enabled.

#### 4.6. Flow Control

The MAC IP core implements the following flow control mechanisms:

- IEEE 802.3 flow control—implements the IEEE 802.3 Annex 31B standard to manage congestion. When the MAC IP core experiences congestion, the core sends a pause frame to request its link partner to suspend transmission for a given period of time. This flow control is a mechanism to manage congestion at the local or remote partner. When the receiving device experiences congestion, it sends an XOFF pause frame to the emitting device to instruct the emitting device to stop sending data for a duration specified by the congested receiver. Data transmission resumes when the emitting device receives an XON pause frame (pause quanta = zero) or when the timer expires.
- Priority-based flow control (PFC)—implements the IEEE 802.1Qbb standard. PFC manages congestion based on priority levels. It supports up to 8 priority queues. When the receiving device experiences congestion on a priority queue, it sends a PFC frame requesting the emitting device to stop transmission on the priority queue for a duration specified by the congested receiver. When the receiving device is ready to receive transmission on the priority queue again, it sends a PFC frame instructing the emitting device to resume transmission on the priority queue.
- *Note:* Intel recommends that you enable only one type of flow control at any one time.



#### 4.6.1. IEEE 802.3 Flow Control

To use the IEEE 802.3 flow control, set the following registers:

- On the TX datapath:
  - Set tx\_pfc\_priority\_enable[7:0] to 0 to disable the PFC. The rest of the bits are unused.
  - Set tx\_pauseframe\_enable[0] to 1 to enable the IEEE 802.3 flow control.
- On the RX datapath:
  - Set rx\_pfc\_control[7:0] to 1 to disable the PFC. The rest of the bits are mostly unused.
  - Set the IGNORE\_PAUSE bit in the rx\_frame\_control register to 0 to enable the IEEE 802.3 flow control.

#### 4.6.1.1. Pause Frame Reception

When the MAC receives an XOFF pause frame, it stops transmitting frames to the remote partner for a period equal to the pause quanta field of the pause frame. If the MAC receives a pause frame in the middle of a frame transmission, the MAC finishes sending the current frame and then suspends transmission for a period specified by the pause quanta. The MAC resumes transmission when it receives an XON pause frame or when the timer expires. The pause quanta received overrides any counter currently stored. When the remote partner sends more than one pause quanta, the MAC sets the value of the pause to the last quanta it received from the remote partner. You have the option to configure the MAC to ignore pause frames and continue transmitting frames by setting the IGNORE\_PAUSE bit in the rx\_frame\_control register to 1.



#### 4.6.1.2. Pause Frame Transmission

Use one of the following methods to trigger pause frame transmission:

- avalon\_st\_pause\_data signal (tx\_pauseframe\_enable[2:1] set to 0)—You can connect this 2-bit signal to a FIFO buffer or a client. Bit setting:
  - avalon\_st\_pause\_data[1]: 1—triggers the transmission of XOFF pause frames.
  - avalon\_st\_pause\_data[0]: 1—triggers the transmission of XON pause frames. The transmission of XON pause frames only trigger for one time after XOFF pause frames regardless of how long the avalon\_st\_pause\_data[0] signal is asserted.

If pause frame transmission is triggered when the MAC is generating a pause frame, the MAC ignores the incoming request and completes the generation of the pause frame. Upon completion, if the avalon\_st\_pause\_data signal remains asserted, the MAC generates a new pause frame and continues to do so until the signal is deasserted. You can also configure the gap between successive XOFF requests for using the tx\_pauseframe\_quanta register. XON pause frames will only be generated if the MAC generates XOFF pause frames.

tx\_pauseframe\_control register (tx\_pauseframe\_enable[2:0] set to 0x1)
 —A host (software) can set this register to trigger pause frames transmission.
 Setting tx\_pauseframe\_control[1] to 1 triggers the transmission of XOFF
 pause frames; setting tx\_pauseframe\_control[0] to 1 triggers the
 transmission of XON pause frames. The register clears itself after the request is executed.

You can configure the pause quanta in the <code>tx\_pauseframe\_quanta</code> register. The MAC sets the pause quanta field in XOFF pause frames to this register value.

*Note:* The new register field determines which pause interface takes effect.

The following figure shows the transmission of an XON pause frame. The MAC sets the destination address field to the global multicast address, 01-80-C2-00-00-01 (0x010000c28001) and the source address to the MAC primary address configured in the tx\_addrins\_macaddr0 and tx\_addrins\_madaddr1 registers.

#### Figure 24. XON Pause Frame Transmission

tx_clk_clk									
xgmii_tx_control[3]									
xgmii_tx_data[31:24]	55	D5	00	CC	EE	01	00 •••	96	
xgmii_tx_control[2]									[
xgmii_tx_data[23:16]	55	55	C2	EE	AA		00 •••	96	
xgmii_tx_control[1]									
xgmii_tx_data[15:8]	55	55	80	01	cc	08	00 •••	96	
xgmii_tx_control[0]	,								[
xgmii_tx_data[7:0]	FB	55	01	00	88	88	00 •••	96	FD (



#### 4.6.2. Priority-Based Flow Control

intel

Follow these steps to use the priority-based flow control (PFC):

- 1. Turn on the Priority-based flow control (PFC) parameter and specify the number of priority levels using the Number of PFC priorities parameter. You can specify between 2 to 8 PFC priority levels.
- 2. Set the following registers.
  - On the TX datapath:
    - Set tx\_pauseframe\_enable to 0 to disable the IEEE 802.3 flow control.
    - Set tx\_pfc\_priority\_enable[n] to 1 to enable the PFC for priority queue n.
  - On the RX datapath:
    - Set the IGNORE\_PAUSE bit in the rx\_frame\_control register to 1 to disable the IEEE 802.3 flow control.
    - Set the rx\_pfc\_control[7:0] register bits to 0 to enable the PFC. Most of the rest of the bits are unused.
- Connect the avalon\_st\_tx\_pfc\_gen\_data signal to the corresponding RX client logic and the avalon\_st\_rx\_pfc\_pause\_data signal to the corresponding TX client logic.
- 4. You have the option to configure the MAC RX to forward the PFC frame to the client by setting the rx\_pfc\_control[16] register to 1. By default, the MAC RX drops the PFC frame after processing it.

You must handle the XON/XOFF requests in the following manner:

- 1. Assert the XOFF, which runs at the clock frequency of 312.5 MHz, for at least 1 clock cycle, which runs at the clock frequency of 312.5 MHz to ensure that the PFC frame can transfer successfully.
- 2. Assert the XON, which runs at the clock frequency of 312.5 MHz, for at least 25 clock cycle to ensure that the PFC frame can transfer successfully.

#### 4.6.2.1. PFC Frame Reception

When the MAC RX receives a PFC frame from the remote partner, it asserts the avalon\_st\_rx\_pfc\_pause\_data[n] signal if Pause Quanta n is valid (Pause Quanta Enable [n] = 1) and greater than 0. The client suspends transmission from the TX priority queue n for the period specified by Pause Quanta n. If the MAC RX asserts the avalon\_st\_rx\_pfc\_pause\_data[n] signal in the middle of a client frame transmission for the TX priority queue n, the client finishes sending the current frame and then suspends transmission for the queue.

When the MAC RX receives a PFC frame from the remote partner, it deasserts the  $avalon_st_rx_pfc_pause_data[n]$  signal if Pause Quanta n is valid (Pause Quanta Enable [n] = 1) and equal to 0. The MAC RX also deasserts this signal when the timer expires. The client resumes transmission for the suspended TX priority queue when the  $avalon_st_rx_pfc_pause_data[n]$  signal is deasserted.

When the remote partner sends more than one pause quanta for the TX priority queue n, the MAC RX sets the pause quanta n to the last pause quanta received from the remote partner.

54





#### 4.6.2.2. PFC Frame Transmission

PFC frame generation is triggered through the avalon\_st\_tx\_pfc\_gen\_data signal. Set the respective bits to generate XOFF or XON requests for the priority queues.

For XOFF requests, you can configure the pause quanta for each priority queue using the pfc\_pause\_quanta\_n registers. For an XOFF request for priority queue n, the MAC TX sets bit n in the Pause Quanta Enable field to 1 and the Pause Quanta n field to the value of the pfc\_pause\_quanta\_n register. You can also configure the gap between successive XOFF requests for a priority queue using the pfc\_holdoff\_quanta\_n register.

For XON requests, the MAC TX sets the pause quanta to 0. You must generate a XOFF request before generating a XON request.


#### **4.7. Reset Requirements**

The MAC IP core consists of the following reset domains:

- CSR reset—global reset,
- MAC TX reset, and
- MAC RX reset.

These resets are asynchronous events. When the MAC or any part of it goes into reset, the user application must manage possible asynchronous changes to the states of the MAC interface signals. The MAC does not guarantee any reset sequence. Intel recommends the sequence shown in the following diagram and table for CSR reset, and TX and RX datapaths reset respectively.

#### Figure 25. CSR Reset



also assert  $tx\_rst\_n$  and  $rx\_rst\_n$ . Hold the reset signals active for at least 3 clock periods of the slowest clock. Deassert csr\_rst\_n no later than tx\_rst\_n and rx\_rst\_n . You can configure the registers after csr\_rst\_n is deasserted, but before data transfer begins.



No	Stage	Steps
1	Ensure no data transfer in progress.	<ol> <li>Set the tx_packet_control[0] bit to 1 to disable the TX datapath; the rx_transfer_control[0] bit to disable the RX datapath.</li> <li>Check the tx_transfer_status[8] bit for a value of 0 to ensure that no TX data transfer is in progress; the rx_transfer_status[8] bit for RX path. Alternatively, wait for a period of time.</li> </ol>
2	Trigger reset.	<ol> <li>Ensure that the respective TX and RX clocks are stable.</li> <li>Assert the tx_rst_n signal or the rx_rst_n signal to reset the MAC TX or MAC RX respectively. You can also trigger the reset by setting the mac_reset_control[0] bit or the mac_reset_control[8] bit to 1 to reset the MAC TX or MAC RX respectively.</li> <li>Hold the reset signal active for at least three clock cycles.</li> </ol>
3	Stop reset.	<ol> <li>Release the reset signal only when the clocks are stable.</li> <li>Wait for at least 500 ns to ensure the reset is fully complete.</li> <li>Clear the statistics counters.</li> </ol>
4	Resume data transfer.	<ol> <li>Clear the tx_packet_control[0] bit to enable the TX datapath; the rx_transfer_control[0] bit to enable the RX datapath.</li> </ol>

#### Table 17. TX and RX Datapaths Reset

*Note:* During reset, the value of the avalon\_st\_tx\_ready signal can be 0 or 1.

#### **4.8. Supported PHYs**

You can connect the LL 10GbE MAC IP core to a PHY IP core using XGMII, GMII, or MII interfaces.

#### Table 18.Supported PHYs

Operating Mode	РНҮ		
10G	10GBASE-R PHY, XAUI PHY		
1G/10G	10GBASE-KR or 1G/10G PHY		
10M/100M/1G/10G	100BASE-NK 01 10/100 PTT		
1G/2.5G	1G/2.5G/10G Multi-rate Ethernet PHY		
1G/2.5G/10G			
10M/100M/1G/2.5G	1G/2.5G/10G Multi-rate Ethernet PHY (with SGMII bridge		
10M/100M/1G/2.5G/10G	enabled)		
10M/100M/1G/2.5G/5G/10G	1G/2.5G/5G/10G Multi-rate Ethernet PHY		

To connect the MAC IP core to 64-bit PHYs, ensure that you enable the **Use legacy Ethernet 10G MAC XGMII Interface** option.

#### **Related Information**

- Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide
- Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide



- Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide
- Intel Stratix 10 10GBASE-KR PHY IP Core User Guide
- 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide
- AN 795: Implementing Guidelines for 10G Ethernet Subsystem Using Low Latency 10G MAC IP Core in Arria 10 Devices


#### 4.8.1. 10GBASE-R Register Mode

The MAC IP core supports this feature for use with the Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 Transceiver Native PHY IP core preset configurations. When operating in this mode, the round-trip latency for the MAC and PHY is reduced to 140 ns (for Intel Arria 10 and Intel Cyclone 10 GX devices) or 168 ns (for Intel Stratix 10 devices) with a slight increase in resource count and clock frequencies.


When you enable this feature, the MAC IP core implements two additional signals to determine the validity of the data on the TX and RX XGMII. These signals, xgmii\_tx\_valid and xgmii\_rx\_valid, ensure that the effective data rate of the MAC is 10 Gbps. You must also observe the following guidelines when using the register mode:

- For Intel Arria 10 and Intel Cyclone 10 GX devices, the selected preset is 10GBASE-R Register Mode.
- For Intel Stratix 10 devices, the selected preset is 10GBASE-R 1588.
- The PHY must expose the TX and RX parallel clocks.
- The PHY must expose data valid signals, with MAC/PHY TX/RX interfaces in register mode, as in the IEEE 1588v2 configuration.
- The MAC and PHY run at the parallel clock frequency of 322.265625 MHz (the PCS/PMA width equals to 32).

#### Figure 26. PHY Configuration with 10GBASE-R Register Mode Enabled for Intel Arria 10 and Intel Cyclone 10 GX Devices



### Figure 27. PHY Configuration with 10GBASE-R with IEEE 1588v2 Enabled for Intel Stratix 10 Devices



#### **Related Information**

core.

- Intel Arria 10 Transceiver PHY User Guide More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Arria 10 Transceiver Native IP
- Intel Cyclone 10 GX Transceiver PHY User Guide

More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Cyclone 10 Transceiver Native IP core.

L- and H-Tile Transceiver PHY User Guide

More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the L- and H-tile transceiver Native IPs for Intel Stratix 10 devices.

### 4.9. XGMII Error Handling (Link Fault)

The Low Latency Ethernet 10G MAC supports link fault generation and detection.


When the MAC RX receives a local fault, the MAC TX starts sending remote fault status (0x0200009c) on the XGMII. If the packet transmission was in progress at the time, the remote fault bytes will override the packet bytes until the fault condition ceases.

When the MAC RX receives a remote fault, the MAC TX starts sending IDLE bytes (0x07070707) on its XGMII. If packet transmission was in progress at the time, the IDLE bytes will override the packet bytes until the fault condition ceases.



The MAC considers the link fault condition has ceased if the client and the remote partner both receive valid data in more than 127 columns.

#### Figure 28. Fault Signaling



#### Figure 29. XGMII TX interface Transmitting Remote Fault Signal

Figure shows the timing for the XGMII TX interface transmitting the remote fault signal.

	When the client and remote partner receiv	
	IDLE data for more than 127 columns, the	
	link_fault_status_xgmii_rx_data to 2b'0	<i>)0</i>
reset		
link_fault_status_xqmii_rx_data[1:0] (		2'h2 2'h0
xgmii_tx_data[71:0] (	(72'h01000019c01000019c	72'h83c1e0f0783c1e0f07
xgmii_tx_data[7:0] <	) 8'h9c	8'h07
xgmii_tx_data[16:9] (	χ 8'h00	8'h07
xgmii_tx_data[25:18] 〈	) 8'h00	8'h07
xgmii_tx_data[34:27] (	) 8'h02	8'h07
xgmii_tx_data[43:36] (		8'h07
xgmii_tx_data[52:45] 〈		8'h07
xgmii_tx_data[61:54] 〈	<u>)</u> 8'h00	8'h07
xgmii_tx_data[70:63] 〈	,	8'h07
xgmii_rx_data[71:0] (		
xgmii_rx_data[7:0] <		'h9c () 8'h07
xgmii_rx_data[16:9] (	/_/. <u>-</u>	'h00 X 8'h07
xgmii_rx_data[25:18] (		'h00 X 8'h07
xgmii_rx_data[34:27] <		'h02 X 8'h07
xgmii_rx_data[43:36] <		<u> </u>
xgmii_rx_data[52:45] <		XXX 8′h07
xgmii_rx_data[61:54] 〈		XXX 8′h07
xgmii_rx_data[70:63] 〈	8'h01 ( )	<u>(                                    </u>
	The PHY sends local fault signals. The The PHY receives the r MAC sends the remote fault and sets signal. The MAC sends link_fault_status_xgmii_rx_data to 2b'01 2b'10.	SIDLE and sets

When you instantiate the MAC RX only variation, connect the link\_fault\_status\_xgmii\_rx\_data signal to the corresponding RX client logic to handle the link fault. Similarly, when you instantiate the MAC TX only variation, connect the link\_fault\_status\_xgmii\_tx\_data signal to the corresponding TX client logic.



#### 4.10. IEEE 1588v2

The IEEE 1588v2 option provides time stamp for receive and transmit frames in the LL Ethernet 10G MAC IP core designs. The feature consists of Precision Time Protocol (PTP). PTP is a protocol that accurately synchronizes all real time-of-day clocks in a network to a master clock.

The IEEE 1588v2 option has the following features:

- Supports 4 types of PTP clock on the transmit datapath:
  - Master and slave ordinary clock
  - Master and slave boundary clock
  - End-to-end (E2E) transparent clock
  - Peer-to-peer (P2P) transparent clock
- Supports PTP with the following message types:
  - PTP event messages—Sync, Delay\_Req, Pdelay\_Req, and Pdelay\_Resp.
  - PTP general messages—Follow\_Up, Delay\_Resp, Pdelay\_Resp\_Follow\_Up, Announce, Management, and Signaling.
- Supports simultaneous 1-step and 2-step clock synchronizations on the transmit datapath.
  - 1-step clock synchronization—The MAC function inserts accurate timestamp in Sync PTP message or updates the correction field with residence time.
  - 2-step clock synchronization—The MAC function provides accurate timestamp and the related fingerprint for all PTP message.
- Supports the following PHY operating speed random error:
  - 10 Gbps—Timestamp accuracy of ± 1 ns
  - 5 Gbps—Timestamp accuracy of ± 2 ns
  - 2.5 Gbps—Timestamp accuracy of ± 2 ns
  - 1 Gbps—Timestamp accuracy of  $\pm$  2 ns
  - 100 Mbps—Timestamp accuracy of ± 5 ns
- Supports static error of ± 3 ns across all speeds.

*Note:* The static error for Intel Stratix 10 devices is  $\pm 4$  ns.

- Supports IEEE 802.3, UDP/IPv4, and UDP/IPv6 protocol encapsulations for the PTP packets.
- Supports untagged, VLAN tagged, and Stacked VLAN Tagged PTP packets, and any number of MPLS labels. The packet classifier under user control parses the packet (Ethernet packet or MPLS packet) and gives the IP core the required offset, at which either the Time of Day (ToD) or correction factor (CF) update can happen.
- Supports configurable register for timestamp correction on both transmit and receive datapaths.
- Supports ToD clock that provides streams of 64-bit and 96-bit timestamps. The 64-bit timestamp is for transparent clock devices and the 96-bit timestamp is for ordinary clock and boundary clock devices.



#### **Related Information**

#### Intel 1588 System Solution


Describes the implementation of the IEEE 1588v2 feature.



#### 4.10.1. Architecture

The following figure shows the overview of the IEEE 1588v2 feature.

#### Figure 30. Overview of IEEE 1588v2 Feature



#### 4.10.2. TX Datapath

The IEEE 1588v2 feature supports 1-step and 2-step clock synchronizations on the TX datapath.

- For 1-step clock synchronization,
  - Timestamp insertion depends on the PTP device and message type.
  - The MAC function inserts a timestamp in the PTP packet when the client specifies the Timestamp field offset and asserts Timestamp Insert Request.
  - Depending on the PTP device and message type, the MAC function updates the residence time in the correction field of the PTP packet when the client asserts tx\_etstamp\_ins\_ctrl\_residence\_time\_update and Correction Field Update. The residence time is the difference between the egress and ingress timestamps.
  - For PTP packets encapsulated using the UDP/IPv6 protocol, the MAC function performs UDP checksum correction using extended bytes in the PTP packet.
  - The MAC function recomputes and reinserts CRC-32 into PTP packets each time the timestamp or correction field is updated, even when CRC insertion is disabled using the tx\_crc\_control[1] register bit.
  - The format of timestamp supported includes 1588v1 and 1588v2.
  - The MAC function updates tx\_egress\_p2p\_val[45:0] into correction field of PTP packet when the client asserts tx\_egress\_p2p\_update.
  - The MAC function updates asymmetry value into correction field of PTP packet when the client asserts tx\_egress\_asymmetry\_update. The asymmetry value is retrieved from configuration registers.
- For 2-step clock synchronization, the MAC function returns the timestamp and the associated fingerprint for all TX frames when the client asserts tx\_egress\_timestamp\_request\_valid.

The following table summarizes the timestamp and correction field insertions for various PTP messages in different PTP clocks.

PTP Message	Ordinary Clock		Boundary Clock		E2E Transparent Clock		P2P Transparent Clock	
	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correcti on
Sync	Yes <sup>(5)</sup>	No	Yes <sup>(5)</sup>	No	No	Yes <sup>(6)</sup>	No	Yes <sup>(6)</sup>
Delay_Req	No	No	No	No	No	Yes <sup>(6)</sup>	No	No
Pdelay_Req	No	No	No	No	No	Yes <sup>(6)</sup>	No	No
Pdelay_Resp	No	Yes <sup>(5)</sup> (6)	No	Yes (5) (6)	No	Yes <sup>(6)</sup>	No	Yes <sup>(5)</sup> (6)

#### Table 19. Timestamp and Correction Insertion for 1-Step Clock Synchronization

<sup>(6)</sup> Applicable when you assert the tx\_etstamp\_ins\_ctrl\_residence\_time\_update signal.



<sup>&</sup>lt;sup>(5)</sup> Applicable only when 2-step flag in flagField of the PTP packet is 0.

PTP Message	Ordina	ry Clock	Bounda	ry Clock	E2E Transparent Clock		P2P Transparent Clock	
	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correction	Insert Time stamp	Insert Correcti on
Delay_Resp	No	No	No	No	No	No	No	No
Follow_Up	No	No	No	No	No	No	No	No
Pdelay_Resp _ Follow_Up	No	No	No	No	No	No	No	No
Announce	No	No	No	No	No	No	No	No
Signaling	No	No	No	No	No	No	No	No
Management	No	No	No	No	No	No	No	No

#### 4.10.3. RX Datapath

In the RX datapath, the IEEE 1588v2 feature provides a timestamp for all receive frames. The timestamp is aligned with the avalon\_st\_rx\_startofpacket signal.

#### 4.10.4. Frame Format


The MAC function, with the IEEE 1588v2 feature, supports PTP packet transfer for the following transport protocols:

- IEEE 802.3
- UDP/IPv4
- UDP/IPv6

#### 4.10.4.1. PTP Packet in IEEE 802.3

The following figures show the structure and format of the PTP packet encapsulated in IEEE 802.3.

Figure 31. PTP packet in IEEE 802.3 Ethernet Frame



Notes: FCS = Frame check sequence PTP = Precision Time Protocol





#### Figure 32. PTP Packet Format over IEEE 802.3

6 Octets	Destination Address	
6 Octets	Source Address	MAC Header
2 Octets	Length/Type = 0x88F7 <sup>(1)</sup>	
1 Octet	transportSpecific   messageType	
1 Octet	reserved   versionPTP	
2 Octets	messageLength	
1 Octet	domainNumber	
1 Octet	reserved	
2 Octets	flagField	PTP Header
8 Octets	correctionField	
4 Octets	reserved	
10 Octets	SourcePortIdentify	
2 Octets	sequenceld	
1 Octet	controlField	
1 Octet	logMessageInterval	
10 Octets	TimeStamp	
01500/9600 Octets	Payload	
4 Octets	CRC	


Note:

(1) For packets with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

#### 4.10.4.2. PTP Packet over UDP/IPv4

The following figures show the structure and format of the PTP packet encapsulated in UDP/IPv4. Checksum calculation is optional for the UDP/IPv4 protocol. The 1588v2 TX logic should set the checksum to zero.





#### Figure 33. PTP packet within UDP over IPv4 over Ethernet Frame

#### Figure 34. PTP Packet Format over UDP/IPv4


6 Octets	Destination Address	
6 Octets	Source Address	MAC Heade
2 Octets	Length/Type = 0x0800 <sup>(1)</sup>	
1 Octet	Version   Internet Header Length	
1 Octet	Differentiated Services	
2 Octets	Total Length	
2 Octets	Identification	
2 Octets	Flags   Fragment Offsets	
1 Octet	Time To Live	IP Header
1 Octet	Protocol = 0x11	
2 Octets	Header Checksum	
4 Octets	Source IP Address	
4 Octets	Destination IP Address	
0 Octet	Options   Padding	
2 Octets	Source Port	$\neg$
2 Octets	Destination Port = 319 / 320	
2 Octets	Length	UDP Header
2 Octets	Checksum	
1 Octet	transportSpecific   messageType	$\neg$
1 Octet	reserved   versionPTP	
2 Octets	messageLength	
1 Octet	domainNumber	
1 Octet	reserved	
2 Octets	flagField	
8 Octets	correctionField	PTP Header
4 Octets	reserved	
10 Octets	SourcePortIdentify	
2 Octets	sequenceld	
1 Octet	controlField	-
1 Octet	logMessageInterval	
10 Octets	TimeStamp	
1500/9600 Octets	Payload	
4 Octets	CRC	

(1) For packets with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

#### 4.10.4.3. PTP Packet over UDP/IPv6

The following figures show the structure and format of the PTP packet transported over the UDP/IPv6 protocol. Checksum calculation is mandatory for the UDP/IPv6 protocol. You must extend 2 bytes at the end of the UDP payload of the PTP packet. The MAC function modifies the extended bytes to ensure that the UDP checksum remains uncompromised.





#### Figure 35. PTP packet within UDP over IPv6 over Ethernet Frame

#### Figure 36. PTP Packet Format over UDP/IPv6

6 Octets	Destination Address	
6 Octets	Source Address	MAC Header
2 Octets	Length/Type = $0x86DD^{(1)}$	
4 Octet	Version   Traffic Class   Flow Label	
2 Octets	Payload Length	
1 Octet	Next Header = 0x11	
1 Octet	Hop Limit	
16 Octets	Source IP Address	
16 Octets	Destination IP Address	IP Header
2 Octets	Source Port	
2 Octets	Destination Port = 319 / 320	UDP Header
2 Octets	Length	UDF Header
2 Octets	Checksum	
1 Octet	transportSpecific   messageType	
1 Octet	reserved   versionPTP	
2 Octets	messageLength	
1 Octet	domainNumber	
1 Octet	reserved	
2 Octets	flagField	PTP Header
8 Octets	correctionField	
4 Octets	reserved	
10 Octets	SourcePortIdentify	
2 Octets	sequenceld	
1 Octet	controlField	
1 Octet	logMessageInterval	
10 Octets	TimeStamp	
01500/9600 Octets	Payload	
2 Octets	extended bytes	
4 Octets	CRC	

Note:

(1) For packets with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.



intel

### **5. Configuration Registers**

The Low Latency Ethernet 10G MAC Intel FPGA IP core provides a total of 4 Kb register space that is accessible via the Avalon memory-mapped interface. Each register is 32 bits wide. Access only registers that apply to the variation of the MAC IP core you are using and enabled features. For example, if you are using the MAC RX only variation, avoid accessing registers specific to the MAC TX only variation. Accessing reserved registers or specific registers to variations that you are not using may produce non-deterministic behavior.

#### 5.1. Register Map

#### Table 20. Register Map

Word Offset	Purpose	Variation
0x0000: 0x000F	Reserved	_
0x0010: 0x0011	Primary MAC Address	MAC TX, MAC RX
0x0012: 0x001D	Reserved	_
0x001F	MAC Reset Control Register	
0x0020: 0x003F	TX Configuration and Status Registers	MAC TX
0x0040: 0x005F	TX Flow Control Registers	MAC TX
0x0060: 0x006F	Reserved	-
0x0070	TX Unidirectional Control Register	MAC TX
0x0071: 0x009F	Reserved	-
0x00A0: 0x00FF	RX Configuration and Status Registers	MAC RX
0x0100: 0x010C	TX Timestamp Registers	MAC TX
0x0120: 0x012C	RX Timestamp Registers	MAC RX
0x0140: 0x023F	Statistics Registers	MAC TX, MAC RX
0x0240: 0x0241	ECC Registers	MAC TX, MAC RX

### **5.1.1. Mapping 10-Gbps Ethernet MAC Registers to LL Ethernet 10G MAC Registers**

Use this table to map the legacy Ethernet 10-Gbps MAC registers to the LL Ethernet 10G MAC registers.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



#### Table 21. Register Mapping

Register Names (10-Gbps Ethernet MAC)	Offset (10-Gbps Ethernet MAC)	Offset (LL Ethernet 10G MAC)
MAC TX Con	figuration Registers	
TX Packet Control	1000	020
TX Transfer Status	1001	Not used.
TX Pad Insertion Control	1040	024
TX CRC Insertion Control	1080	026
TX Packet Underflow Count[31:0]	10C0	03E
TX Packet Underflow Count[35:32]	10C1	03F
TX Preamble Pass-Through Mode Control	1100	028
TX Unidirectional	1120	070
TX Pause Frame Control	1140	040
TX Pause Frame Quanta	1141	042
TX Pause Frame Enable	1142	044
TX PFC0 Pause Quanta	1180	048
TX PFC1 Pause Quanta	1181	049
TX PFC2 Pause Quanta	1182	04A
TX PFC3 Pause Quanta	1183	04B
TX PFC4 Pause Quanta	1184	04C
TX PFC5 Pause Quanta	1185	04D
TX PFC6 Pause Quanta	1186	04E
TX PFC7 Pause Quanta	1187	04F
TX PFC0 Hold-off Quanta	1190	058
TX PFC1 Hold-off Quanta	1191	059
TX PFC2 Hold-off Quanta	1192	05A
TX PFC3 Hold-off Quanta	1193	05B
TX PFC4 Hold-off Quanta	1194	05C
TX PFC5 Hold-off Quanta	1195	05D
TX PFC6 Hold-off Quanta	1196	05E
TX PFC7 Hold-off Quanta	1197	05F
TX PFC Enable	11A0	046
TX Address Insertion Control	1200	02A
TX Address Insertion MAC Address[31:0]	1201	010
TX Address Insertion MAC MAC Address[47:32]	1202	011
TX Maximum Frame Length	1801	02C
MAC RX Cor	figuration Registers	
		continued.

Register Names (10-Gbps Ethernet MAC)	Offset (10-Gbps Ethernet MAC)	Offset (LL Ethernet 10G MAC)
RX Transfer Control	0000	0A0
RX Transfer Status	0001	Not used
RX Pad/CRC Control	0040	0A4
RX CRC Check Control	0080	0A6
RX Overflow Truncated Packet Count[31:0]	00C0	0FC
RX Overflow Truncated Packet Count[35:32]	00C1	0FD
RX Overflow Dropped Packet Count[31:0]	00C2	OFE
RX Overflow Dropped Packet Count[35:32]	00C3	0FF
RX Preamble Forward Control	0100	0A8
RX Preamble Pass-Through Mode Control	0140	0AA
RX Frame Filtering Control	0800	0AC
RX Maximum Frame Length	0801	0AE
RX Frame MAC Address[31:0]	0802	010
RX Frame MAC Address[47:32]	0803	011
RX Supplementary Address 0[31:0]	0804	0B0
RX Supplementary Address 0[47:32]	0805	0B1
RX Supplementary Address 1[31:0]	0806	0B2
RX Supplementary Address 1[47:32]	0807	0B3
RX Supplementary Address 2[31:0]	0808	0B4
RX Supplementary Address 2[47:32]	0809	0B5
RX Supplementary Address 3[31:0]	080A	0B6
RX Supplementary Address 3[47:32]	080B	0B7
RX PFC Control	0818	0C0
TX Time St	amp Registers	
TX Period for 10G	1110	100
TX Fractional Nano-second Adjustment for 10G	1112	102
TX Nano-second Adjustment for 10G	1113	104
TX Period for 10M/100M/1G	1118	108
TX Fractional Nano-second Adjustment for 10M/100M/1G/ 2.5G	111A	10A
TX Nano-second Adjustment for 10M/100M/1G/2.5G	111B	10C
RX Time St	amp Registers	
RX Period for 10G	0110	120
RX Fractional Nano-second Adjustment for 10G	0112	122
RX Nano-second Adjustment for 10G	0113	124
RX Period for 10M/100M/1G	0118	128



# intel

Register Names (10-Gbps Ethernet MAC)	Offset (10-Gbps Ethernet MAC)	Offset (LL Ethernet 10G MAC)
RX Fractional Nano-second Adjustment for 10M/100M/1G/ 2.5G	011A	12A
RX Nano-second Adjustment for 10M/100M/1G/2.5G	011B	12C
All TX Statistics Registers	1Cxx	14x
All RX Statistics Registers	0Cxx	1Cx
Status	Registers	
ECC Error Status	Not applicable	240
ECC Error Enable	Not applicable	241

# **5.2. Register Access Definition**

#### Table 22.Types of Register Access

Access	Definition
RO	Read only.
RW	Read and write.
RWC	Read, and write and clear. The user application writes 1 to the register bit(s) to invoke a defined instruction. The IP clears the bit(s) upon executing the instruction.

# **5.3. Primary MAC Address**

#### Table 23. Primary MAC Address

Word Offset	Register Name	Description	Access	HW Reset Value
0x0010	primary_mac_addr0	6-byte primary MAC address. Configure this register with a non-zero value before you enable	RW	0x0
0x0011	primary_mac_addr1	the MAC IP core for operations. Map the primary MAC address as follows:		
		• primary_mac_addr0: Lower four bytes of the address.		
		• primary_mac_addr1[15:0]: Upper two bytes of the address.		
		• primary_mac_addr1[31:16]: Reserved.		
		Example If the primary MAC address is 00-1C-23-17-4A- CB, set primary_mac_addr0 to 0x23174ACB and primary_mac_addr1 to 0x0000001C. Usage		
		On transmit, the MAC IP core uses this address to fill the source address field in control frames. For data frames from the client, the MAC IP core replaces the source address field with the primary MAC address when the tx_src_addr_override register is set to 1.		
		On receive, the MAC IP core uses this address to filter unicast frames when the EN_ALLUCAST bit of the rx_frame_control register is set to 0.		
		·	cont	inued







Word Offset	Register Name	Description	Access	HW Reset Value
		The MAC IP core drops frames whose destination address is different from the value of the primary MAC address.		



## 5.4. MAC Reset Control Register

This register is used only in 10G, 1G/10G, and 10M/100M/1G/10G operating modes.

Table 24.MAC Reset Control Register

Word Offset	Register Name	Description	Access	HW Reset Value
0x001F 0x08FF	mac_reset_control	<ul> <li>The user application can use the specified bits in this register to reset the MAC datapaths. The effect is the same as asserting the tx_rst_n or rx_rst_n signals.</li> <li>Bit 0—TX datapath reset.</li> <li>0: Stops the reset process.</li> <li>1: Starts the reset process.</li> <li>Bits 7:1—reserved.</li> <li>Bits 8—RX datapath reset.</li> <li>0: Stops the reset process.</li> <li>1: Starts the reset process.</li> <li>2: Starts the reset process.</li> <li>2: Starts the reset process.</li> <li>3: Starts the reset process.</li> <li>3: Starts the reset process.</li> <li>2: Starts the reset process.</li> <li>3: Starts the reset process.</li> <li>4: Starts the reset process.</li> <li>5: Starts the reset process.</li> <li>5: Starts the reset process.</li> <li>5: Starts the reset process.</li> <li>6: Starts the reset process.</li> <li>7: Starts the reset process.</li> <li>7: Starts the reset process.</li> <li>8: Starts the reset process.</li> <li>9: Starts the reset pr</li></ul>	RW	0x0

# 5.5. TX Configuration and Status Registers

#### Table 25. TX Configuration and Status Registers

Word Offset	Register Name	Description	Access	HW Reset Value
0x0020	tx_packet_control	<ul> <li>Bit 0—configures the TX path.</li> <li>0: Enables the TX path.</li> <li>1: Disables the TX path. The MAC IP core indicates a backpressure on the Avalon streaming transmit data interface by deasserting the avalon_st_tx_ready signal. When disabled, the IP core stops generating new pause and PFC frames.</li> <li>Bits 31:1—reserved.</li> <li>You can change the value of this register as necessary. If the TX path is disabled while a frame is being transmitted, the MAC IP core completes the transmission before disabling the TX path.</li> </ul>	RW	0x0
0x0022	tx_transfer_status	<ul> <li>The MAC sets the following bits to indicate the status of the TX datapath.</li> <li>Bits 7:0-reserved.</li> <li>Bit 8: TX datapath status.</li> <li>0: The TX datapath is idle.</li> <li>1: A TX data transfer is in progress.</li> <li>Bits 11:9-reserved.</li> <li>Bit 12: TX datapath reset status.</li> <li>0: The TX datapath is not in reset.</li> <li>1: The TX datapath is in reset.</li> </ul>	RO	0x0





Word Offset	Register Name	Description	Access	HW Reset Value
0x0024	tx_pad_control	<ul> <li>Bit 0—padding insertion enable on transmit.</li> <li>0: Disables padding insertion. The client must ensure that the length of the data frame meets the minimum length as required by the IEEE 802.3 specifications.</li> <li>1: Enables padding insertion. The MAC IP core inserts padding bytes into the data frames from the client to meet the minimum length as required by the IEEE 802.3 specifications.</li> <li>When padding insertion is enabled, you must set tx_crc_control[] to 0x3 to enable CRC insertion.</li> <li>Bits 31:1—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x1
0x0026	tx_crc_control	<ul> <li>Bit 0—always set this bit to 1.</li> <li>Bit 1—configures CRC insertion.</li> <li>0: Disables CRC insertion. The client must provide the CRC field and ensure that the length of the data frame meets the minimum required length.</li> <li>1: Enables CRC insertion. The MAC IP core computes the CRC field and inserts it into the data frame.</li> <li>Bits 31:2—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x3
0×0028	tx_preamble_control <sup>(7)</sup>	<ul> <li>Bit 0—configures the preamble passthrough mode on transmit.</li> <li>0: Disables preamble passthrough. The MAC IP core inserts the standard preamble specified by the IEEE 802.3 specifications into the data frame.</li> <li>1: Enables preamble passthrough. The MAC IP core identifies the first 8 bytes of the data frame from the client as a custom preamble.</li> <li>Bits 31:1—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x0
0x002A	tx_src_addr_override	<ul> <li>Bit 0—configures source address override.</li> <li>0: Disables source address override. The client must fill the source address field with a valid address</li> <li>1: Enables source address override. The MAC IP core overwrites the source address field in data frames with the primary MAC address specified in the tx_primary_mac_addr0 and tx_primary_mac_addr1 registers.</li> <li>Bits 31:1—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x0

<sup>(7)</sup> This register is used only when you turn on Enable preamble pass-through mode option. It is reserved when not used.

# intel.

Word Offset	Register Name	Description	Access	HW Reset Value
0x002C	tx_frame_maxlength	<ul> <li>Bits 15:0—specify the maximum allowable frame length. The MAC IP core uses this register only for the purpose of collecting statistics. When the length of the data frame from the client exceeds this value, the MAC IP core asserts the avalon_st_txstatus_error[1] signal to flag the frame as oversized. The MAC IP core then forwards the oversized frame through the transmit datapath as is.</li> <li>Bits 31:16—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x5EE (1518)
0x002D	tx_vlan_detection	<ul> <li>Bit 0—TX VLAN detection disable.</li> <li>0: The MAC detects VLAN and stacked VLAN frames.</li> <li>1: The MAC does not detect VLAN and stacked VLAN frames. When received, the MAC treats them as basic frames and considers their tags as payload bytes.</li> <li>Bits 31:1—reserved.</li> </ul>	RW	0x0
0x002E 0x081E	tx_ipg_10g	<ul> <li>Bit 0—use this bit to specify the average IPG for operating speed of 10 Gbps.</li> <li>0: Sets the average IPG to 8 bytes.</li> <li>1: Sets the average IPG to 12 bytes.</li> <li>Bits 31:1—reserved.</li> <li>The Unidirectional feature does not support an average IPG of 8 bytes.</li> <li>If you turn on Use legacy Ethernet 10G MAC Avalon memory-mapped interface, the word offset is 0x081E. Otherwise, the word offset is 0x002E.</li> </ul>	RW	0x1
0x002F 0x081F	tx_ipg_10M_100M_1G	<ul> <li>Bits 3:0—use these bits to specify the average IPG for operating speed of 10 Mbps, 100 Mbps or 1 Gbps. Valid values are between 8 to 15 bytes.</li> <li>Bits 31:4—reserved.</li> <li>If you turn on Use legacy Ethernet 10G MAC Avalon memory-mapped interface, the word offset is 0x081F. Otherwise, the word offset is 0x002F.</li> </ul>	RW	0x0C
0x003E	tx_underflow_counter0	36-bit error counter that collects the number of truncated TX frames when TX buffer underflow	RO	0x0
0×003F	tx_underflow_counter1	<ul> <li>tx_underflow_counter0: Lower 32 bits of the error counter.</li> <li>tx_underflow_counter1[3:0]: Upper 4 bits of the error counter.</li> <li>tx_underflow_counter1[31:4]—reserved.</li> <li>To read the counter, read the lower 32 bits followed by the upper 4 bits. The IP core clears the counter after a read.</li> </ul>		



# intel

# **5.6. Flow Control Registers**

#### Table 26. Flow Control Registers

Word Offset	Register Name	Description	Access	HW Reset Value
0x0040	tx_pauseframe_control	<ul> <li>Bits 1:0—configures the transmission of pause frames.</li> <li>00: No pause frame transmission.</li> <li>01: Trigger the transmission of an XON pause frame (pause quanta = 0), if the transmission is not disabled by other conditions.</li> <li>10: Trigger the transmission of an XOFF pause frame (pause quanta = tx_pauseframe_quanta register), if the transmission is not disabled by other conditions.</li> <li>11: Reserved. This setting does not trigger any action.</li> <li>Bits 31:2—reserved.</li> <li>Changes to this self-clearing register affects the next transmission of a pause frame.</li> </ul>	RW	0x0
0x0042	tx_pauseframe_quanta	<ul> <li>Bits 15:0—pause quanta in unit of quanta, 1 unit = 512 bits time. The MAC IP core uses this value when it generates XOFF pause frames. An XOFF pause frame with a quanta value of 0 is equivalent to an XON frame.</li> <li>Bits 31:16—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x0
0x0043	tx_pauseframe_holdoff_quant a	<ul> <li>Bits 15:0—specifies the gap between two consecutive transmissions of XOFF pause frames in unit of quanta, 1 unit = 512 bits time. The gap prevents back-to-back transmissions of pause frames, which may affect the transmission of data frames.</li> <li>Bits 31:16—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x1
0x0044	tx_pauseframe_enable	<ul> <li>Bit 0—configures the transmission of pause frames. This bit affects pause frame requests from both register and vector settings.</li> <li>0: Disables pause frame transmission.</li> <li>1: Enables pause frame transmission, if TX path is enabled by tx_packet_control.</li> <li>Bits 2:1—specifies the trigger for pause frame requests.</li> <li>00: Accepts pause frame requests only from vector setting, avalon_st_pause_data.</li> <li>01: Accepts pause frame requests only from register setting, tx_pauseframe_control.</li> <li>10 / 11: Reserved.</li> <li>Bits 31:3—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x1
0x0046	tx_pfc_priority_enable <sup>(8)</sup>	Enables priority-based flow control on the TX	RW	0x0



# intel

Word Offset	Register Name	Description	Access	HW Reset Value
		<ul> <li>Bits 7:0—setting bit <i>n</i> enables priority-based flow control for priority queue <i>n</i>. For example, setting tx_pfc_priority_enable[0] enables queue 0.</li> <li>Bits 31:8—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>		
0x0048	pfc_pause_quanta_0 <sup>(8)</sup>	Specifies the pause quanta for each priority queue.	RW	0x0
0x0049	pfc_pause_quanta_1 <sup>(8)</sup>	<ul> <li>Bits 15:0—pfc_pause_quanta_n[15:0]</li> </ul>		
0x004A	pfc_pause_quanta_2 <sup>(8)</sup>	<ul> <li>specifies the pause length for priority queue n in quanta unit, where 1 unit = 512 bits time.</li> <li>Bits 31:16—reserved.</li> <li>Configure these registers before you enable the MAC IP core for operations.</li> </ul>		
0x004B	pfc_pause_quanta_3 <sup>(8)</sup>			
0x004C	pfc_pause_quanta_4 <sup>(8)</sup>			
0x004D	pfc_pause_quanta_5 <sup>(8)</sup>			
0x004E	pfc_pause_quanta_6 <sup>(8)</sup>			
0x004F	pfc_pause_quanta_7 <sup>(8)</sup>			
0x0058	pfc_holdoff_quanta_0 <sup>(8)</sup>	Specifies the gap between two consecutive transmissions of XOFF pause frames in unit of	RW	0x1
0x0059	pfc_holdoff_quanta_1 <sup>(8)</sup>	quanta, 1 unit = 512 bits time. The gap prevents back-to-back transmissions of pause frames,		
0x005A	pfc_holdoff_quanta_2 <sup>(8)</sup>	which may affect the transmission of data		
0x005B	pfc_holdoff_quanta_3 <sup>(8)</sup>	<pre>frames.     frames.     Bits 15:0- pfc_holdoff_quanta_n[15:0]     specifies the gap for priority queue n.     Bits 31:16-reserved.     Configure these registers before you enable the     MAC IP core for operations.</pre>		
0x005C	pfc_holdoff_quanta_4 <sup>(8)</sup>			
0x005D	pfc_holdoff_quanta_5 <sup>(8)</sup>			
0x005E	pfc_holdoff_quanta_6 <sup>(8)</sup>			
0x005F	pfc_holdoff_quanta_7 <sup>(8)</sup>			

<sup>(8)</sup> This register is used only when you turn on the Enable preamble pass-through mode option. It is reserved when not used.



# intel.

# 5.7. Unidirectional Control Registers

#### Table 27. Unidirectional Control Registers

Word Offset	Register Name	Description	Access	HW Reset Value
0×0070	tx_unidir_control <sup>(9)</sup>	<ul> <li>Bit 0—configures the unidirectional feature on the TX path.</li> <li>0: Disables unidirectional feature.</li> <li>1: Enables unidirectional feature.</li> <li>Bit 1—configures remote fault sequence generation when the unidirectional feature is enabled on the TX path.</li> <li>0: Enable remote fault sequence generation on detecting local fault.</li> <li>1: Disable remote fault sequence generation.</li> <li>Bit 2—configures user-triggered remote fault notification when the unidirectional feature is enabled on the TX path.</li> <li>0: Default setting.</li> <li>1: The IP core sends remote fault notifications continuously until this bit is cleared.</li> <li>Bits 31:3—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x0

# 5.8. RX Configuration and Status Registers

#### Table 28. RX Configuration and Status Registers

0x00A0rx_transfer_control• Bit 0-RX path enable. 0: Enables the RX path. 1: Disables the RX path. The MAC IP core drops all incoming frames. • Bits 31:1-reserved. A change of value in this register takes effect at a packet boundary. Any transfer in progress is not affected.RW0x00x00A2rx_transfer_statusThe MAC sets the following bits to indicate the status of the RX datapath. • Bits 7:0-reserved. • Bits 11:9-reserved. • Bits 11:9-reserved. • Bits 12: RX datapath reset status. • Bits 12: RX datapath is int in reset. • The RX datapath is in reset.RO0x0	Word Offset	Register Name	Description	Access	HW Reset Value
status of the RX datapath. <ul> <li>Bits 7:0—reserved.</li> <li>Bit 8: RX datapath status.</li> <li>0: The RX data transfer is in progress.</li> <li>Bits 11:9—reserved.</li> <li>Bit 12: RX datapath reset status.</li> <li>0: The RX datapath is not in reset.</li> </ul>	0x00A0	rx_transfer_control	<ul> <li>0: Enables the RX path.</li> <li>1: Disables the RX path. The MAC IP core drops all incoming frames.</li> <li>Bits 31:1—reserved.</li> <li>A change of value in this register takes effect at a packet boundary. Any transfer in progress is not</li> </ul>	RW	0x0
	0x00A2	rx_transfer_status	<ul> <li>status of the RX datapath.</li> <li>Bits 7:0-reserved.</li> <li>Bit 8: RX datapath status.</li> <li>0: The RX datapath is idle.</li> <li>1: An RX data transfer is in progress.</li> <li>Bits 11:9-reserved.</li> <li>Bit 12: RX datapath reset status.</li> <li>0: The RX datapath is not in reset.</li> </ul>	RO	0x0

<sup>&</sup>lt;sup>(9)</sup> This register is used when you turn on **Enable unidirectional feature**. It is reserved when not used.



# intel

Word Offset	Register Name	Description	Access	HW Reset Value
0x00A4	rx_padcrc_control	<ul> <li>Bits [1:0]—Padding and CRC removal on receive.</li> <li>00: Retains the padding bytes and CRC field, and forwards them to the client.</li> <li>01: Retains only the padding bytes. The MAC IP core removes the CRC field before it forwards the RX frame to the client.</li> <li>11: Removes the padding bytes and CRC field before the RX frame is forwarded to the client.</li> <li>10: Reserved.</li> <li>Bits 31:2—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0×1
0x00A6	rx_crccheck_control	<ul> <li>CRC checking on receive.</li> <li>Bit 0—always set this bit to 0.</li> <li>Bit 1—CRC checking enable.</li> <li>0: Ignores the CRC field.</li> <li>1: Checks the CRC field and reports the status to avalon_st_rx_error[1] and avalon_st_rxstatus_error.</li> <li>Bits 31:2—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x2
0x00A8	rx_custom_preamble_forward	<ul> <li>Bit 0—configures the forwarding of the custom preamble to the client.</li> <li>0: Removes the custom preamble from the RX frame.</li> <li>1: Retains and forwards the custom preamble to the client.</li> <li>Bits 31:1—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0×0
0x00AA	<pre>rx_preamble_control<sup>(10)</sup></pre>	<ul> <li>Bit 0—preamble passthrough enable on receive.</li> <li>0: Disables preamble passthrough. The MAC IP core checks for START and SFD during packet decapsulation process.</li> <li>1: Enables preamble passthrough. The MAC IP core checks only for START during packet decapsulation process.</li> <li>Bits 31:1—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x0
0x00AC	rx_frame_control	Configure this register before you enable the MAC IP core for operations. Bit O-EN_ALLUCAST O: Filters RX unicast frames using the primary MAC address. The MAC IP core drops unicast frames with a destination address other than the primary MAC address. 1: Accepts all RX unicast frames.	RW	0x3

<sup>&</sup>lt;sup>(10)</sup> This register is used only when you turn on the **Enable preamble pass-through mode** option. It is reserved when not used.





Word Offset	Register Name	Description	Access	HW Rese Value
		Setting this bit and the EN_ALLMCAST to 1 puts the MAC IP core in the promiscuous mode.		
		<ul> <li>Bit 1—EN_ALLMCAST</li> <li>O: Drops all RX multicast frames.</li> <li>1: Accepts all RX multicast frames.</li> <li>Setting this bit and the EN_ALLUCAST bit to 1 is equivalent to setting the MAC IP core to the promiscuous mode.</li> </ul>		
		Bit 2—reserved.	1	
		<ul> <li>Bit 3—FWD_CONTROL. When you turn on the</li> <li>Priority-based Flow Control parameter, this bit affects all control frames except the IEEE 802.3 pause frames and priority-based control frames. When the Priority-based Flow Control parameter is not enabled, this bit affects all control frames except the IEEE 802.3 pause frames.</li> <li>0: Drops the control frames.</li> <li>1: Forwards the control frames to the client.</li> </ul>		
		Bit 4—FWD_PAUSE 0: Drops pause frames. 1: Forwards pause frames to the client.		
		Bit 5—IGNORE_PAUSE 0: Processes pause frames. 1: Ignores pause frames.		
		Bits 15:6—reserved.		
		<ul><li>Bit 16—EN_SUPP0</li><li>0: Disables the use of supplementary address 0.</li><li>1: Enables the use of supplementary address 0.</li></ul>		
		Bit 17—EN_SUPP1 0: Disables the use of supplementary address 1. 1: Enables the use of supplementary address 1.		
		Bit 18—EN_SUPP2 0: Disables the use of supplementary address 2. 1: Enables the use of supplementary address 2.		
		Bit 19—EN_SUPP3 0: Disables the use of supplementary address 3. 1: Enables the use of supplementary address 3.		
		Bits 31:20—reserved.		
0x00AE	rx_frame_maxlength	<ul> <li>Bits 15:0—specify the maximum allowable frame length. The MAC asserts the avalon_st_rx_error[3] signal when the length of the RX frame exceeds the value of this register.</li> <li>Bits 16:31—reserved.</li> </ul>	RW	1518
		Configure this register before you enable the MAC IP core for operations.		



# intel

Word Offset	Register Name	Description	Access	HW Reset Value
0x00AF	rx_vlan_detection	<ul> <li>Bit 0—RX VLAN detection disable.</li> <li>0: The MAC detects VLAN and stacked VLAN frames.</li> <li>1: The MAC does not detect VLAN and stacked VLAN frames. When received, the MAC treats them as basic frames and considers their tags as payload bytes.</li> <li>Bits 31:1—reserved.</li> </ul>	RW	0x0
0x00B0	rx_frame_spaddr0_0	You can specify up to four 6-byte supplementary addresses:	RW	0x0
0x00B1	rx_frame_spaddr0_1	<ul> <li>rx_framedecoder_spaddr0_0/1</li> </ul>		
0x00B2	rx_frame_spaddr1_0	• rx_framedecoder_spaddr1_0/1		
0x00B3	rx_frame_spaddr1_1	<ul> <li>rx_framedecoder_spaddr2_0/1</li> <li>rx_framedecoder_spaddr3_0/1</li> </ul>		
0x00B4	rx_frame_spaddr2_0	Configure the supplementary addresses before you enable the MAC RX datapath. Map the		
0x00B5	rx_frame_spaddr2_1	supplementary addresses to the respective registers in the same manner as the primary MAC		
0x00B6	rx_frame_spaddr3_0	address. Refer to the description of primary_mac_addr0 and		
0x00B7	rx_frame_spaddr3_1	<ul> <li>primary_macaddr1.The MAC IP core uses the supplementary addresses to filter unicast frames when the following conditions are set:</li> <li>The use of the supplementary addresses are enabled using the respective bits in the rx_frame_control register.</li> <li>The en_allucast bit of the rx_frame_control register is set to 0.</li> </ul>		
0x00C0	rx_pfc_control <sup>(11)</sup>	<ul> <li>Bits 7:0—enables priority-based flow control on the RX datapath. Setting bit <i>n</i> to 0 enables priority-based flow control for priority queue <i>n</i>. For example, setting rx_pfc_control[0] to 0 enables queue 0.</li> <li>Bits 15:9—reserved.</li> <li>Bit 16—configures the forwarding of priority- based control frames to the client.</li> <li>0: Drops the control frames.</li> <li>1: Forwards the control frames to the client.</li> <li>Bits 31:17—reserved.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x1
0x00FC	rx_pktovrflow_error	36-bit error counter that collects the number of	RO	0x0
0x00FD		<ul> <li>RX frames that are truncated when a FIFO buffer overflow persists:</li> <li>0x00FC = Lower 32 bits of the error counter.</li> <li>0x00FD = Upper 4 bits of the error counter occupy bits [3:0]. Bits [31:4] are unused.</li> </ul>		inued

<sup>&</sup>lt;sup>(11)</sup> This register is used only when you turn on the **Enable priority-based flow control (PFC)** option. It is reserved when not used.







Word Offset	Register Name Description		Access	HW Reset Value
		To read the counter, read the lower 32 bits followed by the upper 4 bits. The IP core clears the counter after a read.		
0x00FE 0x00FF	rx_pktovrflow_etherStatsDro pEvents	<ul> <li>36-bit error counter that collects the number of RX frames that are dropped when FIFO buffer overflow persists:</li> <li>0x00FE = Lower 32 bits of the error counter.</li> <li>0x00FF = Upper 4 bits of the error counter occupy bits [3:0]. Bits [31:4] are unused.</li> <li>To read the counter, read the lower 32 bits followed by the upper 4 bits. The IP core clears the counter after a read.</li> </ul>	RO	0x0

#### **Related Information**

- Length Checking on page 48
- Statistics Registers on page 92



# 5.9. Timestamp Registers

The TX and RX timestamp registers are available when you turn on the **Enable time stamping** parameter. Otherwise, these registers are reserved.

Word Offset	Register Name	Description	Access	HW Reset Value
0×0100	tx_period_10G	<ul> <li>Specifies the clock period for the timestamp adjustment on the datapaths for 10G and 10M/100M/1G/2.5G/5G/10G (USXGMII) operations. The MAC IP core multiplies the value of this register by the number of stages separating the actual timestamp and XGMII bus.</li> <li>Bits 0 to 15—period in fractional nanoseconds.</li> <li>Bits 16 to 19—period in nanoseconds.</li> <li>Bits 20 to 31—reserved. Set these bits to 0.</li> <li>The default value is 3.2 ns for 312.5 MHz clock. Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x33333
0x0102	tx_fns_adjustment_10G	<ul> <li>Static timing adjustment in fractional nanoseconds on the datapaths for 10G and 10M/100M/1G/2.5G/5G/10G (USXGMII) operations.</li> <li>Bits 0 to 15—adjustment period in fractional nanoseconds.</li> <li>Bits 16 to 31—reserved. Set these bits to 0.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> <li>For timing adjustment calculations, refer to the related links.</li> </ul>	RW	0x0
0x0104	tx_ns_adjustment_10G	<ul> <li>Static timing adjustment in nanoseconds on the datapaths for 10G and 10M/100M/1G/2.5G/5G/10G (USXGMII) operations.</li> <li>Bits 0 to 15—adjustment period in nanoseconds.</li> <li>Bits 16 to 31—reserved. Set these bits to 0.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> <li>For timing adjustment calculations, refer to the related links.</li> </ul>	RW	0x0
0x0108	tx_period_mult_speed	<ul> <li>Specifies the clock period for timestamp adjustment on the datapaths for 10M/ 100M/1G operations. The MAC IP core multiplies the value of this register by the number of stages separating the actual timestamp and GMII/MII bus.</li> <li>Bits 0 to 15—period in fractional nanoseconds.</li> <li>Bits 16 to 19—period in nanoseconds.</li> <li>Bits 20 to 31—reserved. Set these bits to 0.</li> <li>The default value is 8 ns for 125 MHz clock. Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x80000

#### Table 29.Timestamp Registers





Word Offset	Register Name	Description	Access	HW Reset Value
		The IP core automatically sets the clock period for 1G/2.5G configurations. For 1G, the clock period is set to 16 ns for 62.5 MHz clock; for 2.5G, the clock period is 6.4 ns for 156.25 MHz clock.		
0x0120	rx_period_10G	<ul> <li>Specifies the clock period for the timestamp adjustment on the datapaths for 10G and 10M/100M/1G/2.5G/5G/10G (USXGMII) operations. The MAC IP core multiplies the value of this register by the number of stages separating the actual timestamp and XGMII bus.</li> <li>Bits 0 to 15—period in fractional nanoseconds.</li> <li>Bits 16 to 19—period in nanoseconds.</li> <li>Bits 20 to 31—reserved. Set these bits to 0.</li> <li>The default value is 3.2 ns for 312.5 MHz clock. Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x33333
0x0122	rx_fns_adjustment_10G	<ul> <li>Static timing adjustment in fractional nanoseconds on the datapaths for 10G and 10M/100M/1G/2.5G/5G/10G (USXGMII) operations.</li> <li>Bits 0 to 15—adjustment period in fractional nanoseconds.</li> <li>Bits 16 to 31—reserved. Set these bits to 0.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> <li>For timing adjustment calculations, refer to the related links.</li> </ul>	RW	0x0
0x0124	rx_ns_adjustment_10G	<ul> <li>Static timing adjustment in nanoseconds on the datapaths for 10G and 10M/100M/1G/2.5G/5G/10G (USXGMII) operations.</li> <li>Bits 0 to 15—adjustment period in nanoseconds.</li> <li>Bits 16 to 31—reserved. Set these bits to 0.</li> <li>Configure this register before you enable the MAC IP core for operations.</li> <li>For timing adjustment calculations, refer to the related links.</li> </ul>	RW	0x0
0x0128	rx_period_mult_speed	<ul> <li>Specifies the clock period for timestamp adjustment on the datapaths for 10M/ 100M/1G operations. The MAC IP core multiplies the value of this register by the number of stages separating the actual timestamp and GMII/MII bus.</li> <li>Bits 0 to 15—period in fractional nanoseconds.</li> <li>Bits 16 to 19—period in nanoseconds.</li> <li>Bits 20 to 31—reserved. Set these bits to 0.</li> <li>The default value is 8 ns for 125 MHz clock. Configure this register before you enable the MAC IP core for operations.</li> </ul>	RW	0x80000

# intel.

Word Offset	Register Name	Description	Access	HW Rese Value
		The IP core automatically sets the clock period for 1G/2.5G configurations. For 1G, the clock period is set to 16 ns for 62.5 MHz clock; for 2.5G, the clock period is 6.4 ns for 156.25 MHz clock.		
0x10A	tx_fns_adjustment_mult_speed	Static timing adjustment in fractional nanoseconds on the datapaths for 10M/ 100M/1G/2.5G operations.	RW	0x0
		<ul> <li>Bits 0 to 15—adjustment period in fractional nanoseconds.</li> </ul>		
		• Bits 16 to 31—reserved. Set these bits to 0.		
		Configure this register before you enable the MAC IP core for operations.		
		For timing adjustment calculations, refer to the related links.		
0x10C	tx_ns_adjustment_mult_speed	Static timing adjustment in nanoseconds on the datapaths for 10M/100M/1G/2.5G operations.	RW	0x0
		<ul> <li>Bits 0 to 15—adjustment period in nanoseconds.</li> </ul>		
		Bits 16 to 31—reserved. Set these bits to 0.		
		Configure this register before you enable the MAC IP core for operations.		
		For timing adjustment calculations, refer to the related links.		
0x12A	rx_fns_adjustment_mult_speed	Static timing adjustment in fractional nanoseconds on the datapaths for 10M/ 100M/1G/2.5G operations.	RW	0x0
		Bits 0 to 15—adjustment period in fractional nanoseconds.		
		• Bits 16 to 31—reserved. Set these bits to 0.		
		Configure this register before you enable the MAC IP core for operations.		
		For timing adjustment calculations, refer to the related links.		
0x12C	rx_ns_adjustment_mult_speed	Static timing adjustment in nanoseconds on the datapaths for 10M/100M/1G/2.5G operations.	RW	0x0
		Bits 0 to 15—adjustment period in nanoseconds.		
		Bits 16 to 31—reserved. Set these bits to 0.		
		Configure this register before you enable the MAC IP core for operations.		
		For timing adjustment calculations, refer to the related links.		
0x110	tx_asymmetry	Specifies the asymmetry value and direction of arithmetic operation.	RW	0x0





Word Offset	Register Name	Description	Access	HW Reset Value
		<ul> <li>Bits 0 to 16—asymmetry value.</li> <li>Bit 17—direction.</li> <li>Set to 0—add asymmetry value to correction field (CF).</li> <li>Set to 1—minus asymmetry value from CF.</li> <li>Bit 18—enable bit.</li> </ul>		
0x112	tx_p2p	<ul> <li>Specifies the direction of arithmetic operation for meanPathDelay.</li> <li>Bit 0- direction. <ul> <li>Set to 0-add meanPathDelay value to CF.</li> <li>Set to 1-minus meanPathDelay value from CF.</li> </ul> </li> <li>Bits 1 to 30-reserved.</li> </ul>	RW	0x0
0x114	tx_cf_err_stat	<ul> <li>Bits 0—error status bit to indicate that ingress correction field is equal to the absolute maximum, 64'h7FF_FFFF_FFFF_FFFF.</li> <li>Bits 0 to 15—reserved.</li> <li>Bit 16—error status bit to indicate that egress correction field is equal or larger than absolute maximum, 64'h7FFF_FFFF_FFFF.</li> <li>Bit 17—error status bit to indicate that residence time is equal or larger than 4 seconds.</li> <li>Bit 18—error status bit to indicate that residence time is a negative value.</li> <li>Bits 19 to 31—reserved.</li> </ul>	RW1C	0x0
0x12E	rx_p2p_mpd_ns	<ul> <li>meanPathDelay valid and value in ns.</li> <li>The peer-to-peer mechanism delivers</li> <li>meanPathDelay for each ingress port. This needs to be added to the Sync packet's correction field before the packet is sent out on egress port. Thus, the egress port might add any of the ingress ports'</li> <li>'meanPathDelay'. The value to be added at the egress port should correspond to the ingress port on which the Sync packet has arrived.</li> <li>Bit 30—Indicates meanPathDelay is valid.</li> <li>Bits 0 to 29—meanPathDelay value in nanosecond.</li> <li>Bit 31—reserved.</li> </ul>	RW	0x0
0x130	rx_p2p_mpd_fns	<ul> <li>Bits 0 to 15—meanPathDelay value in fractional nanosecond.</li> <li>Bits 16 to 31—reserved.</li> </ul>	RW	0x0

#### **Related Information**

Calculating Timing Adjustments on page 89





### 5.9.1. Calculating Timing Adjustments

You can derive the required timing adjustments in ns and fns from the hardware PMA delay.

Table 31.	Hardware I	PMA Delay	
-----------	------------	-----------	--

Туре	Device	PMA Mode	Lat	ency	MAC Configurations
		(bit)	ТХ	RX	
Digital <sup>(12)</sup>	Arria V GZ Stratix V	40	123 UI	87 UI	10GbE 10G of 10M-10GbE
		32	99 UI	84 UI	10GbE
		10	53 UI	26 UI	1G/100M/10M of 10M-10GbE
	Arria V GX/GT/SX/ST	10	42 UI	44 UI	1G/2.5GbE
	Intel Arria 10	40	147 UI	66.5 UI	10GbE 10G of 10M-10GbE
		32	123 UI	58.5 UI	10GbE 10G of 10M-10GbE
		10	43 UI	24.5 UI	1G/100M/10M of 10M-10GbE 1G/2.5GbE
	Intel Cyclone 10 GX	40	147 UI	66.5 UI	10GbE 10G of 10M-10GbE
		32	123 UI	58.5 UI	10GbE 10G of 10M-10GbE
		10	43 UI	24.5 UI	1G/100M/10M of 10M-10GbE 1G/2.5GbE
	Intel Stratix 10	40	127 UI	48.5 UI	10GbE 10G of 10M-10GbE
		32	107 UI	44.5 UI	10GbE 10G of 10M-10GbE
		10	43 UI	26.5 UI	1G/100M/10M of 10M-10GbE 1G/2.5GbE
Analog <sup>(13)</sup>	Arria V Stratix V				
	Arria V GX/GT/SX/ST	_	-1.1 ns	1.75 ns	All
	Intel Arria 10				
	Intel Cyclone 10 GX				
	Intel Stratix 10		0.69 ns	3.54 ns	10G of 1G/2.5G/10Gbe
			0.18 ns	3.03 ns	1G/2.5GbE

 $<sup>^{(12)}</sup>$  For 10G, 1 UI is 97 ps. For 2.5G, 1 UI is 320 ps. For 10M/100M/1G,1 UI is 800 ps.

<sup>&</sup>lt;sup>(13)</sup> Valid for the HSSI clock routing using periphery clock. Other clocking scheme might result in deviation of a few ns.





The example below shows the required calculation for a 10M – 10GbE design targeting a Stratix V device.

#### Table 32. Example: Calculating RX Timing Adjustments for 10M - 10GbE Design in a Stratix V Device

Step	Description	10G	10M, 100M or 1G
1	Identify the digital latency for the device.	For Stratix V using the PMA mode of 40 bits, the digital latency is 87 UI.	For Stratix V using the PMA mode of 10 bits, the digital latency is 26 UI.
2	Convert the digital latency in UI to ns.	87 UI * 0.097 = 8.439 ns	26 UI * 0.8 = 20.8 ns
3	Add the analog latency to the digital latency in ns.	8.439 ns + 1.75 ns = 10.189 ns	20.8 ns + 1.75 ns = 22.55 ns
4	Add any external PHY delay to the total obtained in step 3. In this example, an external PHY delay of 1 ns is assumed.	10.189 ns + 1 ns = 11.189 ns	22.55 ns + 1 ns = 23.55 ns
5	Convert the total latency to ns and fns in hexadecimal.	ns: 0xB fns: 0.189 * 65536 = 0x3062	ns: 0x17 fns: 0.55 * 65536 = 0x8CCC
6	Configure the respective registers.	<pre>rx_ns_adjustment_10G = 0xB rx_fns_adjustment_10G = 0x3062</pre>	<pre>rx_ns_adjustment_mult_speed = 0x17 rx_fns_adjustment_mult_speed = 0x8CCC</pre>

### **Related Information**

Timestamp Registers on page 85





# **5.10. ECC Registers**

The ECC registers are used when you turn on **Enable ECC on memory blocks**. They are reserved when not used.

#### Table 33. ECC Registers

Word Offset	Register Name	Description	Access	HW Reset Value
0x0240 0x0820	ecc_status	<ul> <li>Bit 0—a value of '1' indicates that an ECC error was detected and corrected. The user application must write 1 to this bit to clear it.</li> <li>Bit 1—a value of '1' indicates that an ECC error was detected but not corrected. The user application must write 1 to this bit to clear it.</li> <li>Bits 31:2—reserved.</li> <li>If you turn on Use legacy Ethernet 10G MAC Avalon memory-mapped interface, the word offset is 0x0820. Otherwise, the word offset is 0x0240.</li> </ul>	RWC	0x0
0x0241 0x0821	ecc_enable	<ul> <li>Bit 0—specifies how detected and corrected ECC errors are reported.</li> <li>0: Reported by the ecc_status[0] register bit only.</li> <li>1: Reported by the ecc_status[0] register bit and the ecc_err_det_corr signal.</li> <li>Bit 1—specifies how detected and uncorrected ECC errors are reported.</li> <li>0: Reported by the ecc_status[0] register bit only.</li> <li>1: Reported by the ecc_status[0] register bit only.</li> <li>1: Reported by the ecc_status[0] register bit and the ecc_err_det_uncorr signal.</li> <li>Bits 31:2—reserved.</li> <li>If you turn on Use legacy Ethernet 10G MAC Avalon memory-mapped interface, the word offset is 0x0821. Otherwise, the word offset is 0x0241.</li> </ul>	RW	0x0



# intel

# **5.11. Statistics Registers**

Statistics counters with prefix tx\_ collect statistics on the TX datapath; prefix rx\_ collect statistics on the RX datapath. The counters collect statistics for the following frames:

- Good frame—error-free frames with a valid frame length.
- Error frame—frames that contain errors or with an invalid frame length.
- Invalid frame—frames that are not supported by the MAC IP core or its current configuration. For example, if the MAC is configured to receive all unicast frames, unicast frames are considered valid because address filtering is disabled. The MAC drops invalid frames.

Most of the statistics counters are 36 bits wide and occupy two offsets. The user application must first read the lower 32 bits followed by the upper 4 bits.

- The lower 32 bits of the counter occupy the first offset.
- The upper 4 bits of the counter occupy bits 3:0 at the second offset.
- Bits 31:5 at the second offset are reserved.

Consider the following guidelines when using the statistics counters:

- Memory-based statistics counters may not be accurate when the MAC IP core receives or transmits back-to-back undersized frames. On the TX datapath, you can enable padding to avoid this situation. Undersized frames are frames with less than 64 bytes.
- Do not access the statistics counters when the TX and RX datapaths reset are in progress. Doing so can lead to unpredictable results.

Word Offset	Register Name	Description	Access	HW Reset Value
0x0140	tx_stats_clr	<ul> <li>Bit 0—Set this register to 1 to clear all TX statistics counters. The IP core clears this bit when all counters are cleared.</li> <li>Bits 31:1—reserved.</li> </ul>	RWC	0x0
0x01C0	rx_stats_clr	<ul> <li>Bit 0—Set this register to 1 to clear all RX statistics counters. The IP core clears this bit when all counters are cleared.</li> <li>Bits 31:1—reserved.</li> </ul>	RWC	0x0
0x0142	tx_stats_framesOK	36-bit statistics counter that collects	RO	0x0
0x0143		the number of frames that are successfully received or transmitted,		
0x01C2	rx_stats_framesOK	including control frames.		
0x01C3				
0x0144	tx_stats_framesErr	36-bit statistics counter that collects	RO	0x0
0x0145		the number of frames received or transmitted with error, including		
0x01C4	rx_stats_framesErr	control frames.		
	1		cont	inued

#### Table 34. TX and RX Statistics Registers

# intel

Word Offset	Register Name	Description	Access	HW Reset Value
0x01C5				
0x01C6	rx_stats_framesCRCErr	36-bit statistics counter that collects the number of RX frames with CRC error.	RO	0x0
				0×0
0x0148 0x0149	tx_stats_octetsOK	64-bit statistics counter that collects the payload length, including the bytes	RO	0x0
0x0149		in control frames. The payload length is the number of data and padding		
0x01C8	rx_stats_octetsOK	<pre>bytes received or transmitted. If the tx_vlan_detection[0] or</pre>		
0,0109		<pre>rx_vlan_detection[0] register bit is set to 1, the VLAN and stacked VLAN tags are counted as part of the TX payload or RX payload respectively.</pre>		
0x014A	tx_stats_pauseMACCtrl_Frames	36-bit statistics counter that collects	RO	0x0
0x014B		the number of valid pause frames received or transmitted.		
0x01CA	rx_stats_pauseMACCtrl_Frames			
0x01CB				
0x014C	tx_stats_ifErrors	36-bit statistics counter that collects	RO	0x0
0x014D		the number of frames received or transmitted that are invalid and with		
0x01CC	rx_stats_ifErrors	error.		
0x01CD				
0x014E	tx_stats_unicast_FramesOK	36-bit statistics counter that collects	RO	0x0
0x014F		the number of good unicast frames received or transmitted, excluding		
0x01CE	rx_stats_unicast_FramesOK	control frames.		
0x01CF				
0x0150	tx_stats_unicast_FramesErr	36-bit statistics counter that collects	RO	0x0
0x0151		the number of unicast frames received or transmitted with error, excluding		
0x01D0	rx_stats_unicast_FramesErr	control frames.		
0x01D1				
0x0152	tx_stats_multicast_FramesOK	36-bit statistics counter that collects	RO	0x0
0x0153		the number of good multicast frames received or transmitted, excluding		
0x01D2	rx_stats_multicast_FramesOK	control frames.		
0x01D3				
0x0154	tx_stats_multicast_FramesErr	36-bit statistics counter that collects	RO	0x0
0x0155		the number of multicast frames received or transmitted with error,		
0x01D4	rx_stats_multicast_FramesErr	excluding control frames.		
0x01D5	1			
	1		cont	inued





Word Offset	Register Name	Description	Access	HW Reset Value
0x0156	tx_stats_broadcast_FramesOK	36-bit statistics counter that collects	RO	0x0
0x0157		the number of good broadcast frames received or transmitted, excluding		
0x01D6	rx_stats_broadcast_FramesOK	control frames.		
0x01D7				
0x0158	tx_stats_broadcast_FramesErr	36-bit statistics counter that collects	RO	0x0
0x0159		the number of broadcast frames received or transmitted with error,		
0x01D8	rx_stats_broadcast_FramesErr	excluding control frames.		
0x01D9				
0x015A	tx_stats_etherStatsOctets	64-bit statistics counter that collects	RO	0x0
0x015B		the total number of octets received or transmitted. This count includes good,		
0x01DA	rx_stats_etherStatsOctets	errored, and invalid frames.		
0x01DB				
0x015C	tx_stats_etherStatsPkts	36-bit statistics counter that collects	RO	0x0
0x015D		the total number of good, errored, and invalid frames received or transmitted.		
0x01DC	rx_stats_etherStatsPkts			
0x01DD				
0x015E	tx_stats_etherStatsUndersizePkts	36-bit statistics counter that collects the number of undersized TX or RX	RO	0x0
0x015F		frames.		
0x01DE	rx_stats_etherStatsUndersizePkts			
0x01DF				
0x0160	tx_stats_etherStatsOversizePkts	36-bit statistics counter that collects	RO	0x0
0x0161		the number of TX or RX frames whose length exceeds the maximum frame		
0x01E0	rx_stats_etherStatsOversizePkts	length specified.		
0x01E1				
0x0162	tx_stats_etherStatsPkts640ctets	36-bit statistics counter that collects	RO	0x0
0x0163		the number of 64-byteTX or RX frames, including the CRC field but		
0x01E2	rx_stats_etherStatsPkts640ctets	excluding the preamble and SFD bytes. This count includes good,		
0x01E3	errored, and invalid frames.			
0x0164	tx_stats_etherStatsPkts65to1270ctets 36-bit statistics counter that co the number of TX or RX frames		RO	0x0
0x0165		between the length of 65 and 127		
0x01E4	rx_stats_etherStatsPkts65to1270ctets	bytes, including the CRC field but excluding the preamble and SFD		
0x01E5		bytes. This count includes good, errored, and invalid frames.		
0x0166	tx_stats_etherStatsPkts128to2550ctet	36-bit statistics counter that collects	RO	0x0
0x0167	s	the number of TX or RX frames between the length of 128 and 255 bytes, including the CRC field but		
		-	con	tinued

# intel

Word Offset	Register Name	Description	Access	HW Reset Value
0x01E6 0x01E7	rx_stats_etherStatsPkts128to2550ctet s	excluding the preamble and SFD bytes. This count includes good, errored, and invalid frames.		
0x0168	tx_stats_etherStatsPkts256to5110ctet	36-bit statistics counter that collects the number of TX or RX frames	RO	0x0
0x0169		between the length of 256 and 511 bytes, including the CRC field but		
0x01E8 0x01E9	rx_stats_etherStatsPkts256to5110ctet s	excluding the preamble and SFD bytes. This count includes good,		
		errored, and invalid frames.		
0x016A	tx_stats_etherStatsPkts512to10230cte ts	36-bit statistics counter that collects the number of TX or RX frames	RO	0x0
0x016B		between the length of 512 and 1,023 bytes, including the CRC field but		
0x01EA	rx_stats_etherStatsPkts512to10230cte ts	excluding the preamble and SFD bytes. This count includes good,		
0x01EB		errored, and invalid frames.		
0x016C	tx_stats_etherStatPkts1024to1518Octe	36-bit statistics counter that collects the number of TX or RX frames	RO	0x0
0x016D		between the length of 1,024 and 1,518 bytes, including the CRC field but		
0x01EC	rx_stats_etherStatPkts1024to15180cte	excluding the preamble and SFD		
0x01ED	ts bytes. This count includes good, errored, and invalid frames.			
0x016E	tx_stats_etherStatsPkts1519toXOctets	36-bit statistics counter that collects the number of TX or RX frames equal	RO	0x0
0x016F		or more than the length of 1,519		
0x01EE	rx_stats_etherStatsPkts1519toXOctets	bytes, including the CRC field but excluding the preamble and SFD		
0x01EF		bytes. This count includes good, errored, and invalid frames.		
0x01F0	rx_stats_etherStatsFragments	36-bit statistics counter that collects	RO	0x0
0x01F1		the total number of RX frames with length less than 64 bytes and CRC error. The MAC does not drop these frames.		
0x01F2	rx_stats_etherStatsJabbers	36-bit statistics counter that collects	RO	0x0
0x01F3		the number of oversized RX frames with CRC error. The MAC does not drop these frames.		
0x01F4	rx_stats_etherStatsCRCErr	36-bit statistics counter that collects	RO	0x0
0x01F5		the number of RX frames with CRC error, whose length is between 64 and the maximum frame length specified in the register. The MAC does not drop these frames.		
0x0176	tx_stats_unicastMACCtrlFrames	36-bit statistics counter that collects	RO	0x0
0x0177	1	the number of valid TX or RX unicast control frames.		
0x01F6	rx_stats_unicastMACCtrlFrames			
0x01F7	1			
0x0178	tx_stats_multicastMACCtrlFrames	36-bit statistics counter that collects	RO	0x0
0x0179	1	the number of valid TX or RX multicast control frames.		
0x01F8	rx_stats_multicastMACCtrlFrames			
	]	1	cont	inued





Word Offset	Register Name	Description	Access	HW Reset Value
0x01F9				
0x017A	tx_stats_broadcastMACCtrlFrames	36-bit statistics counter that collects	RO	0x0
0x017B		the number of valid TX or RX broadcast control frames.		
0x01FA	rx_stats_broadcastMACCtrlFrames			
0x01FB				
0x017C	tx_stats_PFCMACCtrlFrames	36-bit statistics counter that collects	RO	0x0
0x017D		the number of valid TX or RX PFC frames.		
0x01FC	rx_stats_PFCMACCtrlFrames			
0x01FD				



\_\_\_\_ Send Feedback



# **6. Interface Signals**

#### **Related Information**

Interfaces on page 36 Overview of the interfaces and signals.

### 6.1. Clock and Reset Signals

The LL Ethernet 10G MAC Intel FPGA IP core operates in multiple clock domains. You can use different sources to drive the clock and reset domains. You can also use the same clock source as specified in the description of each signal.

#### Table 35.Clock and Reset Signals

Signal	Operating Mode	Direction	Width	Description
tx_312_5_clk	10G, 1G/ 10G,1G/2.5G/ 10G, 10M/ 100M/1G/ 2.5G/5G/10G (USXGMII), 10M/100M/1G/ 10G, 10M/ 100M/1G/ 2.5G/10G	In	1	312.5 MHz clock for the MAC TX datapath when the <b>Enable 10GBASE-R register</b> <b>mode</b> is disabled. You may use the same clock source for this clock and rx_312_5_clk.
tx_xcvr_clk	10G	In	1	322.265625 MHz clock for the MAC TX datapath when the <b>Enable 10GBASE-R</b> register mode is enabled.
tx_156_25_clk	10G, 1G/ 10G,1G/2.5G/ 10G, 10M/ 100M/1G/ 2.5G/5G/10G (USXGMII), 10M/100M/1G/ 10G, 10M/ 100M/1G/ 2.5G/10G	In	1	156.25 MHz clock for the MAC TX datapath when you choose to maintain compatibility with the 64-bit Ethernet 10G MAC on the Avalon streaming TX data interface or XGMII. This feature is not available when the <b>Enable 10GBASE-R register mode</b> is enabled. Intel recommends that this clock and $tx_312_5_c1k$ share the same clock source. This clock must be synchronous to $tx_312_5_c1k$ . Their rising edges must align and must have 0 ppm and phase- shift.
	1G/2.5G, 10M/ 100M/1G/2.5G	In	1	156.25 MHz clock for the Avalon streaming TX data interface.
tx_rst_n	All	In	1	Active-low asynchronous reset in the tx_312_5_clk clock domain for the MAC TX datapath. For the reset requirements, refer to the related links.
	·		•	continued

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



inte	
	®

Signal	Operating Mode	Direction	Width	Description
rx_312_5_clk	10G, 1G/10G, 1G/2.5G/10G, 10M/100M/1G/ 2.5G/5G/10G (USXGMII), 10M/100M/1G/ 10G, 10M/ 100M/1G/ 2.5G/10G	In	1	312.5 MHz clock for the MAC RX datapath when the <b>Enable 10GBASE-R register</b> <b>mode</b> is disabled. You may use the same clock source for this clock and tx_312_5_clk.
rx_xcvr_clk	10G	In	1	322.265625 MHz clock for the MAC RX datapath when the <b>Enable 10GBASE-R</b> register mode is enabled.
rx_156_25_clk	10G, 1G/10G, 1G/2.5G/10G, 10M/100M/1G/ 2.5G/5G/10G (USXGMII), 10M/100M/1G/ 10G, 10M/ 100M/1G/ 2.5G/10G	In	1	156.25MHz clock for the MAC RX datapath when you choose to maintain compatibility with the 64-bit Ethernet 10G MAC on the Avalon streaming RX data interface or XGMII. This feature is not available when the <b>Enable 10GBASE-R register mode</b> is enabled. Intel recommends that you use the same clock source for this clock and rx_312_5_clk. This clock must be synchronous to rx_312_5_clk. Their rising edges must align and must have 0 ppm and phase-shift.
	1G/2.5G, 10M/ 100M/1G/2.5G	In	1	156.25 MHz clock for the Avalon streaming RX data interface.
rx_rst_n	All	In	1	Active-low reset in the rx_312_5_clk clock domain for the MAC RX datapath. For the reset requirements, refer to the related links.
csr_clk	10G, 1G/10G, 1G/2.5G/10G, 10M/100M/1G/ 2.5G/5G/10G (USXGMII), 10M/100M/1G/ 10G, 10M/ 100M/1G/ 2.5G/10G	In	1	Clock for the Avalon memory-mapped control and status interface. Intel recommends that this clock operates within 125 - 156.25 MHz. A lower frequency might result in inaccurate statistics especially when you are using register- based statistics counters.
	1G/2.5G, 10M/ 100M/1G/2.5G	In	1	125 MHz clock for the Avalon memory- mapped control and status interface.
csr_rst_n	All	In	1	Active-low asynchronous reset signal for the csr_clk domain. This signal acts as a global reset for the MAC IP core. For the reset requirements, refer to the related links.

#### **Related Information**

- Reset Requirements on page 55
- Avalon Streaming Data Interface Clocks on page 103
- IEEE 1588v2 Interface Clocks on page 118





# 6.2. Speed Selection Signal

### Table 36.Speed Selection Signal

Signal	Operating Mode	Direction	Width	Description
speed_sel	10G, 1G/10G,10M/ 100M/1G/10G	In	2	Connect this asynchronous signal to the PHY to obtain the PHY's speed:
	1G/2.5G, 1G/2.5G/ 10G, 10M/100M/1G/ 2.5G/5G/10G (USXGMII), 10M/ 100M/1G/2.5G, 10M/ 100M/1G/2.5G/10G	In	3	<ul> <li>0x0 = 10 Gbps</li> <li>0x1 = 1 Gbps</li> <li>0x2 = 100 Mbps</li> <li>0x3 = 10 Mbps</li> <li>0x4 = 2.5 Gbps</li> <li>0x5 = 5 Gbps</li> <li>The speed_sel signal can be synchronized to TX or RX clock of the LL Ethernet 10G MAC Intel FPGA IP core.</li> <li>Before the speed change, make sure the MAC TX and RX datapaths are idle with no packet transmission.</li> <li>After the line rate changes, trigger a reset on the TX and RX datapaths by asserting these active-low reset signals, tx_rst_n and rx_rst_n.</li> </ul>





# **6.3. Error Correction Signals**

The error correction signals are present only when you turn on the ECC option.

Table 37.Error Correction Signals

Signal	Direction	Width	Description
ecc_err_det_corr	Out	1	The MAC IP core can indicate detected and corrected ECC errors using the ecc_status register, or both the register and this signal.
			This signal indicates the state of the ecc_status[0] register bit when the ecc_enable[0] register bit is set to 1. This signal is 0 when the ecc_enable[0] register bit is set to 1.
ecc_err_det_uncorr	Out	1	The MAC IP core can indicate detected and uncorrected ECC errors using the ecc_status register, or both the register and this signal. This signal indicates the state of the ecc_status[1] register bit when the ecc_enable[1] register bit is set to 1. This signal is 0 when the ecc_enable[1] register bit is set to 1.

# 6.4. Unidirectional Signals

The signals below are present when you turn on the **Unidirectional feature** option. This feature is available only in 10G operating mode.

#### Table 38.Unidirectional Signals

Signal	Direction	Width	Description
unidirectional_en	Out	1	When asserted, this signal indicates the state of the tx_unidir_control register bit 0.
unidirectional_remote_fau lt_dis	Out	1	When asserted, this signal indicates the state of the tx_unidir_control register bit 1.
unidirectional_force_remo te_fault	Out	1	When asserted, this signal indicates the state of the tx_unidir_control register bit 2.

# 6.5. Avalon Memory-Mapped Interface Programming Signals

#### Table 39. Avalon Memory-Mapped Interface Programming Signals

Signal	Direction	Width	Description
csr_address[]	In	10/2	Use this bus to specify the register address to read from or write to. The width is 13 bits when you enable the <b>Use Legacy</b> <b>Ethernet 10G MAC Avalon memory-mapped interface</b> option.
csr_read	In	1	Assert this signal to request a read.
csr_readdata[]	Out	32	Data read from the specified register. The data is valid when thecsr_waitrequest signal is deasserted.
	•	•	continued



Signal	Direction	Width	Description
csr_write	In	1	Assert this signal to request a write.
csr_writedata[]	In	32	Data to be written to the specified register. The data is written when the csr_waitrequest signal is deasserted.
csr_waitrequest	Out	1	<ul> <li>When asserted, this signal indicates that the MAC IP core is busy and not ready to accept any read or write requests.</li> <li>When you have requested for a read or write, keep the control signals to the Avalon memory-mapped interface constant while this signal is asserted. The request is complete when it is deasserted.</li> <li>This signal can be high or low during idle cycles and reset. Therefore, the user application must not make any assumption of its assertion state during these periods.</li> </ul>

# **6.6. Avalon Streaming Data Interfaces**

### 6.6.1. Avalon Streaming TX Data Interface Signals

#### Table 40. Avalon Streaming TX Data Interface Signals

Signal	Direction	Width	Description
avalon_st_tx_startofpa cket	In	1	Assert this signal to indicate the beginning of the TX data.
avalon_st_tx_endofpack et	In	1	Assert this signal to indicate the end of the TX data.
avalon_st_tx_valid	In	1	Assert this signal to indicate that the avalon_st_tx_data[] signal and other signals on this interface are valid.
avalon_st_tx_ready	Out	1	When asserted, indicates that the MAC IP core is ready to accept data. The reset value of this signal is non-deterministic.
			Note: During reset, the value of the this signal can be 0 or $1.$
avalon_st_tx_error	In	1	Assert this signal to indicate that the current TX packet contains errors.
avalon_st_tx_data[]	In	32/64	TX data from the client. The client sends the TX data to the MAC IP core in this order: avalon_st_tx_data[31:24], avalon_st_tx_data[23:16], and so forth. The width is 64 bits when you enable the <b>Use 64-bit</b> <b>Ethernet 10G MAC Avalon streaming interface</b> option. Otherwise, it is 32 bits
avalon_st_tx_empty[]	In	2/3	<ul> <li>Use this signal to specify the number of empty bytes in the cycle that contain the end of the TX data.</li> <li>0x0: All bytes are valid.</li> <li>0x1: The last byte is invalid.</li> <li>0x2: The last two bytes are invalid.</li> <li>0x3: The last three bytes are invalid.</li> <li>The width is 3 bits when you enable the Use 64-bit</li> <li>Ethernet 10G MAC Avalon streaming interface option. Otherwise, it is 2 bits.</li> </ul>



# intel.

### 6.6.2. Avalon Streaming RX Data Interface Signals

### Table 41. Avalon Streaming RX Data Interface Signals

Signal	Direction	Width	Description
avalon_st_rx_startofpa cket	Out	1	When asserted, indicates the beginning of the RX data.
avalon_st_rx_endofpack et	Out	1	When asserted, indicates the end of the RX data.
avalon_st_rx_valid	Out	1	When asserted, indicates that the avalon_st_rx_data[] signal and other signals on this interface are valid.
avalon_st_rx_ready	In	1	Assert this signal when the client is ready to accept data.
avalon_st_rx_error[]	Out	6	<ul> <li>This signal indicates one or more errors in the current packet being transferred on the Avalon streaming RX interface. It is qualified by the avalon_st_rx_valid and avalon_st_rx_ready signals and aligned to the end of packet.</li> <li>Bit 0—PHY error. <ul> <li>For 10 Gbps, the data on xgmii_rx_data contains a control error character (FE).</li> <li>For 10 Mbps,100 Mbps,1 Gbps, gmii_rx_err or mii_rx_err is asserted.</li> <li>For 1G/2.5G, gmii16b_rx_err is asserted.</li> </ul> </li> <li>Bit 1—CRC error. The computed CRC value does not match the CRC received.</li> <li>Bit 2—Undersized frame. The RX frame length is less than 64 bytes.</li> <li>Bit 3—Oversized frame.</li> <li>Bit 4—Payload length error.</li> <li>Bit 5—Overflow error. The user application is not ready to receive more data while still receiving incoming data from the MAC IP core.</li> </ul>
avalon_st_rx_data[]	Out	32/64	RX data to the client. The MAC IP core sends the RX data to the client in this order: avalon_st_rx_data[31:24], avalon_st_rx_data[23:16], and so forth. The width is 64 bits when you enable the <b>Use 64-bit</b> <b>Ethernet 10G MAC Avalon streaming interface</b> option. Otherwise, it is 32 bits
avalon_st_rx_empty[]	Out	2/3	Contains the number of empty bytes during the cycle that contain the end of the RX data. The width is 3 bits when you enable the <b>Use 64-bit</b> <b>Ethernet 10G MAC Avalon streaming interface</b> option. Otherwise, it is 2 bits.

#### **Related Information**

Frame Type Checking on page 48



### 6.6.3. Avalon Streaming Data Interface Clocks

#### Table 42. Clock Signals for the Avalon Streaming Data Interfaces

Interface Signal	Mode	Use legacy Ethernet 10G MAC Avalon streaming interface Option	Clock Signal
avalon_st_tx_*	1G	On	tx_156_25_clk
		Off	tx_312_5_clk
	10G	On	tx_156_25_clk
		Off	tx_312_5_clk
avalon_st_rx_*	1G	On	rx_156_25_clk
		Off	rx_312_5_clk
	10G	On	rx_156_25_clk
		Off	rx_312_5_clk

#### **Related Information**

Clock and Reset Signals on page 97

### 6.7. Avalon Streaming Flow Control Signals

#### Table 43.Avalon Streaming Flow Control Signals

Signal	Operating Mode	Direction	Width	Description
avalon_st_pause_da ta[]	All	In	2	<ul> <li>This signal takes effect when the register bits, tx_pauseframe_enable[2:1], are both set to the default value 0.</li> <li>Set this signal to the following values to trigger the corresponding actions.</li> <li>0x0: Stops pause frame generation.</li> <li>0x1: Generates an XON pause frame.</li> <li>0x2: Generates an XOFF pause frame. The MAC IP core sets the pause quanta field in the pause frame to the value in the tx_pauseframe_quanta register.</li> <li>0x3: Reserved.</li> </ul>
avalon_st_tx_pause _length_valid	All	In	1	This signal is present in the MAC TX only variation. Assert this signal to request the MAC IP core to suspend data transmission. When you assert this signal, ensure that a valid pause quanta is available on the avalon_st_tx_pause_length_data bus.
avalon_st_tx_pause _length_data[]	All	In	16	This signal is present in the MAC TX only variation. Use this bus to specify the pause quanta in unit of quanta, where 1 unit = 512 bits time.
avalon_st_tx_pfc_g en_data[]	10G	In	n (4-16)	$n = 2 \times$ <b>Number of PFC queues</b> parameter. Each pair of bits is associated with a priority queue. Bits 0 and 1 are for priority queue 0, bits 2 and 3 are for priority queue 1, and so forth. Set the respective pair of bits to the following values to trigger the specified actions for the corresponding priority queue.
				continued





Signal	Operating Mode	Direction	Width	Description
				<ul> <li>0x0: Stops pause frame generation for the corresponding queue.</li> <li>0x1: Generates an XON pause frame for the corresponding queue.</li> <li>0x2: Generates an XOFF pause frame for the corresponding queue. The MAC IP core sets the pause quanta field in the pause frame to the value in the tx_pauseframe_quanta register.</li> <li>0x3: Reserved.</li> </ul>
avalon_st_rx_pfc_p ause_data[]	10G	Out	n (2-8)	n = <b>Number of PFC queues</b> parameter. When the MAC RX receives a pause frame, it asserts bit <i>n</i> of this signal when the pause quanta for the <i>n</i> <sup>th</sup> queue is valid (Pause Quanta Enable [ <i>n</i> ] = 1) and greater than 0. For each quanta unit, the MAC RX asserts bit <i>n</i> for eight clock cycle. The MAC RX deasserts bit <i>n</i> of this signal when the pause quanta for the <i>n</i> <sup>th</sup> queue is valid (Pause Quanta Enable [ <i>n</i> ] = 1) and equal to 0. The MAC RX also deasserts bit <i>n</i> when the timer expires.
avalon_st_rx_pause _length_valid	All	Out	1	This signal is present in the MAC RX only variation. The MAC IP core asserts this signal to request its link partner to suspend data transmission. When asserted, a valid pause quanta is available on the avalon_st_rx_pause_length_data bus.
avalon_st_rx_pause _length_data[]	All	Out	16	This signal is present only in the MAC RX only variation. Specifies the pause quanta in unit of quanta, where 1 unit = 512 bits time.

# **6.8. Avalon Streaming Status Interface**

### 6.8.1. Avalon Streaming Interface TX Status Signals

#### Table 44. Avalon Streaming Interface TX Status Signals

Signal	Direction	Width	Description
avalon_st_txstatus_val id	Out	1	When asserted, this signal qualifies the avalon_st_txstatus_data[] and avalon_st_txstatus_error[] signals.
avalon_st_txstatus_dat a[]	Out	40	<ul> <li>Contains information about the TX frame.</li> <li>Bits 0 to 15: Payload length.</li> <li>Bits 16 to 31: Packet length.</li> <li>Bit 32: When set to 1, indicates a stacked VLAN frame. Ignore this bit when the MAC is configured not to detect stacked VLAN frames (tx_vlan_detection[0] = 1).</li> <li>Bit 33: When set to 1, indicates a VLAN frame. Ignore this bit when the MAC is configured not to detect VLAN frames (tx_vlan_detection[0] = 1).</li> <li>Bit 34: When set to 1, indicates a control frame.</li> <li>Bit 35: When set to 1, indicates a pause frame.</li> <li>Bit 36: When set to 1, indicates a broadcast frame.</li> <li>Bit 37: When set to 1, indicates a multicast frame.</li> <li>Bit 38: When set to 1, indicates a PFC frame.</li> </ul>
			continued

# intel

Signal	Direction	Width	Description
			This status signal is valid only if the TX frame is valid. For example, bit 35 is not asserted if a pause frame is oversized.
<pre>avalon_st_txstatus_err or[]</pre>	Out	7	<ul> <li>When set to 1, the respective bit indicates the following error type in the TX frame:</li> <li>Bit 0: Undersized frame.</li> <li>Bit 1: Oversized frame.</li> <li>Bit 2: Payload length error.</li> <li>Bit 3: Unused.</li> <li>Bit 4: Underflow.</li> <li>Bit 5: The avalon_st_tx_error input signal from client is asserted.</li> <li>Bit 6: Unused.</li> <li>The error status is invalid when an overflow occurs.</li> </ul>
avalon_st_tx_pfc_statu s_valid	Out	1	When asserted, this signal qualifies the avalon_st_tx_pfc_status_data[] signal. This signal applies only to 10G operating mode.
avalon_st_tx_pfc_statu s_data[]	Out	n (4 - 16)	<ul> <li>n = 2 × Number of PFC queues parameter.</li> <li>When set to 1, the respective bit indicates the flow control request to the remote partner, for example:</li> <li>Bit 0: XON request for priority queue 0</li> <li>Bit 1: XOFF request for priority queue 1</li> <li>Bit 2: XON request for priority queue 1</li> <li>Bit 3: XOFF request for priority queue 1</li> <li>Bit 4: XON request for priority queue 2</li> <li>Bit 5: XOFF request for priority queue 2</li> <li>When a pair of bits (Example: Bit 0 and Bit 1, Bit 3 and Bit 4, etc.) is set to 0, the respective bit indicates there is no flow control frame sent.</li> <li>This signal applies only to the 10G operating mode.</li> </ul>

#### **Related Information**

Length Checking on page 48 Describes how the MAC IP core checks the frame and payload lengths.

## 6.8.2. Avalon Streaming Interface RX Status Signals

Table 45.	Avalon	Streaming	Interface	RX	<b>Status</b>	<b>Signals</b>
-----------	--------	-----------	-----------	----	---------------	----------------

Signal	Direction	Width	Description
avalon_st_rxstatus_val id	Out	1	When asserted, this signal qualifies the avalon_st_rxstatus_data[] and avalon_st_rxstatus_error[] signals. The MAC IP core asserts this signal in the same clock cycle the avalon_st_rx_endofpacket signal is asserted.
avalon_st_rxstatus_dat a[]	Out	40	<ul> <li>Contains information about the RX frame.</li> <li>Bits 0 to 15: Payload length.</li> <li>Bits 16 to 31: Packet length.</li> <li>Bit 32: When set to 1, indicates a stacked VLAN frame. Ignore this bit when the MAC is configured not to detect stacked VLAN frames (tx_vlan_detection[0] = 1).</li> <li>Bit 33: When set to 1, indicates a VLAN frame. Ignore this bit when the MAC is configured not to detect VLAN frames (tx_vlan_detection[0] = 1).</li> </ul>
			continued



#### 6. Interface Signals 683426 | 2022.03.01



Signal	Direction	Width	Description
			<ul> <li>Bit 34: When set to 1, indicates a control frame.</li> <li>Bit 35: When set to 1, indicates a pause frame.</li> <li>Bit 36: When set to 1, indicates a broadcast frame.</li> <li>Bit 37: When set to 1, indicates a multicast frame.</li> <li>Bit 38: When set to 1, indicates a unicast frame.</li> <li>Bit 39: When set to 1, indicates a PFC frame.</li> </ul>
avalon_st_rxstatus_err or[]	Out	7	<ul> <li>When set to 1, the respective bit indicates the following error type in the RX frame.</li> <li>Bit 0: Undersized frame.</li> <li>Bit 1: Oversized frame.</li> <li>Bit 2: Payload length error.</li> <li>Bit 3: CRC error.</li> <li>Bit 4: Unused.</li> <li>Bit 5: Unused.</li> <li>Bit 6: PHY error.</li> <li>The IP core presents the error status on this bus in the same clock cycle it asserts the avalon_st_rxstatus_valid signal. The error status is invalid when an overflow occurs.</li> </ul>
avalon_st_rx_pfc_statu s_valid	Out	1	When asserted, this signal qualifies the avalon_st_rx_pfc_status_data[] signal. This signal applies only to 10G operating mode.
avalon_st_rx_pfc_statu s_data[]	Out	n (4 - 16)	<ul> <li>n = 2 x Number of PFC queues parameter</li> <li>When set to 1, the respective bit indicates the flow control request from the remote partner, for example:</li> <li>Bit 0: XON request for priority queue 0.</li> <li>Bit 1: XOFF request for priority queue 0.</li> <li>Bit 2: XON request for priority queue 1.</li> <li>Bit 3: XOFF request for priority queue 1.</li> <li>Bit 4: XON request for priority queue 2.</li> <li>Bit 5: XOFF request for priority queue 2.</li> <li>When a pair of bits (Example: Bit 0 and Bit 1, Bit 3 and Bit 4, etc.) is set to 0, the respective bit indicates there is no flow control frame sent.</li> <li>This signal applies only to 10G operating mode.</li> </ul>

#### **Related Information**

Length Checking on page 48 Describes how the MAC IP core checks the frame and payload lengths.

## **6.9. PHY-side Interfaces**

### 6.9.1. XGMII TX Signals

The signals below are present in the following operating modes: 10G, 1G/10G, 1G/ 2.5G/10G, 10M/100M/1G/2.5G/5G/10G (USXGMII), 10M/100M/1G/10G, and 10M/ 100M/1G/2.5G/10G.

<pre>xgmii_tx_data[] xgmii_tx_control[]</pre>	Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode disabled. Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode enabled.	Out	64	<pre>4-lane data bus. Lane 0 starts from the least significant bit. • Lane 0: xgmii_tx_data[7:0] • Lane 1: xgmii_tx_data[15:8] • Lane 2: xgmii_tx_data[23:16] • Lane 3: xgmii_tx_data[31:24] 8-lane SDR XGMII transmit data. This signal connects directly to the NativePHY IF core. • Lane 0: xgmii_tx_data[7:0] • Lane 1: xgmii_tx_data[15:8] • Lane 2: xgmii_tx_data[23:16] • Lane 3: xgmii_tx_data[31:24] • Lane 4: xgmii_tx_data[39:32]</pre>
xgmii_tx_control[]	10G MAC XGMII interface disabled. Enable 10GBASE-R register mode	Out	64	<pre>signal connects directly to the NativePHY IF core.    Lane 0: xgmii_tx_data[7:0]    Lane 1: xgmii_tx_data[15:8]    Lane 2: xgmii_tx_data[23:16]    Lane 3: xgmii_tx_data[31:24]</pre>
xgmii_tx_control[]				<ul> <li>Lane 5: xgmii_tx_data[47:40]</li> <li>Lane 6: xgmii_tx_data[55:48]</li> <li>Lane 7: xgmii_tx_data[63:56]</li> </ul>
	Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode disabled.	Out	4	<pre>Control bits for each lane in xgmii_tx_data[]. • Lane 0: xgmii_tx_control[0] • Lane 1: xgmii_tx_control[1] • Lane 2: xgmii_tx_control[2] • Lane 3: xgmii_tx_control[3]</pre>
	Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode enabled.	Out	8	<pre>8-lane SDR XGMII transmit control. This signal connects directly to the NativePHY II core. • Lane 0: xgmii_tx_control[0] • Lane 1: xgmii_tx_control[1] • Lane 2: xgmii_tx_control[2] • Lane 3: xgmii_tx_control[3] • Lane 4: xgmii_tx_control[4] • Lane 5: xgmii_tx_control[5] • Lane 6: xgmii_tx_control[6] • Lane 7: xgmii_tx_control[7]</pre>
xgmii_tx_valid	Use legacy Ethernet 10G MAC XGMII interface disabled. (Enable 10GBASE-R register mode enabled or Speed is set to	Out	1	When asserted, indicates that the data and control buses are valid.

#### Table 46. XGMII Transmit Signals







Signal	Condition	Direction	Width	Description
	10M/100M/1G/ 2.5G/5G/10G (USXGMII))			
xgmii_tx[]	Use legacy Ethernet 10G MAC XGMII interface enabled.	Out	72	<pre>8-lane SDR XGMII transmit data and control bus. Each lane contains 8 data plus 1 control bits. The signal mapping is compatible with the 64b MAC. • Lane 0 data: xgmii_tx[7:0] • Lane 0 control: xgmii_tx[8] • Lane 1 data: xgmii_tx[16:9] • Lane 1 control: xgmii_tx[17] • Lane 2 data: xgmii_tx[25:18] • Lane 2 data: xgmii_tx[26] • Lane 3 data: xgmii_tx[34:27] • Lane 3 data: xgmii_tx[35] • Lane 4 data: xgmii_tx[43:36] • Lane 4 data: xgmii_tx[41] • Lane 5 data: xgmii_tx[52:45] • Lane 6 data: xgmii_tx[61:54] • Lane 6 data: xgmii_tx[62] • Lane 7 data: xgmii_tx[71]</pre>
link_fault_status_ xgmii_tx_data[]	_	In	2	This signal is present in the MAC TX only variation. Connect this signal to the corresponding RX client logic to handle the local and remote faults. The following values indicate the link fault status: • 0x0: No link fault • 0x1: Local fault • 0x2: Remote fault





## 6.9.2. XGMII RX Signals

The signals below are present in the following operating modes: 10G, 1G/10G, 1G/  $2.5G/10G,\,10M/100M/1G/2.5G/5G/10G$  (USXGMII), 10M/100M/1G/10G, and 10M/ 100M/1G/2.5G/10G.

Table 47.	XGMII Recei	ive Signals

Signal	Condition	Direction	Width	Description
xgmii_rx_data[]	Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode disabled.	In	32	<pre>4-lane RX data bus. Lane 0 starts from the least significant bit. • Lane 0: xgmii_rx_data[7:0] • Lane 1: xgmii_rx_data[15:8] • Lane 2: xgmii_rx_data[23:16] • Lane 3: xgmii_rx_data[31:24]</pre>
	Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode enabled.	In	64	<pre>8-lane SDR XGMII receive data. This signal connects directly to the Native PHY IP core. • Lane 0: xgmii_rx_data[7:0] • Lane 1: xgmii_rx_data[15:8] • Lane 2: xgmii_rx_data[23:16] • Lane 3: xgmii_rx_data[31:24] • Lane 4: xgmii_rx_data[39:32] • Lane 5: xgmii_rx_data[47:40] • Lane 6: xgmii_rx_data[55:48] • Lane 7: xgmii_rx_data[63:56]</pre>
1 ii E r	Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode disabled.	In	4	<pre>Control bits for each lane in xgmii_rx_data[]. • Lane 0: xgmii_rx_control[0] • Lane 1: xgmii_rx_control[1] • Lane 2: xgmii_rx_control[2] • Lane 3: xgmii_rx_control[3]</pre>
	Use legacy Ethernet 10G MAC XGMII interface disabled. Enable 10GBASE-R register mode enabled.	In	8	<pre>8-lane SDR XGMII receive control. This signal connects directly to the NativePHY IP core. • Lane 0: xgmii_rx_control[0] • Lane 1: xgmii_rx_control[1] • Lane 2: xgmii_rx_control[2] • Lane 3: xgmii_rx_control[3] • Lane 4: xgmii_rx_control[4] • Lane 5: xgmii_rx_control[5] • Lane 6: xgmii_rx_control[6] • Lane 7: xgmii_rx_control[7]</pre>
xgmii_rx_valid	Use legacy Ethernet 10G MAC XGMII interface disabled. (Enable 10GBASE-R register mode or Speed is set to 100M/	In	1	When asserted, indicates that the data and control buses are valid.
	1	1		continued





Signal	Condition	Direction	Width	Description
	100M/1G/ 2.5G/5G/10G (USXGMII))			
xgmii_rx[]	Use legacy Ethernet 10G MAC XGMII interface enabled.	In	72	<pre>8-lane SDR XGMII receive data and control bus. Each lane contains 8 data plus 1 control bits. The signal mapping is compatible with the 64-bit MAC. • Lane 0 data: xgmii_rx[7:0] • Lane 0 control: xgmii_rx[8] • Lane 1 data: xgmii_rx[16:9] • Lane 1 data: xgmii_rx[17] • Lane 2 data: xgmii_rx[25:18] • Lane 2 control: xgmii_rx[26] • Lane 3 data: xgmii_rx[34:27] • Lane 3 data: xgmii_rx[35] • Lane 4 data: xgmii_rx[43:36] • Lane 4 data: xgmii_rx[52:45] • Lane 5 control: xgmii_rx[53] • Lane 6 data: xgmii_rx[61:54] • Lane 7 data: xgmii_rx[70:63] • Lane 7 control: xgmii_rx[71]</pre>
link_fault_status xgmii_rx_data[]	3	Out	2	The following values indicate the link fault status: • 0x0 = No link fault • 0x1 = Local fault • 0x2 = Remote fault

## 6.9.3. GMII TX Signals

#### Table 48.GMII TX Signals

Signal	Operating Mode	Direction	Width	Description
gmii_tx_clk		In	1	125 MHz TX clock.
gmii_tx_d[]	• 1G/10G • 10M/	Out	8	TX data.
gmii_tx_en	100M/1G/ 10G	Out	1	When asserted, indicates the TX data is valid.
gmii_tx_err		Out	1	When asserted, indicates the TX data contains error.
gmii16b_tx_clk	• 1G/2.5G • 1G/	In	1	156.25 MHz TX clock for 2.5G; 62.5 MHz TX clock for 1G; 62.5 MHz TX clock for 10M/100M/1G.
gmiil6b_tx_d[]	2.5G/10G (MGBASE-	Out	16	TX data.
gmii16b_tx_en	T) • 10M/	Out	2	When asserted, indicates the TX data is valid.
gmii16b_tx_err	100M/1G/ 2.5G	Out	2	When asserted, indicates the TX data contains error.
	• 10M/ 100M/1G/ 2.5G/10G (MGBASE- T)			



## 6.9.4. GMII RX Signals

#### Table 49.GMII RX Signals

Signal	Operating Mode	Direction	Width	Description
gmii_rx_clk		In	1	125 MHz RX clock.
gmii_rx_d[]	• 1G/10G	In	8	RX data.
gmii_rx_dv	• 10M/ 100M/1G/	In	1	When asserted, indicates the RX data is valid.
gmii_rx_err	10G	In	1	When asserted, indicates the RX data contains error.
gmii16b_rx_clk	• 1G/2.5G • 1G/	In	1	156.25 MHz RX clock for 2.5G; 62.5 MHz RX clock for 1G; 62.5 MHz RX clock for 10M/100M/1G.
gmii16b_rx_d[]	2.5G/10G (MGBASE-	In	16	RX data.
gmiil6b_rx_dv	<ul><li>T)</li><li>■ 10M/</li></ul>	In	2	When asserted, indicates the RX data is valid.
gmiil6b_rx_err	100M/1G/ 2.5G • 10M/ 100M/1G/ 2.5G/10G (MGBASE- T)	In	2	When asserted, indicates the RX data contains error.



# intel

## 6.9.5. MII TX Signals

The signals below are present in the 10M/100M/1G/10G, 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G operating modes.

*Note:* For 10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, only tx\_clkena signal is available.

#### Table 50.MII TX Signals

Signal	Direction	Width	Description
tx_clkena	In	1	Clock enable from the PHY IP. This clock effectively divides gmii_tx_clk to 25 MHz for 100 Mbps and 2.5 MHz for 10 Mbps. For 10M/100M/1G/2.5G/10G and 10M/100M/1G/2.5G variants, this clock effectively divides gmii16b_tx_clk to 6.25 Mhz for 100 Mbps and 0.625 MHz for 10 Mbps.
tx_clkena_half_rate	In	1	Clock enable from the PHY IP. This clock effectively divides gmii_tx_clk to 12.5 MHz for 100 Mbps and 1.25 MHz for 10 Mbps.
mii_tx_d[]	Out	4	TX data bus.
mii_tx_en	Out	1	When asserted, indicates the TX data is valid.
mii_tx_err	Out	1	When asserted, indicates the TX data contains error.

## 6.9.6. MII RX Signals

The signals below are present in the 10M/100M/1G/10G, 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G operating modes.

*Note:* For 10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, only rx\_clkena signal is available.

Signal	Direction	Width	Description
rx_clkena	In	1	Clock enable from the PHY IP for 100 Mbps and 10 Mbps operations. This clock effectively divides gmii_rx_clk to 25 MHz for 100 Mbps and 2.5 MHz for 10 Mbps. For 10M/100M/1G/2.5G/10G and 10M/100M/1G/2.5G variants, this clock effectively divides gmii16b_rx_clk to 6.25 Mhz for 100 Mbps and 0.625 MHz for 10 Mbps.
rx_clkena_half_rate	In	1	Clock enable from the PHY IP for 100 Mbps and 10 Mbps operations. This clock effectively runs at half the rate of rx_clkena and divides gmii_rx_clk to 12.5 MHz for 100 Mbps and 1.25 MHz for 10 Mbps. The rising edges of this signal and rx_clkena must align.
mii_rx_d[]	In	4	RX data bus.
mii_rx_dv	In	1	When asserted, indicates the RX data is valid.
mii_rx_err	In	1	When asserted, indicates the RX data contains error.

#### Table 51.MII RX Signals

## 6.10. IEEE 1588v2 Interfaces

## 6.10.1. IEEE 1588v2 Egress TX Signals

The signals below are present when you select the **Enable time stamping** option. This feature is available in the following operating modes: 10G, 1G/10G, 10M/ 100M/1G/10G, 1G/2.5G, 1G/2.5G/10G (Intel Stratix 10 devices only), and 10M/ 100M/1G/2.5G/5G/10G (USXGMII) (Intel Stratix 10 devices only).

#### Table 52.IEEE 1588v2 Egress TX Signals

Signal	Direction	Width	Description
<pre>tx_egress_timestamp_request_valid</pre>	In	1	Assert this signal to request for a timestamp for the transmit frame. This signal must be asserted in the same clock cycle avalon_st_tx_startofpacket is asserted.
<pre>tx_egress_timestamp_request_finge rprint[]</pre>	In	n	<pre>n = value of the Timestamp fingerprint width parameter. Use this bus to specify the fingerprint of the transmit frame that you are requesting a timestamp for. This bus must carry a valid fingerprint at the same time tx_egress_timestamp_request_valid is asserted. The purpose of the fingerprint is to associate the timestamp with the packet. Thus, it can be the sequence ID field from the PTP packet or some other unique field of the packet, to validate both the fingerprint and timestamp collected from the CPU.</pre>
tx_egress_timestamp_96b_valid	Out	1	<pre>When asserted, this signal qualifies the timestamp on tx_egress_timestamp_96b_data[] for the transmit frame whose fingerprint is specified by tx_egress_timestamp_96b_fingerpri nt[].</pre>
<pre>tx_egress_timestamp_96b_data[]</pre>	Out	96	<ul> <li>Carries the 96-bit egress timestamp in the following format:</li> <li>For 1588v2 format: <ul> <li>Bits 48 to 95: 48-bit seconds field</li> <li>Bits 16 to 47: 32-bit nanoseconds field</li> <li>Bits 0 to 15: 16-bit fractional nanoseconds field</li> </ul> </li> <li>For 1588v1 format: <ul> <li>Bits 64 to 95: 32-bit seconds field</li> <li>Bits 32 to 63: 32-bit nanoseconds field</li> <li>Bits 0 to 31: Unused</li> </ul> </li> </ul>
<pre>tx_egress_timestamp_96b_fingerpri nt[]</pre>	Out	n	<pre>n = value of the Timestamp fingerprint width parameter. The fingerprint of the transmit frame, which is received on tx_egress_timestamp_request_data[ ]. This fingerprint specifies the transmit continued</pre>





Signal	Direction	Width	Description	
			<pre>frame the egress timestamp on tx_egress_timestamp_96b_data[] is for.</pre>	
tx_egress_timestamp_64b_valid	Out	1	When asserted, this signal qualifies the timestamp on tx_egress_timestamp_64b_data[] for the transmit frame whose fingerprint is specified by	
			<pre>tx_egress_timestamp_64b_fingerpri nt[].</pre>	
tx_egress_timestamp_64b_data[]	Out	64	<ul> <li>Carries the 64-bit egress timestamp in the following format:</li> <li>Bits 16 to 63: 48-bit nanoseconds field</li> <li>Bits 0 to 15: 16-bit fractional nanoseconds field</li> </ul>	
tx_egress_timestamp_64b_fingerpri nt[]	Out	n	<pre>n = value of the Timestamp fingerprint width parameter. The fingerprint of the transmit frame, which is received on tx_egress_timestamp_request_data[ ]. This fingerprint specifies the transmit frame the egress timestamp on tx_egress_timestamp_64b_data[] signal is for.</pre>	
<pre>tx_time_of_day_96b_10g_data (for 10G speed and 10M/100M/1G/ 2.5G/5G/10G (USXGMII) speed mode) tx_time_of_day_96b_1g_data</pre>	In	In	96	Carries the time of day (ToD) from an external ToD module to the MAC IP core in the following format: Bits 48 to 95: 48-bit seconds field
(for 10M, 100M, 1G, and 2.5G speeds)			<ul> <li>Bits 16 to 47: 32-bit nanoseconds field</li> <li>Bits 0 to 15: 16-bit fractional nanoseconds field</li> <li>This is required for noting the timestamp ToD which is of 80-bit, consisting of seconds and nanoseconds, in the respective field of the PTP packet. The remaining 16-bit fractional nanoseconds value, if used, is for updating the CF of the PTP packet.</li> </ul>	
<pre>tx_time_of_day_64b_10g_data (for 10G speed and 10M/100M/1G/ 2.5G/5G/10G (USXGMII) speed mode) tx_time_of_day_64b_1g_data</pre>	In	64	Carries the ToD from an external ToD module to the MAC IP core in the following format: • Bits 16 to 63: 48-bit nanoseconds field	
(for 10M, 100M, 1G, and 2.5G speeds)			<ul> <li>Bits 0 to 15: 16-bit fractional nanoseconds field</li> <li>The 64-bit timestamp is required to update the CF in the PTP header. Updating the CF is fundamental to the transparent clock operation.</li> </ul>	
tx_path_delay_10g_data (for 10G speed and 10M/100M/1G/ 2.5G/5G/10G (USXGMII) speed mode)	In	16 or 24	Connect this bus to the PHY Intel FPGA IP. This bus carries the path delay, which is measured between the physical network and the PHY side of the MAC IP Core (XGMII,	
tx_path_delay_1g_data (for 10M, 100M, 1G, and 2.5G speeds)		22	GMII, or MII). The MAC IP core uses this value when generating the egress timestamp to account for the delay. The path delay is in the following format:	
			continued	

Signal	Direction	Width	Description
			<ul> <li>Bits 0 to 9: Fractional number of clock cycle</li> <li>Bits 10 to 15/21/23: Number of clock cycle</li> </ul>
tx_egress_p2p_update	In	1	Assert this signal when the CF needs to be added with <meanpathdelay> given by tx_egress_p2p_val for a transmit frame, as part of peer-to-peer mechanism. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).</meanpathdelay>
<pre>tx_egress_p2p_val[]</pre>	In	46	<ul> <li>This represents <meanpathdelay> for peer to peer operations.</meanpathdelay></li> <li>Bits 16 to 45: Link delay in nanoseconds field</li> <li>Bits 0 to 15: Link delay in fractional nanoseconds field</li> </ul>

#### Table 53. IEEE 1588v2 Egress TX Signals—1-step Mode

Signal	Direction	Width	Description
<pre>tx_etstamp_ins_ctrl_timestamp_ins ert</pre>	In	1	Assert this signal to insert egress timestamp into the associated frame. Assert this signal in the same clock cycle avalon_st_tx_startofpacket is asserted.
<pre>tx_etstamp_ins_ctrl_timestamp_for mat</pre>	In	1	<ul> <li>Use this signal to specify the format of the timestamp to be inserted.</li> <li>0: 1588v2 format (48-bits second field + 32-bits nanosecond field + 16-bits correction field for fractional nanosecond). Required offset location of timestamp and correction field.</li> <li>1: 1588v1 format (32-bits second field + 32-bits nanosecond field). Required offset location of timestamp.</li> <li>Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).</li> </ul>
<pre>tx_etstamp_ins_ctrl_residence_tim e_update</pre>	In	1	Assert this signal to add residence time (egress timestamp -ingress timestamp) into correction field of PTP frame. Required offset location of correction field. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ctrl_ingress_times tamp_96b[]</pre>	In	96	96-bit format of ingress timestamp.(48 bits second + 32 bits nanosecond + 16 bits fractional nanosecond). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ctrl_ingress_times tamp_64b[]</pre>	In	64	64-bit format of ingress timestamp. (48-bits nanosecond + 16-bits fractional nanosecond). Assert this signal in the same
			continued

These signals apply to 1-step operation mode only.





Signal	Direction	Width	Description
			<pre>clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).</pre>
<pre>tx_etstamp_ins_ctrl_residence_tim e_calc_format</pre>	In	1	Format of timestamp to be used for residence time calculation. 0: 96-bits (96- bits egress timestamp - 96-bits ingress timestamp). 1: 64-bits (64-bits egress timestamp - 64-bits ingress timestamp). Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_etstamp_ins_ctrl_checksum_zero	In	1	Assert this signal to set the checksum field of UDP/IPv4 to zero. Required offset location of checksum field. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ctrl_checksum_corr ect</pre>	In	1	Assert this signal to correct UDP/IPv6 packet checksum, by updating the checksum correction, which is specified by checksum correction offset. Required offset location of checksum correction. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ctrl_offset_timest amp[]</pre>	In	16	The location of the timestamp field, relative to the first byte of the packet. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ctrl_offset_correc tion_field[]</pre>	In	16	The location of the correction field, relative to the first byte of the packet. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ctrl_offset_checks um_field[]</pre>	In	16	The location of the checksum field, relative to the first byte of the packet. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
<pre>tx_etstamp_ins_ctrl_offset_checks um_correction[]</pre>	In	16	The location of the checksum correction field, relative to the first byte of the packet. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket is asserted).
tx_egress_asymmetry_update	In	1	Assert this signal to update the CF in the PTP header of transmit frame with asymmetry value. Assert this signal in the same clock cycle as the start of packet (avalon_st_tx_startofpacket) is asserted. For more details, refer to related links about the tx_asymmetry register.

## **Related Information**

Timestamp Registers on page 85

Provides more information about the  ${\tt tx\_asymmetry}$  register.

### 6.10.2. IEEE 1588v2 Ingress RX Signals

The signals below are present when you select the **Enable time stamping** option. This feature is available in the following operating modes: 10G, 1G/10G, 10M/ 100M/1G/10G, and 1G/2.5G, 1G/2.5G/10G (Intel Stratix 10 devices only), and 10M/ 100M/1G/2.5G/5G/10G (USXGMII) (Intel Stratix 10 devices only).

#### Table 54. IEEE 1588v2 Ingress RX Signals

Signal	Direction	Width	Description
rx_ingress_timestamp_96b_valid	Out	1	When asserted, this signal qualifies the timestamp on rx_ingress_timestamp_96b_data[]. The MAC IP core asserts this signal in the same clock cycle it asserts avalon_st_rx_startofpacket.
rx_ingress_timestamp_96b_data[]	Out	96	<ul> <li>Carries the 96-bit ingress timestamp in the following format:</li> <li>Bits 48 to 95: 48-bit seconds field</li> <li>Bits 16 to 47: 32-bit nanoseconds field</li> <li>Bits 0 to 15: 16-bit fractional nanoseconds field</li> <li>The 96-bit timestamp is usually for noting the complete ToD and is useful in ordinary clock and boundary clock devices. The transparent clock typically uses 64-bit timestamp.</li> </ul>
rx_ingress_timestamp_64b_valid	Out	1	When asserted, this signal qualifies the timestamp on rx_ingress_timestamp_64b_data[]. The MAC IP core asserts this signal in the same clock cycle it asserts avalon_st_rx_startofpacket.
<pre>rx_ingress_timestamp_64b_data[]</pre>	Out	64	<ul> <li>Carries the 64-bit ingress timestamp in the following format:</li> <li>Bits 16 to 63: 48-bit nanoseconds field</li> <li>Bits 0 to 15: 16-bit fractional nanoseconds field</li> <li>This timestamp is used in transparent clock devices.</li> </ul>
<pre>rx_time_of_day_96b_10g_data (for 10G speed and 10M/100M/1G/ 2.5G/5G/10G (USXGMII) speed mode) rx_time_of_day_96b_1g_data (for 10M, 100M, 1G, and 2.5G speeds)</pre>	In	96	Carries the time of day (ToD) from an external ToD module to the MAC IP core in the following format: • Bits 48 to 95: 48-bit seconds field • Bits 16 to 47: 32-bit nanoseconds field • Bits 0 to 15: 16-bit fractional nanoseconds field
<pre>rx_time_of_day_64b_10g_data (for 10G speed and 10M/100M/1G/ 2.5G/5G/10G (USXGMII) speed mode) rx_time_of_day_64b_1g_data (for 10M, 100M, 1G, and 2.5G speeds)</pre>	In	64	Carries the ToD from an external ToD module the MAC IP core in the following format: Bits 16 to 63: 48-bit nanoseconds field Bits 0 to 15: 16-bit fractional nanoseconds field
<pre>rx_path_delay_10g_data (for 10G speed and 10M/100M/1G/ 2.5G/5G/10G (USXGMII) speed mode) rx_path_delay_1g_data</pre>	In	16 or 24 22	Connect this bus to the PHY Intel FPGA IP. This bus carries the path delay (residence time), measured between the physical network and the PHY side of the MAC IP Core (XGMII, GMII, or MII). The MAC IP
		•	continued



Signal	Direction	Width	Description
(for 10M, 100M, 1G, and 2.5G speeds)			<ul> <li>core uses this value when generating the ingress timestamp to account for the delay. The path delay is in the following format:</li> <li>Bits 0 to 9: Fractional number of clock cycle</li> <li>Bits 10 to 15/21/23: Number of clock cycle</li> </ul>
<pre>rx_ingress_p2p_val[]</pre>	Out	46	<ul> <li>Represents <meanpathdelay> for the current ingress port, which is used for peerto-peer operations.</meanpathdelay></li> <li>Bits 16 to 45: Link delay in nanoseconds field</li> <li>Bits 0 to 15: Link delay in fractional nanoseconds field</li> </ul>
rx_ingress_p2p_val_valid	Out	1	When asserted, this signal indicates the rx_ingress_p2p_val is valid.

## 6.10.3. IEEE 1588v2 Interface Clocks

#### Table 55. Clock Signals for the IEEE 1588V2 Interfaces

Interface Signal	Use legacy Ethernet 10G MAC Avalon streaming interface Option	Clock Signal
tx_egress_*	On	tx_156_25_clk
tx_etstamp_ins_*	Off	tx_312_5_clk
tx_time_of_day_*_10G_*	On	tx_312_5_clk
	Off	
tx_time_of_day_*_1G_*	On	gmii_tx_clk
	Off	
rx_ingress_*	On	rx_156_25_clk
	Off	rx_312_5_clk
rx_time_of_day_*_10G_*	On	rx_312_5_clk
	Off	
rx_time_of_day_*_1G_*	On	gmii_rx_clk
	Off	

## **Related Information**

Clock and Reset Signals on page 97



## **7. Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives**

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

Intel Quartus Prime Version	IP Core Version	User Guide
18.0	18.0	Low Latency Ethernet 10G MAC Intel FPGA IP User Guide
17.1	17.1	Intel FPGA Low Latency Ethernet 10G MAC User Guide
17.0	17.0	Low Latency Ethernet 10G MAC User Guide
16.1	16.1	Low Latency Ethernet 10G MAC User Guide
16.0	16.0	Low Latency Ethernet 10G MAC User Guide
15.1	15.1	Low Latency Ethernet 10G MAC User Guide
15.0	15.0	Low Latency Ethernet 10G MAC User Guide
14.1	14.1	Low Latency Ethernet 10G MAC User Guide

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.

Send Feedback

# intel

# 8. Document Revision History for the Low Latency Ethernet 10G MAC Intel FPGA IP User Guide

parameter description i Table: LL Ethernet 10G MAC Intel FPGA IP Core Parameters.           2021.08.23         18.1         18.1         Corrected the insert correction of the P2P transparen clock for Delay_Req in Table: Timestamp and Correction Insertion for 1-Step Clock Synchronization Correction Insertion for 1-Step Clock Synchronization Correction Insertion for 1-Step Clock Synchronization Updated the directions for the following signals in Table: MIL RX Signals: - mii_rx_dly - mii_rx_dly - mii_rx_dry - mii_rx_dry - mii_rx_dry           2020.06.24         18.1         18.1         • Updated the Release Information topic. • Updated the Release Information topic.           2020.03.17         18.1         18.1         • Updated the CAGMI Error Handling (Link Fault) topic.           2019.12.13         18.1         18.1         • Updated table: Device Family Support for LL 10G MAC to correct minimum speed grade withou 15 feature for Intel Stratix 10 devices from -13, -C31 -13, -E3.           2019.12.13         18.1         18.1         • Updated the description for avalon_st_rx_pfc_status_data[] in Table: Avaion Streaming Interface TX Status Signals.           2019.07.16         18.1         18.1         • Updated Tele: Clock Signals for the IEEE 1588VZ Interfaces to Shadon-MM interface to Avaion Streaming Interface.           2019.07.16         18.1         18.1         • Updated Tele: Clock Signals for the IEEE 1588VZ Interfaces to Shadon Streaming Interface.           2019.07.16         18.1         18.1         • Updated Table: Clock Signals for the IEEE 1588VZ Interfac	Document Version	Intel Quartus Prime Version	IP Version	Changes
2020.12.14       18.1       18.1       • Updated Figure: Interface Signals.         2020.12.14       18.1       18.1       • Updated Figure: Interface Signals.         2020.06.24       18.1       18.1       • Updated the directions for the following signals in Table: MIR XS Signals:         2020.06.24       18.1       18.1       • Updated the Release Information topic.         2020.03.17       18.1       18.1       • Updated the XGMII Error Handling (Link Fault) topic.         2019.12.13       18.1       18.1       • Updated the XGMII Error Handling (Link Fault) topic.         2019.12.13       18.1       18.1       • Updated the Account of the description for avalon_st_tx_pfc_Status_data[] in Table: Avalon Streaming Interface TX Status Signals.         2019.12.13       18.1       18.1       • Updated The description for avalon_st_tx_pfc_Status_data[] in Table: Avalon Streaming Interface tX Status Signals.         2019.07.16       18.1       18.1       • Updated Table: Clock Signals for the IEEE 1588/2 Interface to Avalon Minterface to Avalon Streaming Interface to Ava	2022.03.01	18.1	18.1	Corrected TX and RX datapath Reset/Default to Enable parameter description in Table: <i>LL Ethernet 10G MAC Intel FPGA IP Core Parameters</i> .
•       Updated the directions for the following signals in Table: MIL RX Signals: 	2021.08.23	18.1	18.1	Corrected the insert correction of the P2P transparent clock for Delay_Req in Table: <i>Timestamp and Correction Insertion for 1-Step Clock Synchronization</i> .
2020.03.17       18.1       18.1       • Updated the Frame Type Checking topic.         2019.12.13       18.1       18.1       • Updated the SGMII Error Handling (Link Fault) topic.         2019.12.13       18.1       18.1       • Updated Table: Device Family Support for LL 10G MAC to correct minimum speed grade without 150 feature for Intel Stratus 10 devices from -13, -C3 i -13, -E3.         • Updated the description for avalon_st_tx_pfc_status_data[] in Table: Avalon_st_rx_pfc_status_data[] in Table: Avalon_st_rx_pfc_status_data[] in Table: Avalon Streaming Interface TX Status Signals.         • Updated references to Avalon-ST interface to Avalon Streaming interface.         2019.07.16       18.1         18.1       18.1         18.1       18.1         2019.07.16       18.1         18.1       18.1         18.1       18.1         2019.01.09       18.1         18.1       18.1	2020.12.14	18.1	18.1	<ul> <li>Updated the directions for the following signals in Table: <i>MII RX Signals</i>:         <ul> <li>mii_rx_d[]</li> <li>mii_rx_dv</li> </ul> </li> </ul>
2019.12.13       18.1       18.1       18.1       Updated Table: Device Family Support for LL 10G MAC to correct minimum speed grade without 15G feature for Intel Stratix 10 devices from -I3, -C3 i -13, -E3.         .       Updated the description for avalon_st_tx_pfc_status_data[] in Table: Avalon Streaming Interface TX Status Signals.         .       Updated the description for avalon_st_tx_pfc_status_data[] in Table: Avalon_st_rx_pfc_status_data[] in Table: Avalon_st_rx_pfc_status_data[] in Table: Avalon Streaming Interface RX Status Signals.         .       Updated the description for avalon_st_rx_pfc_status_data[] in Table: Avalon Streaming Interface RX Status Signals.         .       Updated references to Avalon-MM interface to Avalon Streaming interface.         .       Updated references to Avalon-ST interface to Avalon Streaming interface.         .       Updated Table: Clock Signals for the IEEE 1588VZ Interfaces to show tx_time_of_day_*_10G_* signal uses tx_312_5_clk and rx_time_of_day_*_10G_* signal uses rx_312_5_clk with or without Use legacy Ethernet 10G MAC Avalon Streaming interface option enabled.         2019.01.09       18.1       18.1       18.1	2020.06.24	18.1	18.1	· · ·
MAC to correct minimum speed grade without 154 feature for Intel Stratix 10 devices from -I3, -C3 i-I3, -E3.         Updated the description for avalon_st_tx_pfc_status_data[] in Table: Avalon Streaming Interface TX Status Signals.         Updated the description for avalon_st_rx_pfc_status_data[] in Table: Avalon Streaming Interface RX Status Signals.         Updated the description for avalon_st_rx_pfc_status_data[] in Table: Avalon Streaming Interface RX Status Signals.         Updated references to Avalon-MM interface to Avalon Streaming interface.         Updated references to Avalon-ST interface to Avalon Streaming interface.         Updated Table: Clock Signals for the IEEE 1588VZ Interfaces to show tx_time_of_day_*_10G_* signal uses tx_312_5_clk and rx_time_of_day_*_10G_* signal uses rx_312_5_clk with or without Use legacy Ethernet 10G MAC Avalon Streaming interface option enabled.         2019.01.09       18.1       18.1       Updated Table: MAC Behavior for Different Frame Types to correct normal package size range from	2020.03.17	18.1	18.1	
2019.01.09       18.1       18.1       Interfaces to show tx_time_of_day_*_10G_* signal uses tx_312_5_clk and rx_time_of_day_*_10G_* signal uses rx_312_5_clk with or without Use legacy Ethernet 10G MAC Avalon Streaming interface option enabled.         2019.01.09       18.1       18.1       Updated Table: MAC Behavior for Different Frame Types to correct normal package size range from	2019.12.13	18.1	18.1	<ul> <li>Updated the description for avalon_st_tx_pfc_status_data[] in Table: Avalon Streaming Interface TX Status Signals.</li> <li>Updated the description for avalon_st_rx_pfc_status_data[] in Table: Avalon Streaming Interface RX Status Signals.</li> <li>Updated references to Avalon-MM interface to Avalon Memory-Mapped interface.</li> <li>Updated references to Avalon-ST interface to</li> </ul>
Types to correct normal package size range from	2019.07.16	18.1	18.1	signal uses tx_312_5_clk and rx_time_of_day_*_10G_* signal uses rx_312_5_clk with or without Use legacy Ethernet 10G MAC Avalon Streaming interface
05-1516 (0 04-1518.	2019.01.09	18.1	18.1	• Updated Table: <i>MAC Behavior for Different Frame</i> <i>Types</i> to correct normal package size range from 65-1518 to 64-1518.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



<b>Document Version</b>	Intel Quartus Prime Version	<b>IP Version</b>	Changes
2018.10.03		18.1	<ul> <li>Added support for the 10M/100M/1G/2.5G/5G/10G (USXGMII) variant for Intel Cyclone 10 GX devices:</li> <li>Updated the <i>Resource Utilization</i> section.</li> <li>Updated Tables:         <ul> <li>Updated Table: Device Family Support for LL 10GbE MAC and PHY Configurations.</li> <li>Updated Table: Resource Utilization for LL Ethernet 10G MAC for Intel Arria 10 and Intel Cyclone 10 GX Devices.</li> <li>Updated Table: LL Ethernet 10G MAC Intel FPGA IP Core Parameters to update the description for parameter Enable ECC on memory blocks.</li> </ul> </li> <li>Updated Table: LL Ethernet 10G MAC Intel FPGA IP Core Parameters:         <ul> <li>Updated the descriptions for Enable time stamping, Enable PTP one-step clock support, Enable asymmetry support, Enable peer-to-peer, Timestamp fingerprint width, and Time of Day Format.</li> </ul> </li> </ul>
			<ul> <li>Updated the note for Enable peer-to-peer to state that this option is only available from Intel Quartus Prime Pro Edition version 17.0 onwards.</li> <li>Updated the <i>Priority-Based Flow Control</i> topic.</li> <li>Made minor editorial updates to the document.</li> </ul>
2018.06.06	18.0	18.0	<ul> <li>Updated Figure: PHY Configuration with 10GBASE-R with IEEE 1588v2 Enabled for Intel Stratix 10 Devices to correct the PCS-PMA interface width from 40 to 32 and the parallel clock frequency from 257.8125 MHz to 322.265625 MHz.</li> <li>Added a note to the description of <b>TX and RX</b></li> </ul>
			datapath Reset/Default to Enable to clarify that this option is only available in Intel Quartus Prime Pro Edition version 18.0.
2018.05.10	18.0	18.0	<ul> <li>Renamed the document as <i>Low Latency Ethernet</i> <i>10G MAC Intel FPGA IP User Guide</i>.</li> <li>Renamed "Low Latency Ethernet 10G MAC" IP core to "Low Latency Ethernet 10G MAC Intel FPGA IP" as per Intel rebranding.</li> <li>Added support for 10M/100M/1G/2.5G/5G/10G (USXGMII) variant.</li> <li>Added IEEE 1588v2 support for 10M/100M/1G/ 2.5G/5G/10G (USXGMII) variant for Intel Stratix 10 devices.</li> <li>Added a new IP core parameter—<b>TX and RX</b> <b>datapath Reset/Default to Enable</b>.</li> <li>Added a new Section: <i>LL Ethernet 10G MAC Intel</i> <i>FPGA IP Design Examples</i>.</li> <li>Added new Topics:         <ul> <li><i>LL Ethernet 10G MAC Operating Modes</i></li> <li><i>IP Core Generation Output (Intel Quartus Prime</i> <i>Pro Edition)</i></li> <li><i>Files Generated for Intel IP Cores (Legacy</i> <i>Parameter Editor)</i>.</li> </ul> </li> </ul>





<b>Document Version</b>	Intel Quartus Prime Version	<b>IP Version</b>	Changes
Document Version		<b>IP Version</b>	<ul> <li>Added new Figures: <ul> <li>PTP Packet in IEEE 802.3 Ethernet Frame</li> <li>PTP packet within UDP over IPv4 over Ethernet Frame</li> <li>PTP packet within UDP over IPv6 over Ethernet Frame</li> </ul> </li> <li>Updated the Features topic.</li> <li>Updated Tables: <ul> <li>Resource Utilization for LL Ethernet 10G MAC for Intel Stratix 10 Devices</li> <li>Resource Utilization for LL Ethernet 10G MAC for Intel Arria 10 and Intel Cyclone 10 Devices</li> <li>TX and RX Latency Values for Intel Stratix 10 Devices</li> <li>Devices</li> <li>Device Family Support for LL 10GbE MAC and PHY Configurations</li> <li>LL Ethernet 10G MAC Intel FPGA IP Core Parameters</li> <li>Avalon-ST TX Data Interface Signals</li> <li>Timestamp Registers</li> <li>Hardware PMA Delay</li> <li>IEEE 1588v2 Egress TX Signals</li> <li>Added a note to the Timing Constraints topic.</li> </ul> </li> </ul>
			<ul> <li>IEEE 1588v2 Egress TX Signals</li> <li>IEEE 1588v2 Igress RX Signals</li> <li>Added a note to the <i>Timing Constraints</i> topic.</li> <li>Removed <i>Generated Files</i> topic.</li> <li>Updated Figure: <i>Interface Signals</i>.</li> <li>Added a note to the <i>Reset Requirements</i> topic to</li> </ul>
			<ul> <li>clarify that the value of the avalon_st_tx_ready signal can be 0 or 1 during reset.</li> <li>Updated the description of theEnable 10GBASE-R register mode parameter in the Parameter Settings for the LL Ethernet 10G MAC Intel FPGA IP Core topic.</li> <li>Updated descriptions for the PTP Packet in IEEE 802.3, PTP Packet over UDP/IPv4, and PTP Packet</li> </ul>
			<ul> <li>over UDP/IPv6 topics.</li> <li>Updated the IEEE 1588v2 topic: <ul> <li>Added PHY operating speed random error support for 5Gbps.</li> <li>Added a note on static error.</li> </ul> </li> <li>Updated for latest Intel branding standards.</li> <li>Made editorial updates throughout the document.</li> </ul>

8. Document Revision History for the Low Latency Ethernet 10G MAC Intel FPGA IP User Guide 683426 | 2022.03.01



Date	Version	Changes
March 2018	2018.03.07	<ul> <li>Corrected the Intel Cyclone 10 GX device speed grades:         <ul> <li>With 1588 feature: Corrected speed grade values from -I2, -E2 to - I5, -E5.</li> <li>Without 1588 feature: Corrected speed grade values from -I3, -E3 to -I6, -E6.</li> </ul> </li> <li>Updated Figure: PHY Configuration with 10GBASE-R with IEEE 1588v2</li> </ul>
		Enabled for Intel Stratix 10 Devices
December 2017	2017.12.25	<ul> <li>Updated the decription in the <i>10GBASE-R Register Mode</i> topic:</li> <li>Added support for Intel Stratix 10 devices.</li> <li>Added Figure: PHY Configuration with 10GBASE-R with IEEE 1588v. Enabled for Intel Stratix 10 Devices.</li> </ul>
November 2017	2017.11.06	<ul> <li>Renamed the document as Intel FPGA Low Latency Ethernet 10G MAC User Guide.</li> <li>Added support for the Intel Cyclone 10 GX device family.</li> <li>Added a new feature-Peer-to-Peer:         <ul> <li>Added a new feature-Tenable peer-to-peer support.</li> <li>Updated the description in the TX Datapath sub-topic of the IEEE 1588v2 topic.</li> <li>Added new IEEE 1588v2 Egress TX signals- tx_egress_p2p_update and tx_egress_p2p_val[].</li> <li>Added new IEEE 1588v2 Ingress RX signals- tx_egress_p2p_val[] and rx_ingress_p2p_val_valid.</li> </ul> </li> <li>Updated the <i>Features</i> topic.</li> <li>Updated the <i>Features</i> topic.</li> <li>Updated the <i>Toevice</i> Family Support for LL 10GbE MAC" table: Updated the <i>Poevice</i> Family Support for Intel Stratix 10 and Intel Cyclone 10 GX device families from Preliminary to Final.</li> <li>Updated the <i>Off Vevice</i> Family Support for Configurations" table: Updated the <i>Off Vevice</i> Family Support for Configurations" table: Updated the <i>Configuration</i> support for Intel Stratix 10 and Intel Cyclone 10 GX device families.</li> <li>Updated the <i>Getting Started</i> section:         <ul> <li>Updated the <i>Parameter Settings for the LL Ethernet 10G MAC IP</i> <i>Core</i> topic:</li> <li>Updated the <i>Parameter Settings for the LL Ethernet 10G MAC IP</i> <i>Core</i> topic:</li> <li>Updated the <i>Payload Length</i> topic.</li> </ul> </li> <li>Updated the <i>Functional Description</i> section:         <ul> <li>Updated the <i>Payload Length</i> topic.</li> <li>Updated the <i>Configuration Registers</i> section:               <ul>                 Updated the <i>Configuration</i> Registers section:</ul></li>                 Updated the <i>Configurat</i></ul></li></ul>



Date	Version	Changes
June 2017	2017.06.19	<ul> <li>Added support for two new variants: <ul> <li>10M/100M/1G/2.5G</li> <li>10M/100M/1G/2.5G/10G</li> </ul> </li> <li>Updated the following tables: <ul> <li>Features Comparison</li> <li>Device Family Support for Configurations</li> </ul> </li> <li>Updated the Interface Signals figure.</li> <li>Device Family Support forUpdated the operating modes for the clock and reset signals in the Clock and Reset Signals table.</li> <li>Updated descriptions and tables for the following topics: <ul> <li>Parameter Settings for the LL Ethernet 10G MAC IP Core</li> <li>Unidirectional Signals</li> <li>XGMII TX Signals</li> <li>GMII TX Signals</li> <li>GMII TX Signals</li> <li>MII TX Signals</li> <li>IEEE 1588v2 Ingress TX Signals</li> <li>IEEE 1588v2 Ingress TX Signals</li> </ul> </li> <li>Added unidirectional_force_remote_fault signal in the Unidirectional Signals table.</li> </ul>
Мау 2017	2017.05.08	<ul> <li>Made minor editorial updates.</li> <li>Clarified the device family support for Stratix 10 devices.</li> <li>Updated the Features topic.</li> <li>Updated the Device Family Support topic:         <ul> <li>Added Intel FPGA IP Core Device Support Levels table.</li> <li>Updated the LL Ethernet 10G MAC table to include Stratix 10 speed grades with 1588 feature.</li> </ul> </li> <li>Removed the Definition: Device Support Level topic.</li> <li>Updated the Device Family Support for Configurations table to include additional configurations that support Stratix 10 device family:             <ul> <li>1G/2.5G/10G MAC with 1G/2.5G/10G Multi-rate Ethernet PHY</li> <li>1G/2.5G MAC with 1G/2.5G/10G Multi-rate Ethernet PHY and IEEE 1588v2</li> <li>1G/2.5G MAC with 1G/2.5G Multi-rate Ethernet PHY</li> <li>1G/10G MAC with Backplane Ethernet 10GBASE-KR PHY</li> <li>Added tables listing resource utilization for Arria 10 and Stratix 10 devices in the Resource Utilization topic.</li> <li>Updated the Hardware PMA Delay table to include support for Stratix 10 device family.</li></ul></li></ul>





Date	Version	Changes
		<ul> <li>Updated the width and description for csr_address[] in the Avalon-MM Programming Signals table.</li> <li>Updated the width and description for avalon_st_tx_data[] signal in both Avalon-ST TX Data Interface Signals and Avalon-ST RX Data Interface Signals tables.</li> <li>Updated Typical Client Frame at TX Interface figure, Endian Conversion figure, and Typical Client Frame at Receive Interface figure.</li> </ul>
October 2016	2016.10.31	<ul> <li>Added support for the Stratix 10 device family.</li> <li>Added 1588 asymmetry support feature.</li> <li>Corrected the Arria 10 device speed grades from -C2 and -C3 to -E2 and -E3.</li> <li>Updated the topic about XGMII encapsulation in the TX datapath to clarify that the MAC TX converts the eighth byte of the preamble to a 1-byte SFD.</li> <li>Added a table listing the MAC behavior for different frame types in the topic about frame type checking.</li> <li>Updated the topic listing the clock and reset signals to specify the clock domains of the tx_rst_n and rx_rst_n signals.</li> <li>Updated the avalon_st_txstatus_data[] signal description to clarify that the status is only valid if the TX frame is valid.</li> <li>Updated the description of avalon_st_txstatus_error[5] to clarify that this bit asserts if the avalon_st_tx_error input signal from client is asserted.</li> <li>Added tables listing the clocks for the tx_ipg_10g, tx_ipg_10M_100M_1G, ecc_status, ecc_enable, and mac_reset_control registers if you turn on Use legacy Ethernet 10G MAC Avalon Memory-Mapped interface.</li> <li>Updated document template.</li> </ul>
May 2016	2016.05.02	<ul> <li>Updated the following topics to include the new speed mode 1G/ 2.5G/5G/10G (USXGMII): Features, Device Family Support, Parameter Settings, XGMII TX, and XGMII RX.</li> <li>Added a new topic: LL Ethernet 10G MAC and Legacy 10-Gbps Ethernet MAC.</li> <li>Added a new topic: Creating a SignalTap II Debug File to Match Your Design Hierarchy.</li> <li>Updated the description of the Overflow Handling.</li> <li>Replace the timing diagram in the XGMII Error Handling topic.</li> <li>Revised the description of invalid frames in the Statistics Registers topic and removed the tx_stats_etherStatsCRCErr, tx_stats_etherStatsJabbers, tx_stats_etherStatsFragments, and tx_stats_framesCRCErr from the topic.</li> <li>Removed the PMA Delay from Simulation Model table from the Calculating Timing Adjustment topic because simulation data is not deterministic.</li> </ul>
November 2015	2015.11.02	<ul> <li>Updated the Features, Device Family Support, Configuration Registers, and Interface Signals topics for 1G/2.5G and 1G/2.5G/10G operating speeds.</li> <li>Updated the Resource Utilization table.</li> <li>Revised the description in the Upgrading Outdate IP Cores topic.</li> <li>Updated the Reset topic, added a step in stage 2.</li> <li>Updated the Register Access topic, ECC status, and statistics clear register definitions.</li> <li>Updated the tx_unidir_control register to include support for user-triggered remote fault notification.</li> <li>Removed the Migrating IP Cores to a Different Device topic.</li> </ul>



Date	Version	Changes
May 2015	2015.05.04	Update the Device Support table.
		Updated the Resource Utilization table.
		Updated the Parameter Settings table.
		Added instruction on how to read statistics counters in the Statistics Registers topic.
		• Added new registers: tx_vlan_detection, rx_vlan_detection,
		<pre>tx_ipg_10g, tx_ipg_10M_100M_1G, tx_transfer_status, and rx_transfer_status.</pre>
		<ul> <li>Updated the description of the rx_stats_octetsOK and tx_stats_octetsOK statistics counters.</li> </ul>
		Update the Length Checking topic.
		Added the Reset Requirements topic.
		Added the Deriving TX Timing Adjustments and Deriving RX Timing Adjustments topics.
		Removed the Minimum Inter-packet Gap topic.
December 2014	2014.12.15	<ul> <li>Updated the Performance and Resource Utilization table—improved the resource utilization for IEEE 1588v2 feature.</li> </ul>
		<ul> <li>Added a new feature—10GBASE-R register mode:</li> </ul>
		<ul> <li>Added a new parameter—Enable 10GBASE-R register mode.</li> </ul>
		<ul> <li>Added new signals—tx_xcvr_clk, rx_xcvr_clk,</li> </ul>
		xgmii_tx_valid, xgmii_rx_valid.
		Added new parameter options for Time of Day Format.
		Added a new table in the Frame Type Checking topic to describe the MAC behavior for different frame types.
		Added a new table—Register Access Type Convention—to describe the access type for the IP core registers.
		Added a new section about timing constraints.
		<ul> <li>Revised the receive timestamp registers word offset to start from 0x0120 to 0x012C.</li> </ul>
		• Added a recommendation for the csr_rst_n signal—deassert the csr_rst_n signal at least once after tx_clk and rx_clk are stable.
		• Revised the number of bits for fractional number of clock cycle for rx_path_delay_10g_data and rx_path_delay_1g_data signals to Bit [9:0]: Fractional number of clock cycle, Bit [21/15:10]:Number of clock cycle.
		Updated the signals description for:
		— tx_egress_timestamp_request_fingerprint[]
		<pre>- tx_egress_timestamp_96b_data[]</pre>
		<pre></pre>
		<pre>- tx_time_of_day_96b_1g_data</pre>
		<pre>- tx_time_of_day_64b_1g_data</pre>
June 2014	2014.06.30	Improved the performance and resource utilization.
		Added a new feature—Unidirectional Ethernet.
		<ul> <li>Added a new parameter—Enable Unidirectional feature.</li> </ul>
		<ul> <li>Added Unidirectional registers and signals.</li> <li>Added information about DMA analog and digital delay for IEEE 1E89.02</li> </ul>
		<ul> <li>Added information about PMA analog and digital delay for IEEE 1588v2 MAC registers.</li> </ul>
		• Edited the bit description of avalon_st_rxstatus_error[] signal.
		• Added more information about the avalon_st_pause_data[0] bit signal to indicate that the transmission of XON pause frames only trigger for one time after XOFF pause frames regardless of how long the avalon_st_pause_data[0] is asserted.
		<ul> <li>Updated the statistics registers description.</li> </ul>
		· · · · · · · · · · · · · · · · · · ·



Date	Version	Changes
		<ul> <li>Edited the bit description of tx_underflow_counter0, tx_underflow_counter1, rx_pktovrflow_etherStatsDropEvents,rx_pktovrflow_error signals.</li> <li>Edited the bit description of csr_clk signal to state that the recommended clock frequency for this signal is 125 Mhz-156.25 Mhz regardless of whether you select register-based or memory-based statistics counter.</li> <li>Updated the tx_rst_n and rx_rst_n signals description to reflect the change from asynchronous reset to synchronous reset.</li> <li>Updated the csr_waitrequest signal description.</li> </ul>
December 2013	2013.12.02	Initial release

