User's Manual

32

RX66N Group

User's Manual: Hardware

RENESAS 32-Bit MCU
RX Family／RX600 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics
www.renesas.com

Rev.1.11 Feb 2021

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (“Vulnerability Issues”). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2021 Renesas Electronics Corporation. All rights reserved.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)
   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on
   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
3. Input of signal during power-off state
   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
4. Handling of unused pins
   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
5. Clock signals
   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
7. Prohibition of access to reserved addresses
   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products
   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.
This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.

When designing an application system that includes this LSI, take all points to note into account.
Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the RX66N Group. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.

Document Type	Contents	Document Title	Document No.
Data Sheet	Overview of hardware and electrical characteristics	RX66N Group Datasheet	R01DS0344EJ
User's manual: Hardware	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	RX66N Group User's manual: Hardware	This User's manual
User's manual: Software	Detailed descriptions of the CPU and instruction set	RX Family RXv3 Instruction Set Architecture User's Manual: Software	R01US0316EJ
Application Note	Notes on Printed Circuit Board Patterns	RX Family Hardware Design Guide	R01AN1411EJ
	Examples of applications and sample programs	—	—
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	—	—

2. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.

X.X.X ... Register

Address(es): xxxx xxxxh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	...[1:0]		...4	—	—	—	...0
Value after reset:	x	0	0	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	...0	.....	0: ..... 1: Setting prohibited	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	...4	.....	0: 1:	R
b6, b5	...[1:0]	.....	0 0: ..... 0 1: ..... Settings other than above are prohibited.	R/(W)*1
b7	—	Reserved	The read value is undefined. Writing to this bit has no effect.	R

(1) R/W: The bit or field is readable and writable.
R/(W): The bit or field is readable and writable. However, writing to this bit or field has some limitations. For details on the limitations, see the description or notes of respective registers.
R: The bit or field is readable. Writing to this bit or field has no effect.

(2) Reserved.
Use the specified value when writing to this bit or field; otherwise, the correct operation is not guaranteed.

(3) Setting prohibited. The correct operation is not guaranteed if such a setting is performed.

3. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communications Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connect
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners.

Contents

Features 70

1. Overview 71

1.1 Outline of Specifications 71

1.2 List of Products 84

1.3 Block Diagram 86

1.4 Pin Functions 87

1.5 Pin Assignments 95

1.5.1 224-Pin LFBGA 95

1.5.2 176-Pin LFBGA 96

1.5.3 176-Pin LFQFP 97

1.5.4 145-Pin TFLGA 98

1.5.5 144-Pin LFQFP 99

1.5.6 100-Pin LFQFP 100

1.6 List of Pin and Pin Functions 101

1.6.1 224-Pin LFBGA 101

1.6.2 176-Pin LFBGA 111

1.6.3 176-Pin LFQFP 119

1.6.4 145-Pin TFLGA 127

1.6.5 144-Pin LFQFP 134

1.6.6 100-Pin LFQFP 141

2. CPU 147

2.1 Features 147

2.2 Register Set of the CPU 148

2.2.1 General-Purpose Registers (R0 to R15) 149

2.2.2 Control Registers 149

2.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP) 150

2.2.2.2 Exception Table Register (EXTB) 150

2.2.2.3 Interrupt Table Register (INTB) 150

2.2.2.4 Program Counter (PC) 150

2.2.2.5 Processor Status Word (PSW) 151

2.2.2.6 Backup PC (BPC) 152

2.2.2.7 Backup PSW (BPSW) 153

2.2.2.8 Fast Interrupt Vector Register (FINTV) 153

2.2.2.9 Single-Precision Floating-Point Status Word (FPSW) 154

2.2.3 Accumulator 156

2.3 Processor Mode 157

2.3.1 Supervisor Mode 157

2.3.2 User Mode 157

2.3.3 Privileged Instruction 157

2.3.4 Switching Between Processor Modes 157

2.4 Data Types 158

2.4.1 Integer 158
2.4.2 Single-Precision Floating-Point Numbers 159
2.4.3 Bitwise Operations 159
2.4.4 Strings 160
2.5 Endian 161
2.5.1 Switching the Endian 161
2.5.2 Access to I/O Registers 164
2.5.3 Notes on Access to I/O Registers 164
2.5.4 Data Arrangement 165
2.5.4.1 Data Arrangement in Registers 165
2.5.4.2 Data Arrangement in Memory 165
2.5.5 Notes on the Allocation of Instruction Codes 165
2.6 Vector Table 166
2.6.1 Exception Vector Table 166
2.6.2 Interrupt Vector Table 167
2.7 Register Bank Save Function 168
2.8 Double-Precision Floating-Point Coprocessor 169
2.8.1 Features 169
2.8.2 Double-Precision Floating-Point Register Set 170
2.8.2.1 Double-Precision Floating-Point Data Registers (DR0 to DR15) 170
2.8.2.2 Double-Precision Floating-Point Control Registers 170
2.8.3 Data Types (for the Double-Precision Floating-Point Coprocessor) 175
2.8.3.1 Double-Precision Floating-Point Numbers 175
2.8.4 Data Arrangement (for the Double-Precision Floating-Point Coprocessor) 175
2.8.4.1 Arrangement of Data in the Double-Precision Floating-Point Registers 175
2.8.4.2 Arrangement of Data for Double-Precision Floating-Point Numbers in Memory 176
2.8.5 Switching the Endian (for the Double-Precision Floating-Point Coprocessor) 177
2.9 Operation of Instructions 180
2.9.1 Restrictions on RMPA and String-Manipulation Instructions 180
2.9.1.1 Transfer Size and Data Prefetching 180
2.9.1.2 Access to the External Space 180
2.9.1.3 Access to I/O Registers 180
2.10 Numbers of Cycles 181
2.10.1 Instruction and Numbers of Cycles 181
2.10.2 Instruction and Numbers of Cycles (for the Double-Precision Floating-Point Coprocessor) 185
2.10.3 Numbers of Cycles for Response to Interrupts 186
2.11 Usage Note 186
2.11.1 Notes on Self-Diagnosis of the RAM for the Save Register Banks 186
3. Operating Modes 187
3.1 Operating Mode Types and Selection 187
3.2 Register Descriptions 188

3.2.1 Mode Monitor Register (MDMONR) 188
3.2.2 System Control Register 0 (SYSCR0) 189
3.2.3 System Control Register 1 (SYSCR1) 190
3.3 Details of Operating Modes 191
3.3.1 Single-Chip Mode 191
3.3.2 On-Chip ROM Enabled Extended Mode 191
3.3.3 On-Chip ROM Disabled Extended Mode 191
3.3.4 Boot Mode 191
3.3.5 USB Boot Mode 191
3.3.6 Boot Mode (FINE Interface) 192
3.4 Transitions of Operating Modes 193
3.4.1 Operating Mode Transitions Determined by the Mode-Setting Pins 193
3.4.2 Operating Mode Transitions According to Register Setting 194
4. Address Space 195
4.1 Address Space 195
4.2 External Address Space 197
5. I/O Registers 198
5.1 I/O Register Addresses (Address Order) 200
6. Resets 268
6.1 Overview 268
6.2 Register Descriptions 270
6.2.1 Reset Status Register 0 (RSTSR0) 270
6.2.2 Reset Status Register 1 (RSTSR1) 272
6.2.3 Reset Status Register 2 (RSTSR2) 273
6.2.4 Software Reset Register (SWRR) 274
6.3 Operation 274
6.3.1 RES# Pin Reset 274
6.3.2 Power-On Reset and Voltage Monitoring 0 Reset 274
6.3.3 Voltage Monitoring 1 Reset and Voltage Monitoring 2 Reset 275
6.3.4 Deep Software Standby Reset 277
6.3.5 Independent Watchdog Timer Reset 277
6.3.6 Watchdog Timer Reset 277
6.3.7 Software Reset 277
6.3.8 Determination of Cold/Warm Start 278
6.3.9 Determination of Reset Generation Source 279
7. Option-Setting Memory (OFSM) 280
7.1 Overview 280
7.2 Register Descriptions 282
7.2.1 Serial Programmer Command Control Register (SPCC) 282
7.2.2 OCD/Serial Programmer ID Setting Register (OSIS) 283
7.2.3 Option Function Select Register 0 (OFS0) 284

7.2.4 Option Function Select Register 1 (OFS1) ... 288
7.2.5 Endian Select Register (MDE) ... 289
7.2.6 TM Enable Flag Register (TMEF) ... 290
7.2.7 TM Identification Data Register (TMINF) ... 291
7.2.8 Bank Select Register (BANKSEL) ... 292
7.2.9 Flash Access Window Setting Register (FAW) ... 293
7.2.10 ROM Code Protection Register (ROMCODE) ... 295
7.3 Programming and Erasure of the Option-Setting Memory in Individual Operating Modes ... 296
7.4 Settings of the Option-Setting Memory and Reading, Programming, and Erasure ... 297
7.5 Setting the Option-Setting Memory ... 298
7.5.1 Allocation of Data in the Option-Setting Memory ... 298
7.5.2 Setting Data for Programming the Option-Setting Memory ... 299
7.6 Usage Note ... 300
7.6.1 Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Memory ... 300
8. Voltage Detection Circuit (LVDA) ... 301
8.1 Overview ... 301
8.2 Register Descriptions ... 304
8.2.1 Voltage Monitoring 1 Circuit Control Register 1 (LVD1CR1) ... 304
8.2.2 Voltage Monitoring 1 Circuit Status Register (LVD1SR) ... 304
8.2.3 Voltage Monitoring 2 Circuit Control Register 1 (LVD2CR1) ... 305
8.2.4 Voltage Monitoring 2 Circuit Status Register (LVD2SR) ... 305
8.2.5 Voltage Monitoring Circuit Control Register (LVCMPCR) ... 306
8.2.6 Voltage Detection Level Select Register (LVDLVLR) ... 307
8.2.7 Voltage Monitoring 1 Circuit Control Register 0 (LVD1CR0) ... 308
8.2.8 Voltage Monitoring 2 Circuit Control Register 0 (LVD2CR0) ... 309
8.3 VCC Input Voltage Monitor ... 311
8.3.1 Monitoring Vdet0 ... 311
8.3.2 Monitoring Vdet1 ... 311
8.3.3 Monitoring Vdet2 ... 311
8.4 Reset from Voltage Monitor 0 ... 312
8.5 Interrupt and Reset from Voltage Monitor 1 ... 313
8.6 Interrupt and Reset from Voltage Monitor 2 ... 316
8.7 Event Link Output ... 319
8.7.1 Interrupt Handling and Event Linking ... 319
9. Clock Generation Circuit ... 320
9.1 Overview ... 320
9.2 Register Descriptions ... 324
9.2.1 System Clock Control Register (SCKCR) ... 324
9.2.2 System Clock Control Register 2 (SCKCR2) ... 326
9.2.3 System Clock Control Register 3 (SCKCR3) ... 327
9.2.4 PLL Control Register (PLLCR) ... 328

9.2.5 PLL Control Register 2 (PLLCR2) 329
9.2.6 External Bus Clock Control Register (BCKCR) 330
9.2.7 Main Clock Oscillator Control Register (MOSCCR) 331
9.2.8 Sub-Clock Oscillator Control Register (SOSCCR) 333
9.2.9 Low-Speed On-Chip Oscillator Control Register (LOCOCR) 334
9.2.10 IWDT-Dedicated On-Chip Oscillator Control Register (ILOCOCR) 335
9.2.11 High-Speed On-Chip Oscillator Control Register (HOCOCR) 336
9.2.12 High-Speed On-Chip Oscillator Control Register 2 (HOCOCR2) 337
9.2.13 Oscillation Stabilization Flag Register (OSCOVFSR) 338
9.2.14 Oscillation Stop Detection Control Register (OSTDCR) 341
9.2.15 Oscillation Stop Detection Status Register (OSTDSR) 342
9.2.16 Main Clock Oscillator Wait Control Register (MOSCWTCR) 343
9.2.17 Sub-Clock Oscillator Wait Control Register (SOSCWTCR) 344
9.2.18 Main Clock Oscillator Forced Oscillation Control Register (MOFCR) 345
9.2.19 High-Speed On-Chip Oscillator Power Supply Control Register (HOCOPCR) 346
9.2.20 CLKOUT Output Control Register (CKOCR) 347
9.2.21 Specific-Use Clock Control Register (PACKCR) 348
9.2.22 PPLL Control Register (PPLLCR) 349
9.2.23 PPLL Control Register 2 (PPLLCR2) 350
9.2.24 PPLL Control Register 3 (PPLLCR3) 351
9.3 Main Clock Oscillator 352
9.3.1 Connecting a Crystal Resonator 352
9.3.2 External Clock Input 353
9.3.3 Notes on the External Clock Input 353
9.4 Sub-Clock Oscillator 354
9.4.1 Connecting 32.768-kHz Crystal Resonator 354
9.4.2 Handling of Pins when Sub-Clock is Not Used 355
9.5 Oscillation Stop Detection Function 356
9.5.1 Oscillation Stop Detection and Operation after Detection 356
9.5.2 Oscillation Stop Detection Interrupts 358
9.6 PLL Circuit 359
9.7 Internal Clock 359
9.7.1 System Clock 360
9.7.2 Peripheral Module Clock 360
9.7.3 Flash-IF Clock 360
9.7.4 External Bus Clock 360
9.7.5 SDRAM Clock 361
9.7.6 USB Clock 361
9.7.7 Ethernet-PHY External Clock 361
9.7.8 CLKOUT Clock 361
9.7.9 CAN Clock 361

9.7.10 CAC Clock (CACCLK) 361
9.7.11 RTC Clock 362
9.7.12 IWDT-Dedicated Clock 362
9.7.13 JTAG Clock 362
9.8 Clock Source Switching 363
9.9 Operations Linked by the ELC 365
9.9.1 Event Signal Output to the ELC 365
9.9.2 Clock Source Switching on Reception of the Event Signal from the ELC 365
9.10 Usage Notes 366
9.10.1 Notes on Clock Generation Circuit 366
9.10.2 Note on Rewriting the SCKCR3 Register 366
9.10.3 Notes on Resonator 367
9.10.4 Notes on Board Design 367
9.10.5 Notes on Resonator Connect Pin 367
9.10.6 Notes on Sub-Clock Oscillator 368
9.10.7 Notes on Using a Low CL Crystal Unit 371
9.10.8 Notes on Changing the ICLK Frequency 372
10. Clock Frequency Accuracy Measurement Circuit (CAC) 373
10.1 Overview 373
10.2 Register Descriptions 375
10.2.1 CAC Control Register 0 (CACR0) 375
10.2.2 CAC Control Register 1 (CACR1) 376
10.2.3 CAC Control Register 2 (CACR2) 377
10.2.4 CAC Interrupt Request Enable Register (CAICR) 378
10.2.5 CAC Status Register (CASTR) 379
10.2.6 CAC Upper-Limit Value Setting Register (CAULVR) 380
10.2.7 CAC Lower-Limit Value Setting Register (CALLVR) 380
10.2.8 CAC Counter Buffer Register (CACNTBR) 380
10.3 Operation 381
10.3.1 Measuring Clock Frequency 381
10.3.2 Digital Filtering of Signals on the CACREF Pin 382
10.4 Interrupt Requests 382
10.5 Usage Notes 383
10.5.1 Module Stop Function Setting 383
11. Low Power Consumption 384
11.1 Overview 384
11.2 Register Descriptions 388
11.2.1 Standby Control Register (SBYCR) 388
11.2.2 Module Stop Control Register A (MSTPCRA) 389
11.2.3 Module Stop Control Register B (MSTPCRB) 391
11.2.4 Module Stop Control Register C (MSTPCRC) 393

11.2.5 Module Stop Control Register D (MSTPCRD) 395
11.2.6 Operating Power Control Register (OPCCR) 397
11.2.7 Sleep Mode Return Clock Source Switching Register (RSTCKCR) 400
11.2.8 Deep Standby Control Register (DPSBYCR) 401
11.2.9 Deep Standby Interrupt Enable Register 0 (DPSIER0) 403
11.2.10 Deep Standby Interrupt Enable Register 1 (DPSIER1) 404
11.2.11 Deep Standby Interrupt Enable Register 2 (DPSIER2) 405
11.2.12 Deep Standby Interrupt Enable Register 3 (DPSIER3) 406
11.2.13 Deep Standby Interrupt Flag Register 0 (DPSIFR0) 407
11.2.14 Deep Standby Interrupt Flag Register 1 (DPSIFR1) 408
11.2.15 Deep Standby Interrupt Flag Register 2 (DPSIFR2) 409
11.2.16 Deep Standby Interrupt Flag Register 3 (DPSIFR3) 412
11.2.17 Deep Standby Interrupt Edge Register 0 (DPSIEGR0) 413
11.2.18 Deep Standby Interrupt Edge Register 1 (DPSIEGR1) 414
11.2.19 Deep Standby Interrupt Edge Register 2 (DPSIEGR2) 415
11.2.20 Deep Standby Interrupt Edge Register 3 (DPSIEGR3) 415
11.2.21 Deep Standby Backup Register (DPSBKRy) (y = 0 to 31) 416
11.3 Reducing Power Consumption by Switching Clock Signals 417
11.4 Module-Stop Function 417
11.5 Function for Lower Operating Power Consumption 418
11.5.1 Setting Operating Power Consumption Control Mode 418
11.6 Low Power Consumption Modes 419
11.6.1 Sleep Mode 419
11.6.1.1 Transition to Sleep Mode 419
11.6.1.2 Release from Sleep Mode 420
11.6.1.3 Sleep Mode Return Clock Source Switching Function 420
11.6.2 All-Module Clock Stop Mode 421
11.6.2.1 Transition to All-Module Clock Stop Mode 421
11.6.2.2 Release from All-Module Clock Stop Mode 422
11.6.3 Software Standby Mode 423
11.6.3.1 Transition to Software Standby Mode 423
11.6.3.2 Release from Software Standby Mode 424
11.6.3.3 Example of Software Standby Mode Application 425
11.6.4 Deep Software Standby Mode 426
11.6.4.1 Transition to Deep Software Standby Mode 426
11.6.4.2 Release from Deep Software Standby Mode 427
11.6.4.3 Pin States at the Time of Release from Deep Software Standby Mode 428
11.6.4.4 Example of Deep Software Standby Mode Application 428
11.6.4.5 Flowchart to Use Deep Software Standby Mode 430
11.7 Usage Notes 431
11.7.1 I/O Port States 431

11.7.2 Module-Stop State of DMAC and DTC 431
11.7.3 On-Chip Peripheral Module Interrupts 431
11.7.4 Write Access to MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD 431
11.7.5 Input Buffer Control by DIRQnE Bit (n = 0 to 15) 431
11.7.6 Timing of WAIT Instructions 431
11.7.7 Rewriting the Register by DMAC and DTC in Sleep Mode 431
11.7.8 Point for Caution when Shifting from Low-Speed Operating Mode to Software Standby Mode 432
11.7.9 Notes on Transitions from High-Speed Operating Mode to Low-Speed Operating Mode or to Low Power Consumption Mode 432
12. Battery Backup Function 433
12.1 Overview 433
12.2 Operation 434
12.2.1 Battery Backup Function 434
12.3 Usage Notes 435
13. Register Write Protection Function 436
13.1 Register Descriptions 437
13.1.1 Protect Register (PRCR) 437
14. Exception Handling 438
14.1 Exception Events 438
14.1.1 Undefined Instruction Exception 439
14.1.2 Privileged Instruction Exception 439
14.1.3 Access Exceptions 439
14.1.4 Address Exceptions 439
14.1.5 Single-Precision Floating-Point Exception 439
14.1.6 Reset 439
14.1.7 Non-Maskable Interrupt 439
14.1.8 Interrupt 439
14.1.9 Unconditional Trap 439
14.2 Exception Handling Procedure 440
14.3 Acceptance of Exception Events 442
14.3.1 Acceptance Timing and Saved PC Value 442
14.3.2 Vector and Site for Saving the Values in the PC and PSW 443
14.4 Hardware Processing for Accepting and Returning from Exceptions 444
14.5 Hardware Pre-Processing 445
14.5.1 Undefined Instruction Exception 445
14.5.2 Privileged Instruction Exception 445
14.5.3 Access Exceptions 445
14.5.4 Address Exceptions 445
14.5.5 Single-Precision Floating-Point Exception 445
14.5.6 Reset 446
14.5.7 Non-Maskable Interrupt 446

14.5.8 Interrupt 446
14.5.9 Unconditional Trap 446
14.6 Return from Exception Handling Routine 447
14.7 Priority of Exception Events 447
14.8 Exception Generated in Coprocessor 448
14.8.1 Double-Precision Floating-Point Exceptions 448
15. Interrupt Controller (ICUD) 449
15.1 Overview 449
15.2 Register Descriptions 451
15.2.1 Interrupt Request Register n (IRn) (n = 016 to 255) 451
15.2.2 Interrupt Request Enable Register m (IERm) (m = 02h to 1Fh) 453
15.2.3 Interrupt Source Priority Register r (IPRr) (r = 000 to 255) 454
15.2.4 Fast Interrupt Set Register (FIR) 455
15.2.5 Software Interrupt Generation Register (SWINTR) 456
15.2.6 Software Interrupt 2 Generation Register (SWINT2R) 456
15.2.7 DTC Transfer Request Enable Register n (DTCERn) (n = 026 to 255) 457
15.2.8 DMAC Trigger Select Register m (DMRSRm) (m = DMAC channel number) 458
15.2.9 IRQ Control Register i (IRQCRi) (i = 0 to 15) 459
15.2.10 IRQ Pin Digital Filter Enable Register 0 (IRQFLTE0) 460
15.2.11 IRQ Pin Digital Filter Enable Register 1 (IRQFLTE1) 461
15.2.12 IRQ Pin Digital Filter Setting Register 0 (IRQFLTC0) 462
15.2.13 IRQ Pin Digital Filter Setting Register 1 (IRQFLTC1) 463
15.2.14 Non-Maskable Interrupt Status Register (NMISR) 464
15.2.15 Non-Maskable Interrupt Enable Register (NMIER) 466
15.2.16 Non-Maskable Interrupt Status Clear Register (NMICLR) 468
15.2.17 NMI Pin Interrupt Control Register (NMICR) 468
15.2.18 Expanded Non-Maskable Interrupt Status Register (EXNMISR) 469
15.2.19 Expanded Non-Maskable Interrupt Enable Register (EXNMIER) 470
15.2.20 Expanded Non-Maskable Interrupt Status Clear Register (EXNMICLR) 471
15.2.21 NMI Pin Digital Filter Enable Register (NMIFLTE) 472
15.2.22 NMI Pin Digital Filter Setting Register (NMIFLTC) 472
15.2.23 Group IE0 Interrupt Request Register (GRPIE0), Group BE0 Interrupt Request Register (GRPBE0), Group BL0/BL1/BL2 Interrupt Request Register (GRPBL0/GRPBL1/GRPBL2), Group AL0/AL1 Interrupt Request Register (GRPAL0/GRPAL1) 473
15.2.24 Group IE0 Interrupt Request Enable Register (GENIE0), Group BE0 Interrupt Request Enable Register (GENBE0), Group BL0/BL1/BL2 Interrupt Request Enable Register (GENBL0/GENBL1/GENBL2), Group AL0/AL1 Interrupt Request Enable Register (GENAL0/GENAL1) 475
15.2.25 Group IE0 Interrupt Clear Register (GCRIE0), Group BE0 Interrupt Clear Register (GCRBE0) 477
15.2.26 Software Configurable Interrupt B Request Register k (PIBRk) (k = 0h to Bh) 479

15.2.27 Software Configurable Interrupt A Request Register k (PIARk) (k = 0h to Ah, Ch) 480
15.2.28 Software Configurable Interrupt B Source Select Register Xn (SLIBXRn) (n = 128 to 143) . 481
15.2.29 Software Configurable Interrupt B Source Select Register n (SLIBRn) (n = 144 to 207) 482
15.2.30 Software Configurable Interrupt A Source Select Register n (SLIARn) (n = 208 to 255) 486
15.2.31 EXDMAC Trigger Select Register (SELEXDR) 490
15.2.32 Software Configurable Interrupt Source Select Register Write Protect Register (SLIPRCR) . 491
15.3 Vector Table 492
15.3.1 Interrupt Vector Table 492
15.3.2 Fast Interrupt Vector Area 499
15.3.3 Non-maskable Interrupt Vector Area 499
15.4 Types of Interrupts 500
15.4.1 Peripheral Interrupts 500
15.4.2 Software Interrupts 500
15.4.3 External Pin Interrupt 500
15.4.4 Group Interrupts 501
15.4.5 Software Configurable Interrupts 504
15.4.5.1 Software Configurable Interrupt B 506
15.4.5.2 Software Configurable Interrupt A 506
15.4.5.3 EXDMAC Start Trigger by Software Configurable Interrupts 506
15.4.6 Non-Maskable Interrupts 506
15.5 Interrupt Detection 507
15.5.1 Edge Detection 507
15.5.2 Level Detection 509
15.5.3 Group Interrupts Using Edge Detection 510
15.5.4 Group Interrupts Using Level Detection 513
15.5.5 Software Configurable Interrupts 515
15.6 Determining Priority of Interrupt Requests 515
15.7 Interrupt Setting Procedure 516
15.7.1 Enabling Interrupt Requests 516
15.7.2 Disabling Interrupt Requests 516
15.7.3 Selecting Interrupt Request Destination 516
15.7.3.1 Interrupt Request Destination Setting Procedure 516
15.7.3.2 Operations When the DTC/DMAC Selected 518
15.7.3.3 Changing the Interrupt Request Destination 518
15.7.4 Setting the External Pin Interrupt 519
15.7.5 Setting Non-Maskable Interrupts 519
15.7.6 Digital Filter 520
15.7.7 Setting Software Configurable Interrupts 520
15.7.7.1 Polling for Software Configurable Interrupts 521
15.8 Multiple Interrupt 521
15.9 Fast interrupt 521

15.10 Exiting Low Power Consumption State 522
15.10.1 Exiting Sleep Mode 522
15.10.2 Exiting All-Module Clock Stop Mode 522
15.10.3 Exiting Software Standby Mode 523
15.11 Usage Notes 523
15.11.1 Notes on the WAIT instruction When Using the Non-Maskable Interrupt 523
15.11.2 Software Configurable Interrupts in All-Module Clock Stop Mode 523
15.11.3 Interrupt Requests in Software Standby Mode 523
16. Buses 524
16.1 Overview 524
16.2 Description of Buses 526
16.2.1 CPU Buses 526
16.2.2 Memory Buses 526
16.2.3 Internal Main Buses 526
16.2.4 Internal Peripheral Buses 527
16.2.5 Write Buffer Function (Internal Peripheral Bus) 528
16.2.6 External Bus 529
16.2.7 Parallel Operation 532
16.2.8 Bus Settings 532
16.2.9 Restrictions 533
16.3 Register Descriptions 534
16.3.1 CSn Control Register (CSnCR) (n = 0 to 7) 534
16.3.2 CSn Recovery Cycle Register (CSnREC) (n = 0 to 7) 535
16.3.3 CS Recovery Cycle Insertion Enable Register (CSRECEN) 537
16.3.4 CSn Mode Register (CSnMOD) (n = 0 to 7) 539
16.3.5 CSn Wait Control Register 1 (CSnWCR1) (n = 0 to 7) 541
16.3.6 CSn Wait Control Register 2 (CSnWCR2) (n = 0 to 7) 544
16.3.7 SDC Control Register (SDCCR) 547
16.3.8 SDC Mode Register (SDCMOD) 548
16.3.9 SDRAM Access Mode Register (SDAMOD) 549
16.3.10 SDRAM Self-Refresh Control Register (SDSELF) 549
16.3.11 SDRAM Refresh Control Register (SDRFCR) 550
16.3.12 SDRAM Auto-Refresh Control Register (SDRFEN) 551
16.3.13 SDRAM Initialization Sequence Control Register (SDICR) 552
16.3.14 SDRAM Initialization Register (SDIR) 553
16.3.15 SDRAM Address Register (SDADR) 554
16.3.16 SDRAM Timing Register (SDTR) 555
16.3.17 SDRAM Mode Register (SDMOD) 557
16.3.18 SDRAM Status Register (SDSR) 558
16.3.19 Bus Error Status Clear Register (BERCLR) 559
16.3.20 Bus Error Monitoring Enable Register (BEREN) 559

16.3.21 Bus Error Status Register 1 (BERSR1) 560
16.3.22 Bus Error Status Register 2 (BERSR2) 560
16.3.23 Bus Priority Control Register (BUSPRI) 561
16.3.24 Extended Bus Master Priority Control Register (EBMAPCR) 563
16.4 Endian and Data Alignment 565
16.4.1 Data Alignment Control for CS Area 565
16.4.2 Data Alignment Control for SDRAM Area 571
16.5 Operation of CS Area Controller 578
16.5.1 Separate Bus 578
16.5.2 Address/Data Multiplexed Bus 593
16.5.3 External Wait Function 596
16.5.4 Insertion of Recovery Cycles 598
16.5.5 No Access State 601
16.5.6 Write Buffer Function (External Bus) 602
16.5.7 Limitations 602
16.6 SDRAM Area Controller Operation 605
16.6.1 Enabling/Disabling SDRAM Access and Setting SDRAM Bus Width 605
16.6.2 No Access State 605
16.6.3 Insertion of Recovery Cycles 605
16.6.4 Write Buffer Function 605
16.6.5 SDRAM Commands 606
16.6.6 Conditions for Setting SDRAMC Registers 606
16.6.7 Self-Refresh 607
16.6.8 Auto-Refresh 610
16.6.9 Initialization Sequencer 612
16.6.10 Read/Write Access 613
16.6.11 Setting Mode Register 616
16.6.12 SDRAMC Setting Examples 617
16.6.12.1 SDRAMC Access Procedure 617
16.6.12.2 Procedure for Transition to and Recovery from Self-Refresh Mode 618
16.6.12.3 Timing Register Settings and Access Timing 620
16.6.13 Address Multiplexing 629
16.6.14 Examples for Connecting with SDRAMs 630
16.6.14.1 32-Bit Bus Space 630
16.6.14.2 16-Bit Bus Space 633
16.6.15 Restrictions 636
16.7 Bus Error Monitoring Section 637
16.7.1 Types of Bus Error 637
16.7.1.1 Illegal Address Access 637
16.7.1.2 Timeout 637
16.7.2 Operations When a Bus Error Occurs 637

16.7.3 Conditions Leading to Bus Errors 638
16.8 Interrupt 638
16.8.1 Interrupt Source 638
17. Memory-Protection Unit (MPU) 639
17.1 Overview 639
17.1.1 Types of Access Control 641
17.1.2 Regions for Access Control 641
17.1.3 Background Region 641
17.1.4 Overlap between Regions 641
17.1.5 Instructions and Data that Span Regions 641
17.2 Register Descriptions 642
17.2.1 Region-n Start Page Number Register (RSPAGEn) (n = 0 to 7) 642
17.2.2 Region-n End Page Number Register (REPAGEn) (n = 0 to 7) 643
17.2.3 Memory-Protection Enable Register (MPEN) 644
17.2.4 Background Access Control Register (MPBAC) 645
17.2.5 Memory-Protection Error Status-Clearing Register (MPECLR) 646
17.2.6 Memory-Protection Error Status Register (MPESTS) 647
17.2.7 Data Memory-Protection Error Address Register (MPDEA) 648
17.2.8 Region Search Address Register (MPSA) 648
17.2.9 Region Search Operation Register (MPOPS) 649
17.2.10 Region Invalidation Operation Register (MPOPI) 649
17.2.11 Instruction-Hit Region Register (MHITI) 650
17.2.12 Data-Hit Region Register (MHITD) 652
17.3 Functions 654
17.3.1 Memory Protection 654
17.3.2 Region Search 654
17.3.3 Protection of Registers Related to the Memory-Protection Unit 654
17.3.4 Flow for Determination of Access by the Memory-Protection Function 655
17.4 Procedures for Using Memory Protection 657
17.4.1 Setting Access-Control Information 657
17.4.2 Enabling Memory Protection 657
17.4.3 Transition to User Mode 657
17.4.4 Processing in Response to Memory-Protection Errors 658
18. DMA Controller (DMACAa) 659
18.1 Overview 659
18.2 Register Descriptions 661
18.2.1 DMA Source Address Register (DMSAR) 661
18.2.2 DMA Destination Address Register (DMDAR) 661
18.2.3 DMA Transfer Count Register (DMCRA) 662
18.2.4 DMA Block Transfer Count Register (DMCRB) 663
18.2.5 DMA Transfer Mode Register (DMTMD) 664

18.2.6 DMA Interrupt Setting Register (DMINT) 665
18.2.7 DMA Address Mode Register (DMAMD) 667
18.2.8 DMA Offset Register (DMOFR) 670
18.2.9 DMA Transfer Enable Register (DMCNT) 670
18.2.10 DMA Software Start Register (DMREQ) 671
18.2.11 DMA Status Register (DMSTS) 672
18.2.12 DMA Request Source Flag Control Register (DMCSL) 673
18.2.13 DMAC Module Start Register (DMAST) 674
18.2.14 DMAC74 Interrupt Status Monitor Register (DMIST) 675
18.3 Operation 676
18.3.1 Transfer Mode 676
18.3.2 Extended Repeat Area Function 680
18.3.3 Address Update Function using Offset 682
18.3.4 Request Sources 686
18.3.5 Operation Timing 687
18.3.6 DMAC Execution Cycles 688
18.3.7 Activating the DMAC 689
18.3.8 Starting DMA Transfer 690
18.3.9 Registers during DMA Transfer 690
18.3.10 Channel Priority 691
18.4 Ending DMA Transfer 692
18.4.1 Transfer End by Completion of Specified Total Number of Transfer Operations 692
18.4.2 Transfer End by Repeat Size End Interrupt 692
18.4.3 Transfer End by Interrupt on Extended Repeat Area Overflow 693
18.5 Interrupts 694
18.6 Event Link 696
18.7 Low-Power Consumption Function 697
18.8 Usage Notes 698
18.8.1 DMA Transfer to External Devices 698
18.8.2 DMA Transfer to Peripheral Modules 698
18.8.3 Access to the Registers during DMA Transfer 698
18.8.4 DMA Transfer to Reserved Areas 698
18.8.5 Interrupt Request by the DMA Request Source Flag Control Register (DMCSL) at the End of Each Transfer 698
18.8.6 Setting of DMAC Trigger Select Register of the Interrupt Controller (ICU.DMRSRm) 698
18.8.7 Suspending or Restarting DMA Transfer 699
19. EXDMA Controller (EXDMACa) 700
19.1 Overview 700
19.2 Register Descriptions 703
19.2.1 EXDMA Source Address Register (EDMSAR) 703
19.2.2 EXDMA Destination Address Register (EDMDAR) 703

19.2.3 EXDMA Transfer Count Register (EDMCRA) 704
19.2.4 EXDMA Block Transfer Count Register (EDMCRB) 706
19.2.5 EXDMA Transfer Mode Register (EDMTMD) 707
19.2.6 EXDMA Output Setting Register (EDMOMD) 708
19.2.7 EXDMA Interrupt Setting Register (EDMINT) 709
19.2.8 EXDMA Address Mode Register (EDMAMD) 711
19.2.9 EXDMA Offset Register (EDMOFR) 714
19.2.10 EXDMA Transfer Enable Register (EDMCNT) 715
19.2.11 EXDMA Software Start Register (EDMREQ) 716
19.2.12 EXDMA Status Register (EDMSTS) 717
19.2.13 EXDMA External Request Sense Mode Register (EDMRMD) 718
19.2.14 EXDMA External Request Flag Register (EDMERF) 719
19.2.15 EXDMA Peripheral Request Flag Register (EDMPRF) 720
19.2.16 EXDMAC Module Start Register (EDMAST) 721
19.2.17 Cluster Buffer Register y (CLSBRy) (y = 0 to 7) 722
19.3 Operation 723
19.3.1 Transfer Mode 723
19.3.2 Extended Repeat Area Function 729
19.3.3 Address Update Function using Offset 731
19.3.4 Address Modes 735
19.4 Transfer Operation 736
19.4.1 Normal/Repeat Transfer Operation 736
19.4.2 Block Transfer Operation 738
19.4.3 Cluster Transfer Operation 740
19.5 Request Sources and Procedures 743
19.5.1 Request Sources 743
19.5.2 Activating the EXDMAC 746
19.5.3 Starting DMA Transfer 747
19.5.4 Registers during DMA Transfer 747
19.5.5 Channel Priority 748
19.6 Ending DMA Transfer 749
19.6.1 Transfer End by Completion of Specified Total Number of Transfer Operations 749
19.6.2 Transfer End by Repeat Size End Interrupt 750
19.6.3 Transfer End by Interrupt on Extended Repeat Area Overflow 750
19.7 Interrupts 751
19.8 Low-Power Consumption Function 753
19.9 EDACKn Operation in Single Address Mode 754
19.9.1 EDACKn Operation Example in Normal-Transfer (CS Area) Single Address Mode 754
19.9.2 EDACKn Operation Example in Normal-Transfer (SDRAM Area) Single Address Mode 756
19.9.3 EDACKn Operation Example in Block-Transfer (CS Area) Single Address Mode 759
19.9.4 EDACKn Operation Example in Block-Transfer (SDRAM Area) Single Address Mode 760

19.10 Usage Notes 767
19.10.1 Cluster Buffers 767
19.10.2 Access to the Registers during DMA Transfer 767
19.10.3 DMA Transfer to Reserved Areas 767
20. Data Transfer Controller (DTCb) 768
20.1 Overview 768
20.2 Register Descriptions 770
20.2.1 DTC Mode Register A (MRA) 770
20.2.2 DTC Mode Register B (MRB) 772
20.2.3 DTC Mode Register C (MRC) 774
20.2.4 DTC Transfer Source Register (SAR) 775
20.2.5 DTC Transfer Destination Register (DAR) 775
20.2.6 DTC Transfer Count Register A (CRA) 776
20.2.7 DTC Transfer Count Register B (CRB) 777
20.2.8 DTC Control Register (DTCCR) 777
20.2.9 DTC Vector Base Register (DTCVBR) 778
20.2.10 DTC Address Mode Register (DTCADMOD) 778
20.2.11 DTC Module Start Register (DTCST) 779
20.2.12 DTC Status Register (DTCSTS) 780
20.2.13 DTC Index Table Base Register (DTCIBR) 781
20.2.14 DTC Operation Register (DTCOR) 782
20.2.15 DTC Sequence Transfer Enable Register (DTCSQE) 783
20.2.16 DTC Address Displacement Register (DTCDISP) 783
20.3 Request Sources 784
20.3.1 Allocating Transfer Information and DTC Vector Table 784
20.4 Operation 786
20.4.1 Transfer Information Read Skip Function 788
20.4.2 Transfer Information Write-Back Skip Function 789
20.4.2.1 Write-Back Skip by Fixing Addresses 789
20.4.2.2 Write-Back Skip by the MRA.WBDIS Bit 789
20.4.3 Normal Transfer Mode 790
20.4.4 Repeat Transfer Mode 791
20.4.5 Block Transfer Mode 792
20.4.6 Chain Transfer 793
20.4.7 Operation Timing 794
20.4.8 Execution Cycles of the DTC 797
20.4.9 DTC Bus Mastership Release Timing 797
20.4.10 Sequence Transfer 798
20.4.11 DTC Index Table 800
20.4.12 Example of Sequence Transfer 802
20.5 DTC Setting Procedure 808

20.6 Examples of DTC Usage 809
20.6.1 Normal Transfer 809
20.6.2 Chain Transfer 809
20.6.3 Chain Transfer When the Counter is 0 811
20.6.4 Sequence Transfer 812
20.7 Interrupt Source 813
20.8 Event Link 813
20.9 Low Power Consumption Function 814
20.10 Usage Notes 815
20.10.1 Start Address of Transfer Information 815
20.10.2 Allocating Transfer Information 815
20.10.3 Setting the DTC Transfer Request Enable Register in the Interrupt Controller (ICU.DTCERn) 816
20.10.4 Notes on Using the Sequence Transfer 816
21. Event Link Controller (ELC) 817
21.1 Overview 817
21.2 Register Descriptions 818
21.2.1 Event Link Control Register (ELCR) 818
21.2.2 Event Link Setting Register n (ELSRn) (n = 0, 3, 4, 7, 10 to 13, 15, 16, 18 to 28, 33, 35 to 38, 45, 48 to 57) 819
21.2.3 Event Link Option Setting Register A (ELOPA) 825
21.2.4 Event Link Option Setting Register B (ELOPB) 825
21.2.5 Event Link Option Setting Register C (ELOPC) 826
21.2.6 Event Link Option Setting Register D (ELOPD) 826
21.2.7 Event Link Option Setting Register F (ELOPF) 827
21.2.8 Event Link Option Setting Register H (ELOPH) 828
21.2.9 Port Group Setting Register n (PGRn) (n = 1, 2) 829
21.2.10 Port Group Control Register n (PGCn) (n = 1, 2) 830
21.2.11 Port Buffer Register n (PDBFn) (n = 1, 2) 831
21.2.12 Event Link Port Setting Register m (PELm) (m = 0 to 3) 832
21.2.13 Event Link Software Event Generation Register (ELSEGR) 833
21.3 Operation 834
21.3.1 Relation between Interrupt Handling and Event Linking 834
21.3.2 Event Linkage 835
21.3.3 Operation of Peripheral Timer Modules When Event Signal is Input 836
21.3.4 Operation of GPTW When Event Signal is Input 836
21.3.5 Operation of A/D and D/A Converters When Event Signal is Input 836
21.3.6 I/O Port Operation When Event Signal is Input and Event Generation 837
21.3.7 Example of Procedure for Linking Events 841
21.4 Usage Notes 842
21.4.1 Setting ELSRn Register 842
21.4.2 Setting Bit-Rotating Operation of Output Port Groups 842

21.4.3 Linking DMA/DTC Transfer End Signal as Event 842
21.4.4 Clock Settings 842
21.4.5 Module Stop Function Setting 842
22. I/O Ports 843
22.1 Overview 843
22.2 I/O Port Configuration 846
22.3 Register Descriptions 850
22.3.1 Port Direction Register (PDR) 850
22.3.2 Port Output Data Register (PODR) 851
22.3.3 Port Input Register (PIDR) 852
22.3.4 Port Mode Register (PMR) 853
22.3.5 Open-Drain Control Register 0 (ODR0) 854
22.3.6 Open-Drain Control Register 1 (ODR1) 855
22.3.7 Pull-Up Resistor Control Register (PCR) 856
22.3.8 Drive Capacity Control Register (DSCR) 857
22.3.9 Drive Capacity Control Register 2 (DSCR2) 858
22.4 Initialization of the Port Direction Register (PDR) 859
22.5 Handling of Unused Pins 863
23. Multi-Function Pin Controller (MPC) 864
23.1 Overview 864
23.2 Register Descriptions 889
23.2.1 Write-Protect Register (PWPR) 889
23.2.2 P0n Pin Function Control Register (P0nPFS) (n = 0 to 3, 5, 7) 890
23.2.3 P1n Pin Function Control Register (P1nPFS) (n = 0 to 7) 892
23.2.4 P2n Pin Function Control Register (P2nPFS) (n = 0 to 7) 895
23.2.5 P3n Pin Function Control Register (P3nPFS) (n = 0 to 4) 896
23.2.6 P4n Pin Function Control Register (P4nPFS) (n = 0 to 7) 897
23.2.7 P5n Pin Function Control Register (P5nPFS) (n = 0 to 2, 4 to 7) 898
23.2.8 P6n Pin Function Control Register (P6nPFS) (n = 6, 7) 900
23.2.9 P7n Pin Function Control Register (P7nPFS) (n = 1 to 7) 901
23.2.10 P8n Pin Function Control Register (P8nPFS) (n = 0 to 7) 902
23.2.11 P9n Pin Function Control Register (P9nPFS) (n = 0 to 3) 904
23.2.12 PAn Pin Function Control Register (PAnPFS) (n = 0 to 7) 905
23.2.13 PBn Pin Function Control Register (PBnPFS) (n = 0 to 7) 906
23.2.14 PCn Pin Function Control Register (PCnPFS) (n = 0 to 7) 907
23.2.15 PDn Pin Function Control Register (PDnPFS) (n = 0 to 7) 908
23.2.16 PEn Pin Function Control Register (PEnPFS) (n = 0 to 7) 910
23.2.17 PFn Pin Function Control Register (PFnPFS) (n = 0 to 2, 5) 912
23.2.18 PHn Pin Function Control Register (PHnPFS) (n = 0 to 7) 913
23.2.19 PJn Pin Function Control Register (PJnPFS) (n = 0 to 3, 5) 914
23.2.20 PKn Pin Function Control Register (PKnPFS) (n = 0 to 7) 916

23.2.21 PLn Pin Function Control Register (PLnPFS) (n = 0 to 7) 917
23.2.22 PMn Pin Function Control Register (PMnPFS) (n = 0 to 7) 918
23.2.23 PNn Pin Function Control Register (PNnPFS) (n = 4, 5) 919
23.2.24 PQn Pin Function Control Register (PQnPFS) (n = 0 to 3) 920
23.2.25 CS Output Enable Register (PFCSE) 921
23.2.26 CS Output Pin Select Register 0 (PFCSS0) 922
23.2.27 CS Output Pin Select Register 1 (PFCSS1) 923
23.2.28 Address Output Enable Register 0 (PFAOE0) 924
23.2.29 Address Output Enable Register 1 (PFAOE1) 925
23.2.30 External Bus Control Register 0 (PFBCR0) 926
23.2.31 External Bus Control Register 1 (PFBCR1) 927
23.2.32 External Bus Control Register 2 (PFBCR2) 929
23.2.33 External Bus Control Register 3 (PFBCR3) 930
23.2.34 Ethernet Control Register (PFENET) 931
23.3 How to Set the External Bus Interface 932
23.4 Usage Notes 936
23.4.1 Procedure for Specifying Input/Output Pin Function 936
23.4.2 Notes on MPC Register Setting 936
23.4.3 Notes on the Use of Analog Functions 937
24. Multi-Function Timer Pulse Unit 3 (MTU3a) 938
24.1 Overview 938
24.2 Register Descriptions 944
24.2.1 Timer Control Register (TCR) 944
24.2.2 Timer Control Register 2 (TCR2) 946
24.2.3 Timer Mode Register 1 (TMDR1) 950
24.2.4 Timer Mode Registers 2 (TMDR2A, TMDR2B) 952
24.2.5 Timer Mode Register 3 (TMDR3) 953
24.2.6 Timer I/O Control Register (TIOR) 954
24.2.7 Timer Compare Match Clear Register (TCNTCMPCLR) 971
24.2.8 Timer Interrupt Enable Register (TIER) 972
24.2.9 Timer Status Register (TSR) 975
24.2.10 Timer Buffer Operation Transfer Mode Register (TBTM) 976
24.2.11 Timer Input Capture Control Register (TICCR) 977
24.2.12 Timer Synchronous Clear Register (TSYCR) 978
24.2.13 Timer Counter (TCNT) 979
24.2.14 Timer Longword Counter (TCNTLW) 980
24.2.15 Timer General Register (TGR) 981
24.2.16 Timer Longword General Registers (TGRALW, TGRBLW) 982
24.2.17 Timer Start Registers (TSTRA, TSTRB, TSTR) 983
24.2.18 Timer Synchronous Registers (TSYRA, TSYRB) 985
24.2.19 Timer Counter Synchronous Start Register (TCSYSTR) 987

24.2.20 Timer Read/Write Enable Registers (TRWERA, TRWERB) 989
24.2.21 Timer Output Master Enable Registers (TOERA, TOERB) 990
24.2.22 Timer Output Control Registers 1 (TOCR1A, TOCR1B) 992
24.2.23 Timer Output Control Registers 2 (TOCR2A, TOCR2B) 994
24.2.24 Timer Output Level Buffer Registers (TOLBRA, TOLBRB) 997
24.2.25 Timer Gate Control Register A (TGCRA) 998
24.2.26 Timer Subcounters (TCNTSA, TCNTSB) 999
24.2.27 Timer Period Data Registers (TCDRA, TCDRB) 999
24.2.28 Timer Period Buffer Registers (TCBRA, TCBRB) 1000
24.2.29 Timer Dead Time Data Registers (TDDRA, TDDRB) 1000
24.2.30 Timer Dead Time Enable Registers (TDERA, TDERB) 1001
24.2.31 Timer Buffer Transfer Set Registers (TBTERA, TBTERB) 1002
24.2.32 Timer Waveform Control Registers (TWCRA, TWCRB) 1003
24.2.33 Noise Filter Control Register n (NFCRn) (n = 0 to 4, 6, 7, 8, C) 1005
24.2.34 Noise Filter Control Register 5 (NFCR5) 1007
24.2.35 Timer A/D Converter Start Request Control Register (TADCR) 1008
24.2.36 Timer A/D Converter Start Request Cycle Set Registers (TADCORA, TADCORB) 1012
24.2.37 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOBRA, TADCOBRB) 1012
24.2.38 Timer Interrupt Skipping Mode Registers (TITMRA, TITMRB) 1013
24.2.39 Timer Interrupt Skipping Set Registers 1 (TITCR1A, TITCR1B) 1014
24.2.40 Timer Interrupt Skipping Counters 1 (TITCNT1A, TITCNT1B) 1016
24.2.41 Timer Interrupt Skipping Set Registers 2 (TITCR2A, TITCR2B) 1018
24.2.42 Timer Interrupt Skipping Counters 2 (TITCNT2A, TITCNT2B) 1020
24.3 Operation 1022
24.3.1 Basic Functions 1022
24.3.2 Synchronous Operation 1028
24.3.3 Buffer Operation 1030
24.3.4 Cascaded Operation 1034
24.3.5 PWM Modes 1039
24.3.6 Phase Counting Mode 1044
24.3.6.1 16-Bit Phase Counting Mode 1044
24.3.6.2 Cascade Connection 32-Bit Phase Counting Mode 1055
24.3.7 Reset-Synchronized PWM Mode 1058
24.3.8 Complementary PWM Mode 1061
24.3.9 A/D Converter Start Request Delaying Function 1103
24.3.10 Synchronous Operation of MTU0 to MTU4, MTU6, and MTU7 1109
24.3.11 External Pulse Width Measurement 1112
24.3.12 Dead Time Compensation 1113
24.3.13 TCNTU, TCNTV, and TCNTW Capture at Crest and/or Trough in Complementary PWM Mode 1115
24.3.14 Noise Filter Function 1116

24.4 Interrupt Sources ... 1117
24.4.1 Interrupt Sources and Priorities ... 1117
24.4.2 DTC/DMAC Trigger Sources ... 1119
24.4.3 A/D Converter Trigger Sources ... 1120
24.5 Operation Timing ... 1122
24.5.1 Input/Output Timing ... 1122
24.5.2 Interrupt Signal Timing ... 1128
24.6 Usage Notes ... 1131
24.6.1 Module Stop Function Setting ... 1131
24.6.2 Count Clock Restrictions ... 1131
24.6.3 Note on Period Setting ... 1131
24.6.4 Contention between TCNT Write and Clear Operations ... 1132
24.6.5 Contention between TCNT Write and Increment Operations ... 1132
24.6.6 Contention between TGR Write Operation and Compare Match ... 1133
24.6.7 Contention between Buffer Register Write Operation and Compare Match ... 1133
24.6.8 Contention between Buffer Register Write and TCNT Clear Operations ... 1134
24.6.9 Contention between TGR Read Operation and Input Capture ... 1134
24.6.10 Contention between TGR Write Operation and Input Capture ... 1135
24.6.11 Contention between Buffer Register Write Operation and Input Capture ... 1136
24.6.12 Contention between MTU2.TCNT Write Operation and Overflow/Underflow in Cascaded Operation ... 1137
24.6.13 Counter Value When Count Operation is Stopped in Complementary PWM Mode ... 1138
24.6.14 Buffer Operation Setting in Complementary PWM Mode ... 1138
24.6.15 Buffer Operation and Compare Match in Reset-Synchronized PWM Mode ... 1139
24.6.16 Overflow in Reset-Synchronized PWM Mode ... 1140
24.6.17 Contention between Overflow/Underflow and Counter Clearing ... 1141
24.6.18 Contention between TCNT Write Operation and Overflow/Underflow ... 1141
24.6.19 Note on Transition from Normal Mode or PWM Mode 1 to Reset-Synchronized PWM Mode ... 1142
24.6.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode ... 1142
24.6.21 Simultaneous Input Capture in MTU1.TCNT and MTU2.TCNT in Cascade Connection ... 1142
24.6.22 Interrupt Skipping Function 2 ... 1143
24.6.23 Notes When Complementary PWM Mode Output Protection Function is Not Used ... 1143
24.6.24 Notes Regarding Timer Counter (MTU5.TCNT) and Timer General Register (MTU5.TGR) ... 1143
24.6.25 Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode ... 1144
24.6.26 Notes on Timer Mode Register Setting for ELC Event Input ... 1145
24.6.27 Continuous Output of Interrupt Signal in Response to a Compare Match ... 1146
24.6.28 Usage Notes on A/D Converter Delaying Function in Complementary PWM Mode ... 1146
24.7 MTU Output Pin Initialization ... 1148
24.7.1 Operating Modes ... 1148
24.7.2 Operation in Case of Re-Setting Due to Error during Operation ... 1148

24.7.3 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation ... 1149
24.8 Operations Linked by the ELC ... 1175
24.8.1 Event Signal Output to the ELC ... 1175
24.8.2 MTU Operations in Response to Receiving Event Signals from the ELC ... 1175
24.8.3 Usage Notes on MTU Operation by Event Signal Reception from the ELC ... 1176
25. Port Output Enable 3 (POE3a) ... 1177
25.1 Overview ... 1177
25.2 Register Descriptions ... 1180
25.2.1 Input Level Control/Status Register 1 (ICSR1) ... 1180
25.2.2 Input Level Control/Status Register 2 (ICSR2) ... 1181
25.2.3 Input Level Control/Status Register 3 (ICSR3) ... 1182
25.2.4 Input Level Control/Status Register 4 (ICSR4) ... 1183
25.2.5 Input Level Control/Status Register 5 (ICSR5) ... 1184
25.2.6 Input Level Control/Status Register 6 (ICSR6) ... 1185
25.2.7 Output Level Control/Status Register 1 (OCSR1) ... 1186
25.2.8 Output Level Control/Status Register 2 (OCSR2) ... 1187
25.2.9 Active Level Setting Register 1 (ALR1) ... 1188
25.2.10 Software Port Output Enable Register (SPOER) ... 1190
25.2.11 Port Output Enable Control Register 1 (POECR1) ... 1191
25.2.12 Port Output Enable Control Register 2 (POECR2) ... 1192
25.2.13 Port Output Enable Control Register 4 (POECR4) ... 1194
25.2.14 Port Output Enable Control Register 5 (POECR5) ... 1196
25.2.15 MTU0 Pin Select Register 1 (M0SELR1) ... 1197
25.2.16 MTU0 Pin Select Register 2 (M0SELR2) ... 1198
25.2.17 MTU3 Pin Select Register (M3SELR) ... 1199
25.2.18 MTU4 Pin Select Register 1 (M4SELR1) ... 1200
25.2.19 MTU4 Pin Select Register 2 (M4SELR2) ... 1201
25.2.20 MTU6 Pin Select Register (M6SELR) ... 1202
25.3 Operation ... 1203
25.3.1 MTU Pin Selection ... 1208
25.3.2 Input-Level Detection Operation ... 1209
25.3.3 Output-Level Compare Operation ... 1210
25.3.4 High-Impedance Control Using Registers ... 1211
25.3.5 High-Impedance Control through Detection of Oscillation Stop ... 1211
25.3.6 Additional Functions for High-Impedance Control ... 1211
25.3.7 Recover from High-Impedance State ... 1211
25.4 POE3 Setting Procedure ... 1212
25.5 Interrupts ... 1212
25.6 Usage Notes ... 1213
25.6.1 Transition to Low Power Consumption Mode ... 1213

25.6.2 High-Impedance Control When the MTU is Not Selected 1213
25.6.3 When the POE3 is Not Used 1213
26. General PWM Timer (GPTW) 1214
26.1 Overview 1214
26.2 Register Descriptions 1218
26.2.1 General PWM Timer Write-Protection Register (GTWP) 1218
26.2.2 General PWM Timer Software Start Register (GTSTR) 1221
26.2.3 General PWM Timer Software Stop Register (GTSTP) 1222
26.2.4 General PWM Timer Software Clear Register (GTCLR) 1223
26.2.5 General PWM Timer Start Source Select Register (GTSSR) 1224
26.2.6 General PWM Timer Stop Source Select Register (GTPSR) 1226
26.2.7 General PWM Timer Clear Source Select Register (GTCSR) 1228
26.2.8 General PWM Timer Count-Up Source Select Register (GTUPSR) 1230
26.2.9 General PWM Timer Count-Down Source Select Register (GTDNSR) 1232
26.2.10 General PWM Timer Input Capture Source Select Register A (GTICASR) 1234
26.2.11 General PWM Timer Input Capture Source Select Register B (GTICBSR) 1237
26.2.12 General PWM Timer Control Register (GTCR) 1240
26.2.13 General PWM Timer Count Direction and Duty Setting Register (GTUDDTYC) 1242
26.2.14 General PWM Timer I/O Control Register (GTIOR) 1245
26.2.15 General PWM Timer Interrupt Output Setting Register (GTINTAD) 1248
26.2.16 General PWM Timer Status Register (GTST) 1251
26.2.17 General PWM Timer Buffer Enable Register (GTBER) 1255
26.2.18 General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register (GTITC) 1259
26.2.19 General PWM Timer Counter (GTCNT) 1261
26.2.20 General PWM Timer Compare Capture Register m (GTCCRm) (m = A to F) 1262
26.2.21 General PWM Timer Period Setting Register (GTPR) 1263
26.2.22 General PWM Timer Period Setting Buffer Register (GTPBR) 1263
26.2.23 General PWM Timer Period Setting Double-Buffer Register (GTPDBR) 1264
26.2.24 A/D Converter Start Request Timing Register m (GTADTRm) (m = A, B) 1264
26.2.25 A/D Converter Start Request Timing Buffer Register m (GTADTBRm) (m = A, B) 1265
26.2.26 A/D Converter Start Request Timing Double-Buffer Register m (GTADTDBRm) (m = A, B) 1265
26.2.27 General PWM Timer Dead Time Control Register (GTDTCR) 1266
26.2.28 General PWM Timer Dead Time Value Register m (GTDVm) (m = U, D) 1267
26.2.29 General PWM Timer Dead Time Value Buffer Register m (GTDBm) (m = U, D) 1268
26.2.30 General PWM Timer Output Protection Function Status Register (GTSOS) 1269
26.2.31 General PWM Timer Output Protection Function Temporary Release Register (GTSOTR) 1270
26.2.32 General PWM Timer A/D Converter Start Request Signal Monitoring Register (GTADSMR) 1271
26.2.33 General PWM Timer Extended Interrupt Skipping Counter Control Register (GTEITC) 1273

26.2.34 General PWM Timer Extended Interrupt Skipping Setting Register 1 (GTEITLI1) 1276
26.2.35 General PWM Timer Extended Interrupt Skipping Setting Register 2 (GTEITLI2) 1278
26.2.36 General PWM Timer Extended Buffer Transfer Skipping Setting Register (GTEITLB) 1280
26.2.37 General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register (GTSECSR) 1282
26.2.38 General PWM Timer Operation Enable Bit Simultaneous Control Register (GTSECR) 1283
26.3 Operation 1285
26.3.1 Basic Operation 1285
26.3.1.1 Counter Operation 1285
26.3.1.2 Waveform Output by Compare Match 1292
26.3.1.3 Input Capture Function 1296
26.3.2 Buffer Operation 1300
26.3.2.1 GTPR Register Buffer Operation 1300
26.3.2.2 Buffer Operation for the GTCCRA and GTCCRB Registers 1303
26.3.2.3 Buffer Operation for the GTADTRA and GTADTRB Registers 1309
26.3.3 PWM Output Operating Mode 1312
26.3.4 Automatic Dead Time Setting Function 1324
26.3.5 Count Direction Changing Function 1329
26.3.6 Duty Cycle 0%/100% Output Function 1330
26.3.7 Hardware Count Start/Count Stop and Clear Operation 1332
26.3.7.1 Hardware Start Operation 1332
26.3.7.2 Hardware Stop Operation 1335
26.3.7.3 Hardware Clear Operation 1340
26.3.8 Synchronous Operation 1346
26.3.8.1 Synchronous Operation by Software 1346
26.3.8.2 Synchronous Operation by Hardware Source 1348
26.3.9 PWM Output Operation Examples 1350
26.3.10 Phase Counting Mode 1356
26.4 Interrupt Sources 1364
26.4.1 Interrupt Sources and Priorities 1364
26.4.2 DMAC/DTC Activation 1367
26.4.3 Interrupt and A/D Conversion Start Request Skipping Function 1367
26.4.3.1 Interrupt Skipping Function by GTITC Register 1367
26.4.3.2 Extended Interrupt Skipping Function 1371
26.5 A/D Converter Start Request 1383
26.6 Operations Linked by the ELC 1387
26.6.1 Event Signal Output to the ELC 1387
26.6.2 GPTW Operations in Response to Receiving Event Signals from the ELC 1387
26.7 Noise Filter Function 1388
26.8 Protection Function 1389
26.8.1 Write-Protection for Registers 1389
26.8.2 Disabling of Buffer Operation 1389

26.8.2.1 Simultaneous Control of Buffer Operations of Multiple Channels 1391
26.8.2.2 Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer 1393
26.8.3 GTIOCnm Pin Output Negate Control (n = 0 to 3; m = A, B) 1399
26.8.4 Output Protection Function for GTIOCnm Pin Output (n = 0 to 3; m = A, B) 1400
26.9 Initialization Method of Output Pins 1406
26.9.1 Pin Settings after Reset 1406
26.9.2 Pin Initialization Due to Error during Operation 1406
26.10 Usage Notes 1407
26.10.1 Module Stop Function Setting 1407
26.10.2 Settings of the GTCCRm Register during Compare Match Operation (m = A to F) 1407
26.10.3 Setting Range of the GTCNT Counter 1408
26.10.4 The GTCNT Counter Start/Stop 1408
26.10.5 Order of Priority in Events 1409
27. GPTW Port Output Enable (POEG) 1410
27.1 Overview 1410
27.2 Register Descriptions 1412
27.2.1 POEG Group n Setting Register (POEGGn) (n = A to D) 1412
27.3 Operation 1414
27.3.1 Request to Stop Output in Response to Detection of Input Level on the Corresponding GTETRGn Pin (n = A to D) 1414
27.3.1.1 Digital Noise Filter 1414
27.3.2 Requests to Stop Output in Response to Detection of Output Stopping form GPTW 1415
27.3.3 Requests to Stop Output by Oscillation Stop Detection 1415
27.3.4 Requests to Stop Output by a Register 1415
27.3.5 Cancelling Requests to Stop Output 1416
27.4 Interrupt Sources 1417
27.5 External Trigger Output to GPTW 1418
27.6 Usage Notes 1419
27.6.1 Transitions to Low-Power Consumption Mode 1419
27.6.2 Setting the Function for Stopping the Module 1419
27.6.3 Duplication of Requests to Stop Output 1419
28. 16-Bit Timer Pulse Unit (TPUa) 1420
28.1 Overview 1420
28.2 Register Descriptions 1425
28.2.1 Timer Control Register (TCR) 1425
28.2.2 Timer Mode Register (TMDR) 1429
28.2.3 Timer I/O Control Register (TIORH, TIORL, TIOR) 1430
28.2.4 Timer Interrupt Enable Register (TIER) 1439
28.2.5 Timer Status Register (TSR) 1440
28.2.6 Timer Counter (TCNT) 1443

28.2.7 Timer General Register A (TGRA), Timer General Register B (TGRB), Timer General Register C (TGRC), Timer General Register D (TGRD) 1443
28.2.8 Timer Start Register (TSTR) 1444
28.2.9 Timer Synchronous Register (TSYR) 1445
28.2.10 Noise Filter Control Register (NFCR) 1446
28.3 Operation 1448
28.3.1 Basic Functions 1448
28.3.2 Synchronous Operation 1454
28.3.3 Buffer Operation 1456
28.3.4 Cascaded Operation 1459
28.3.5 PWM Modes 1461
28.3.6 Phase Counting Mode 1466
28.3.6.1 Phase Counting Mode Application Example 1471
28.3.7 Noise Filters 1472
28.4 Interrupt Sources 1473
28.5 DTC Activation 1474
28.6 DMAC Activation 1474
28.7 A/D Converter Activation 1474
28.8 PPG Trigger 1474
28.9 Operation Timing 1475
28.9.1 Input/Output Timing 1475
28.9.2 Interrupt Signal Timing 1479
28.10 Usage Notes 1481
28.10.1 Module Stop Function Setting 1481
28.10.2 Input Clock Restrictions 1481
28.10.3 Notes on Cycle Setting 1481
28.10.4 Conflict between TPUm.TCNT Write and Clear Operations 1482
28.10.5 Conflict between TPUm.TCNT Write and Increment Operations 1482
28.10.6 Conflict between TPUm.TGRy Write and Compare Match 1483
28.10.7 Conflict between Buffer Register Write and Compare Match 1483
28.10.8 Conflict between TPUm.TGRy Read and Input Capture 1484
28.10.9 Conflict between TPUm.TGRy Write and Input Capture 1484
28.10.10 Conflict between Buffer Register Write and Input Capture 1485
28.10.11 TCNT Simultaneous Input Capture in Cascade Operation 1485
28.10.12 Conflict between Overflow/Underflow and Counter Clearing 1486
28.10.13 Conflict between TPUm.TCNT Write and Overflow/Underflow 1487
28.10.14 Multiplexing of I/O Pins 1487
28.10.15 Continuous Output of Compare-Match Pulse Interrupt Signal 1488
28.10.16 Continuous Output of Input-Capture Pulse Interrupt Signal 1489
28.10.17 Continuous Output of Underflow Pulse Interrupt Signal 1490
28.11 Event Link Operation 1491
28.11.1 Event Signal Output to ELC 1491

28.11.2 Event Signal Input from ELC ... 1491
28.11.3 Usage Notes on Operation on Input of the Event Signal ... 1493
28.11.4 Notes on Output of the Event Signal ... 1496
29. Programmable Pulse Generator (PPG) ... 1498
29.1 Overview ... 1498
29.2 Register Descriptions ... 1501
29.2.1 PPG Trigger Select Register (PTRSLR) ... 1501
29.2.2 Next Data Enable Register H (NDERH), Next Data Enable Register L (NDERL) ... 1502
29.2.3 Output Data Register H (PODRH), Output Data Register L (PODRL) ... 1505
29.2.4 Next Data Register H (NDRH), Next Data Register L (NDRL), Next Data Register H2 (NDRH2), Next Data Register L2 (NDRL2) ... 1508
29.2.5 PPG Output Control Register (PCR) ... 1514
29.2.6 PPG Output Mode Register (PMR) ... 1516
29.3 Operation ... 1519
29.3.1 Output Timing ... 1520
29.3.2 Example of Setup Procedure for Pulse Output in Normal Operation ... 1521
29.3.3 Example of Pulse Output in Normal Operation (Example of Five-Phase Pulse Output) ... 1523
29.3.4 Pulse Output in Non-Overlapping Operation ... 1524
29.3.5 Example of Setup Procedure for Pulse Output in Non-Overlapping Operation ... 1525
29.3.6 Example of Pulse Output in Non-Overlapping Operation (Example of Four-Phase Complementary Non-Overlapping Output) ... 1527
29.3.7 Inverted Pulse Output ... 1529
29.3.8 Pulse Output Triggered by Input Capture ... 1530
29.4 Usage Note ... 1530
29.4.1 Module-Stop Function Setting ... 1530
30. 8-Bit Timer (TMRb) ... 1531
30.1 Overview ... 1531
30.2 Register Descriptions ... 1536
30.2.1 Timer Counter (TCNT) ... 1536
30.2.2 Time Constant Register A (TCORA) ... 1537
30.2.3 Time Constant Register B (TCORB) ... 1537
30.2.4 Timer Control Register (TCR) ... 1538
30.2.5 Timer Counter Control Register (TCCR) ... 1539
30.2.6 Timer Control/Status Register (TCSR) ... 1541
30.2.7 Timer Counter Start Register (TCSTR) ... 1543
30.3 Operation ... 1544
30.3.1 Pulse Output ... 1544
30.3.2 External Counter Reset Input ... 1545
30.4 Operation Timing ... 1546
30.4.1 TCNT Count Timing ... 1546

30.4.2 Timing of Interrupt Signal Output on a Compare Match ... 1547
30.4.3 Timing of Timer Output Signal at Compare Match ... 1547
30.4.4 Timing of Counter Clear by Compare Match ... 1548
30.4.5 Timing of the External Reset for TCNT ... 1548
30.4.6 Timing of Interrupt Signal Output on an Overflow ... 1549
30.5 Operation with Cascaded Connection ... 1550
30.5.1 16-Bit Count Mode ... 1550
30.5.2 Compare Match Count Mode ... 1550
30.6 Interrupt Sources ... 1551
30.6.1 Interrupt Sources and DTC Activation ... 1551
30.6.2 Startup of the A/D Converter ... 1551
30.7 Link Operation by ELC ... 1552
30.7.1 Event Signal Output to ELC ... 1552
30.7.2 TMR Operation when Receiving an Event Signal from ELC ... 1552
30.7.3 Notes on Operating TMR According to an Event Signal from ELC ... 1553
30.8 Usage Notes ... 1554
30.8.1 Module Stop State Setting ... 1554
30.8.2 Notes on Setting Cycle ... 1554
30.8.3 Conflict between TCNT Write and Counter Clear ... 1554
30.8.4 Conflict between TCNT Write and Increment ... 1555
30.8.5 Conflict between TCORA or TCORB Write and Compare Match ... 1555
30.8.6 Conflict between Compare Matches A and B ... 1556
30.8.7 Switching of Internal Clocks and TCNT Operation ... 1556
30.8.8 Clock Source Setting with Cascaded Connection ... 1558
30.8.9 Continuous Output of Compare Match Interrupt Signal ... 1558
31. Compare Match Timer (CMT) ... 1559
31.1 Overview ... 1559
31.2 Register Descriptions ... 1560
31.2.1 Compare Match Timer Start Register 0 (CMSTR0) ... 1560
31.2.2 Compare Match Timer Start Register 1 (CMSTR1) ... 1560
31.2.3 Compare Match Timer Control Register (CMCR) ... 1561
31.2.4 Compare Match Counter (CMCNT) ... 1562
31.2.5 Compare Match Constant Register (CMCOR) ... 1562
31.3 Operation ... 1563
31.3.1 Periodic Count Operation ... 1563
31.3.2 CMCNT Count Timing ... 1563
31.4 Interrupts ... 1564
31.4.1 Interrupt Sources ... 1564
31.4.2 Timing of Compare Match Interrupt Generation ... 1564
31.5 Link Operations by ELC ... 1565
31.5.1 Event Signal Output to ELC ... 1565

31.5.2 CMT Operation When Receiving an Event Signal from ELC 1565
31.5.3 Notes on Operating CMT According to an Event Signal from ELC 1565
31.6 Usage Notes 1566
31.6.1 Setting the Module Stop Function 1566
31.6.2 Conflict between CMCNT Counter Writing and Compare Match 1566
31.6.3 Conflict between CMCNT Counter Writing and Incrementing 1566
32. Compare Match Timer W (CMTW) 1567
32.1 Overview 1567
32.2 Register Descriptions 1570
32.2.1 Timer Start Register (CMWSTR) 1570
32.2.2 Timer Control Register (CMWCR) 1571
32.2.3 Timer I/O Control Register (CMWIOR) 1573
32.2.4 Timer Counter (CMWCNT) 1574
32.2.5 Compare Match Constant Register (CMWCOR) 1574
32.2.6 Input Capture Register n (CMWICRn) (n = 0, 1) 1575
32.2.7 Output Compare Register n (CMWOCRn) (n = 0, 1) 1575
32.3 Operation 1576
32.3.1 Period Count Operation 1576
32.3.2 Compare Match Function 1576
32.3.3 Output Compare Function 1578
32.3.4 Input Capture Function 1579
32.3.5 Counter Size 1580
32.3.6 Count Timing of CMWCNT Counter 1580
32.3.7 Output Compare Output Timing 1580
32.3.8 Input Capture Timing 1581
32.4 Interrupts 1582
32.4.1 CMTW Interrupt Sources and DTC/DMAC Transfer Requests 1582
32.4.2 Timing of Compare Match Interrupt Generation 1583
32.5 Link Operations by ELC 1585
32.5.1 Event Signal Output to ELC 1585
32.5.2 CMTW Operation When Receiving an Event Signal from ELC 1586
32.5.3 Conflict between Event Link Operation and Register Access 1588
32.6 Usage Notes 1590
32.6.1 Setting the Module Stop Function 1590
32.6.2 Conflict between CMWCNT Counter Writing and Compare Match 1590
32.6.3 Conflict between CMWCNT Counter Writing and Incrementing or Clearing 1591
32.6.4 Conflict between CMWCOR Register Writing and Compare Match 1591
32.6.5 Conflict between CMWOCRn Register Writing and Compare Match (n = 0, 1) 1592
32.6.6 Conflict between CMWCNT Counter Reading and Incrementing or Clearing 1592
32.6.7 Conflict between CMWICRn Register Reading and Input Capture (n = 0, 1) 1593

33. Realtime Clock (RTCd) 1594
33.1 Overview 1594
33.2 Register Descriptions 1596
33.2.1 64-Hz Counter (R64CNT) 1596
33.2.2 Second Counter (RSECCNT)/Binary Counter 0 (BCNT0) 1597
33.2.3 Minute Counter (RMINCNT)/Binary Counter 1 (BCNT1) 1598
33.2.4 Hour Counter (RHRCNT)/Binary Counter 2 (BCNT2) 1599
33.2.5 Day-of-Week Counter (RWKCNT)/Binary Counter 3 (BCNT3) 1600
33.2.6 Date Counter (RDAYCNT) 1601
33.2.7 Month Counter (RMONCNT) 1602
33.2.8 Year Counter (RYRCNT) 1603
33.2.9 Second Alarm Register (RSECAR)/Binary Counter 0 Alarm Register (BCNT0AR) 1604
33.2.10 Minute Alarm Register (RMINAR)/Binary Counter 1 Alarm Register (BCNT1AR) 1605
33.2.11 Hour Alarm Register (RHRAR)/Binary Counter 2 Alarm Register (BCNT2AR) 1606
33.2.12 Day-of-Week Alarm Register (RWKAR)/Binary Counter 3 Alarm Register (BCNT3AR) .. 1607
33.2.13 Date Alarm Register (RDAYAR)/Binary Counter 0 Alarm Enable Register (BCNT0AER) 1608
33.2.14 Month Alarm Register (RMONAR)/Binary Counter 1 Alarm Enable Register (BCNT1AER) 1609
33.2.15 Year Alarm Register (RYRAR)/Binary Counter 2 Alarm Enable Register (BCNT2AER) ... 1610
33.2.16 Year Alarm Enable Register (RYRAREN)/Binary Counter 3 Alarm Enable Register (BCNT3AER) 1611
33.2.17 RTC Control Register 1 (RCR1) 1612
33.2.18 RTC Control Register 2 (RCR2) 1614
33.2.19 RTC Control Register 3 (RCR3) 1616
33.2.19.1 Notes on using a low CL crystal unit 1617
33.2.20 RTC Control Register 4 (RCR4) 1618
33.2.21 Frequency Register H/L (RFRH/RFRL) 1618
33.2.22 Time Error Adjustment Register (RADJ) 1620
33.2.23 Time Capture Control Register n (RTCCRn) (n = 0 to 2) 1621
33.2.24 Second Capture Register n (RSECCPn) (n = 0 to 2)/BCNT0 Capture Register n (BCNT0CPn) (n = 0 to 2) 1623
33.2.25 Minute Capture Register n (RMINCPn) (n = 0 to 2)/BCNT1 Capture Register n (BCNT1CPn) (n = 0 to 2) 1624
33.2.26 Hour Capture Register n (RHRCPn) (n = 0 to 2)/BCNT2 Capture Register n (BCNT2CPn) (n = 0 to 2) 1625
33.2.27 Date Capture Register n (RDAYCPn) (n = 0 to 2)/BCNT3 Capture Register n (BCNT3CPn) (n = 0 to 2) 1626
33.2.28 Month Capture Register n (RMONCPn) (n = 0 to 2) 1627
33.3 Operation 1628
33.3.1 Outline of Initial Settings of Registers after Power On 1628
33.3.2 Clock and Count Mode Setting Procedure 1629
33.3.3 Setting the Time 1630

33.3.4 30-Second Adjustment ... 1631
33.3.5 Reading 64-Hz Counter and Time ... 1632
33.3.6 Alarm Function ... 1633
33.3.7 Procedure for Disabling Alarm Interrupt ... 1634
33.3.8 Time Error Adjustment Function ... 1634
33.3.8.1 Automatic Adjustment ... 1634
33.3.8.2 Adjustment by Software ... 1635
33.3.8.3 Procedure for Changing the Mode of Adjustment ... 1636
33.3.8.4 Procedure for Stopping Adjustment ... 1636
33.3.9 Time Capture Function ... 1637
33.4 Interrupt Sources ... 1638
33.5 Event Link Output ... 1640
33.5.1 Interrupt Handling and Event Linking ... 1640
33.6 Usage Notes ... 1641
33.6.1 Register Writing during Counting ... 1641
33.6.2 Use of Periodic Interrupts ... 1641
33.6.3 RTCOUT (1-Hz/64-Hz) Clock Output ... 1641
33.6.4 Transitions to Low Power Consumption Modes after Setting Registers ... 1642
33.6.5 Notes on Writing to and Reading from Registers ... 1642
33.6.6 Changing the Count Mode ... 1642
33.6.7 Initialization Procedure When the Realtime Clock is Not to be Used ... 1643
34. Watchdog Timer (WDTA) ... 1644
34.1 Overview ... 1644
34.2 Register Descriptions ... 1645
34.2.1 WDT Refresh Register (WDTRR) ... 1645
34.2.2 WDT Control Register (WDTCR) ... 1646
34.2.3 WDT Status Register (WDTSR) ... 1649
34.2.4 WDT Reset Control Register (WDTRCR) ... 1650
34.2.5 Option Function Select Register 0 (OFS0) ... 1650
34.3 Operation ... 1651
34.3.1 Count Operation in Each Start Mode ... 1651
34.3.1.1 Register Start Mode ... 1651
34.3.1.2 Auto-Start Mode ... 1653
34.3.2 Control over Writing to the WDTCR and WDTRCR Registers ... 1655
34.3.3 Refresh Operation ... 1655
34.3.4 Reset Output ... 1656
34.3.5 Interrupt Source ... 1656
34.3.6 Reading the Down-Counter Value ... 1657
34.3.7 Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers ... 1657
35. Independent Watchdog Timer (IWDTa) ... 1658
35.1 Overview ... 1658

35.2 Register Descriptions 1660
35.2.1 IWDT Refresh Register (IWDTRR) 1660
35.2.2 IWDT Control Register (IWDTCR) 1661
35.2.3 IWDT Status Register (IWDTSR) 1664
35.2.4 IWDT Reset Control Register (IWDTRCR) 1665
35.2.5 IWDT Count Stop Control Register (IWDTCSTPR) 1666
35.2.6 Option Function Select Register 0 (OFS0) 1666
35.3 Operation 1667
35.3.1 Count Operation in Each Start Mode 1667
35.3.1.1 Register Start Mode 1667
35.3.1.2 Auto-Start Mode 1669
35.3.2 Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers 1671
35.3.3 Refresh Operation 1672
35.3.4 Status Flags 1674
35.3.5 Reset Output 1674
35.3.6 Interrupt Sources 1674
35.3.7 Reading the Counter Value 1675
35.3.8 Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers 1676
35.4 Link Operation by ELC 1676
35.5 Usage Notes 1676
35.5.1 Refresh Operations 1676
35.5.2 Clock Divide Ratio Setting 1676
36. Ethernet Controller (ETHERC) 1677
36.1 Overview 1677
36.2 Register Descriptions 1680
36.2.1 ETHERC Mode Register (ECMR) 1680
36.2.2 Receive Frame Maximum Length Register (RFLR) 1682
36.2.3 ETHERC Status Register (ECSR) 1683
36.2.4 ETHERC Interrupt Enable Register (ECSIPR) 1684
36.2.5 PHY Interface Register (PIR) 1685
36.2.6 PHY Status Register (PSR) 1686
36.2.7 Random Number Generation Counter Limit Setting Register (RDMLR) 1686
36.2.8 Interpacket Gap Register (IPGR) 1687
36.2.9 Automatic PAUSE Frame Register (APR) 1687
36.2.10 Manual PAUSE Frame Register (MPR) 1688
36.2.11 Received PAUSE Frame Counter (RFCF) 1688
36.2.12 PAUSE Frame Retransmit Count Setting Register (TPAUSER) 1689
36.2.13 PAUSE Frame Retransmit Counter (TPAUSECR) 1689
36.2.14 Broadcast Frame Receive Count Setting Register (BCFRR) 1690
36.2.15 MAC Address Upper Bit Register (MAHR) 1690
36.2.16 MAC Address Lower Bit Register (MALR) 1691

36.2.17 Transmit Retry Over Counter Register (TROCR) 1691
36.2.18 Late Collision Detect Counter Register (CDCR) 1692
36.2.19 Lost Carrier Counter Register (LCCR) 1692
36.2.20 Carrier Not Detect Counter Register (CNDCR) 1693
36.2.21 CRC Error Frame Receive Counter Register (CEFCR) 1693
36.2.22 Frame Receive Error Counter Register (FRECR) 1694
36.2.23 Too-Short Frame Receive Counter Register (TSFRCR) 1694
36.2.24 Too-Long Frame Receive Counter Register (TLFRCR) 1695
36.2.25 Received Alignment Error Frame Counter Register (RFCR) 1695
36.2.26 Multicast Address Frame Receive Counter Register (MAFCR) 1696
36.3 Operation 1697
36.3.1 Transmission 1697
36.3.2 Reception 1698
36.3.3 Frame Timing 1699
36.3.3.1 MII Frame Timing 1699
36.3.3.2 RMII Frame Timing 1701
36.3.4 Accessing MII/RMII Registers 1702
36.3.4.1 MII/RMII Management Frame Format 1702
36.3.4.2 MII/RMII Register Access Procedure 1702
36.3.5 Magic Packet Detection 1704
36.3.5.1 Notes on Magic Packet Detection 1704
36.3.6 Adjusting Transmission Efficiency by Changing the IPG 1704
36.3.7 Flow Control 1705
36.3.7.1 Automatic PAUSE Frame Transmission 1705
36.3.7.2 Manual PAUSE Frame Transmission 1706
36.3.7.3 PAUSE Frame Reception 1706
36.4 Interrupts 1706
36.5 Usage Notes 1706
36.5.1 Conditions for the LCHNG Flag to Become 1 1706
36.5.2 Input to the RMII0_RX_ER Pin While the RMII is Selected 1706
36.5.3 Procedure to Reset Ethernet Controller 1706
37. DMA Controller for the Ethernet Controller (EDMACa) 1707
37.1 Overview 1707
37.2 Register Descriptions 1709
37.2.1 EDMAC Mode Register (EDMR) 1709
37.2.2 EDMAC Transmit Request Register (EDTRR) 1710
37.2.3 EDMAC Receive Request Register (EDRRR) 1711
37.2.4 Transmit Descriptor List Start Address Register (TDLAR) 1712
37.2.5 Receive Descriptor List Start Address Register (RDLAR) 1713
37.2.6 ETHERC/EDMAC Status Register (EESR) 1714
37.2.7 ETHERC/EDMAC Status Interrupt Enable Register (EESIPR) 1718

37.2.8 ETHERC/EDMAC Transmit/Receive Status Copy Enable Register (TRSCER) 1720
37.2.9 Missed-Frame Counter Register (RMFCR) 1721
37.2.10 Transmit FIFO Threshold Register (TFTR) 1722
37.2.11 FIFO Depth Register (FDR) 1723
37.2.12 Receive Method Control Register (RMCR) 1724
37.2.13 Transmit FIFO Underflow Counter (TFUCR) 1725
37.2.14 Receive FIFO Overflow Counter (RFOCR) 1725
37.2.15 Independent Output Signal Setting Register (IOSR) 1726
37.2.16 Flow Control Start FIFO Threshold Setting Register (FCFTR) 1727
37.2.17 Receive Data Padding Insert Register (RPADIR) 1728
37.2.18 Transmit Interrupt Setting Register (TRIMD) 1729
37.2.19 Receive Buffer Write Address Register (RBWAR) 1729
37.2.20 Receive Descriptor Fetch Address Register (RDFAR) 1730
37.2.21 Transmit Buffer Read Address Register (TBRAR) 1730
37.2.22 Transmit Descriptor Fetch Address Register (TDFAR) 1731
37.3 Operation 1732
37.3.1 Descriptor Lists and Data Buffers 1732
37.3.1.1 Transmit Descriptor 1732
37.3.1.2 Receive Descriptor 1734
37.3.2 Transmission 1737
37.3.3 Reception 1738
37.3.4 Multi-Buffer Frame Transmission 1739
37.3.4.1 Error Processing While Transmitting a Multi-Buffer Frame 1739
37.3.4.2 Error Processing While Receiving a Multi-Buffer Frame 1740
37.4 Interrupts 1741
37.5 Usage Notes 1741
37.5.1 Setting the Module-Stop Function 1741
37.5.2 Stopping the EDMAC during Operations 1741
37.5.3 Illegal Address Access Detection 1741
37.5.4 Note on Software Reset 1741
38. PHY Management Interface (PMGI) 1742
38.1 Overview 1742
38.2 Register Descriptions 1743
38.2.1 PMGI Configuration Register (PMGCR) 1743
38.2.2 PHY Station Management Register (PSMR) 1745
38.3 Operation 1746
38.3.1 Format of MII Management Frames 1746
38.3.2 PHY Register Access Procedures 1747
38.3.2.1 Initializing a PMGI 1747
38.3.2.2 PHY Register Reading Operation 1748
38.3.2.3 PHY Register Writing 1750

38.3.3 Setting the Management Data Clock (MDC) 1751
38.3.4 Adjusting the Timing of Management Data 1752
38.3.5 Interrupts 1753
38.4 Usage Notes 1754
38.4.1 Settings of the Module Stop Function 1754
38.4.2 Note on setting PSMHT 1754
38.4.3 Note on setting PSMCT 1754
39. USB 2.0 FS Host/Function Module (USBb) 1755
39.1 Overview 1755
39.2 Register Descriptions 1757
39.2.1 System Configuration Control Register (SYSCFG) 1757
39.2.2 System Configuration Status Register 0 (SYSSTS0) 1759
39.2.3 Device State Control Register 0 (DVSTCTR0) 1761
39.2.4 CFIFO Port Register (CFIFO),
D0FIFO Port Register (D0FIFO),
D1FIFO Port Register (D1FIFO) 1764
39.2.5 CFIFO Port Select Register (CFIFOSEL),
D0FIFO Port Select Register (D0FIFOSEL),
D1FIFO Port Select Register (D1FIFOSEL) 1766
39.2.6 CFIFO Port Control Register (CFIFOCTR),
D0FIFO Port Control Register (D0FIFOCTR),
D1FIFO Port Control Register (D1FIFOCTR) 1770
39.2.7 Interrupt Enable Register 0 (INTENB0) 1772
39.2.8 Interrupt Enable Register 1 (INTENB1) 1773
39.2.9 BRDY Interrupt Enable Register (BRDYENB) 1774
39.2.10 NRDY Interrupt Enable Register (NRDYENB) 1775
39.2.11 BEMP Interrupt Enable Register (BEMPENB) 1776
39.2.12 SOF Output Configuration Register (SOFCFG) 1777
39.2.13 Interrupt Status Register 0 (INTSTS0) 1778
39.2.14 Interrupt Status Register 1 (INTSTS1) 1781
39.2.15 BRDY Interrupt Status Register (BRDYSTS) 1784
39.2.16 NRDY Interrupt Status Register (NRDYSTS) 1785
39.2.17 BEMP Interrupt Status Register (BEMPSTS) 1786
39.2.18 Frame Number Register (FRMNUM) 1787
39.2.19 Device State Change Register (DVCHGR) 1788
39.2.20 USB Address Register (USBADDR) 1789
39.2.21 USB Request Type Register (USBREQ) 1790
39.2.22 USB Request Value Register (USBVAL) 1791
39.2.23 USB Request Index Register (USBINDX) 1791
39.2.24 USB Request Length Register (USBLENG) 1792
39.2.25 DCP Configuration Register (DCPCFG) 1793
39.2.26 DCP Maximum Packet Size Register (DCPMAXP) 1794
39.2.27 DCP Control Register (DCPCTR) 1795

39.2.28 Pipe Window Select Register (PIPESEL) 1798
39.2.29 Pipe Configuration Register (PIPECFG) 1799
39.2.30 Pipe Maximum Packet Size Register (PIPEMAXP) 1801
39.2.31 Pipe Cycle Control Register (PIPEPERI) 1802
39.2.32 Pipe n Control Registers (PIPEnCTR) (n = 1 to 9) 1803
39.2.33 Pipe n Transaction Counter Enable Register (PIPEnTRE) (n = 1 to 5) 1811
39.2.34 Pipe n Transaction Counter Register (PIPEnTRN) (n = 1 to 5) 1812
39.2.35 Device Address n Configuration Register (DEVADDn) (n = 0 to 5) 1813
39.2.36 PHY Cross Point Adjustment Register (PHYSLEW) 1814
39.2.37 Deep Standby USB Transceiver Control/Pin Monitoring Register (DPUSR0R) 1815
39.2.38 Deep Standby USB Suspend/Resume Interrupt Register (DPUSR1R) 1816
39.3 Operation 1818
39.3.1 System Control 1818
39.3.1.1 Setting Data to the USB Related Register 1818
39.3.1.2 Controller Function Selection 1818
39.3.1.3 Controlling USB Data Bus Resistors 1818
39.3.1.4 Example of USB External Connection Circuit 1819
39.3.1.5 Release from Deep Software Standby Mode Due to USB Suspend/Resume Interrupts 1823
39.3.2 Interrupt Sources 1827
39.3.3 Interrupt Descriptions 1829
39.3.3.1 BRDY Interrupt 1829
39.3.3.2 NRDY Interrupt 1833
39.3.3.3 BEMP Interrupt 1836
39.3.3.4 Device State Transition Interrupt 1837
39.3.3.5 Control Transfer Stage Transition Interrupt 1838
39.3.3.6 Frame Update Interrupt 1839
39.3.3.7 VBUS Interrupt 1839
39.3.3.8 Resume Interrupt 1839
39.3.3.9 OVRCR Interrupt 1839
39.3.3.10 BCHG Interrupt 1839
39.3.3.11 DTCH Interrupt 1839
39.3.3.12 SACK Interrupt 1840
39.3.3.13 SIGN Interrupt 1840
39.3.3.14 ATTCH Interrupt 1840
39.3.3.15 EOFERR Interrupt 1840
39.3.4 Pipe Control 1841
39.3.4.1 Pipe Control Register Switching Procedures 1842
39.3.4.2 Transfer Types 1842
39.3.4.3 Endpoint Number 1842
39.3.4.4 Maximum Packet Size Setting 1843

39.3.4.5 Transaction Counter (For Pipes 1 to 5 in Reading Direction) 1843
39.3.4.6 Response PID 1844
39.3.4.7 Data PID Sequence Bit 1845
39.3.4.8 Response PID = NAK Function 1845
39.3.4.9 Auto Response Mode 1845
39.3.4.10 OUT-NAK Mode 1845
39.3.4.11 Null Auto Response Mode 1846
39.3.5 FIFO Buffer Memory 1846
39.3.5.1 FIFO Buffer Memory 1846
39.3.5.2 FIFO Buffer Clearing 1847
39.3.5.3 FIFO Port Functions 1848
39.3.5.4 DMA Transfers (D0FIFO and D1FIFO Ports) 1849
39.3.6 Control Transfers Using DCP 1850
39.3.6.1 Control Transfers When the Host Controller is Selected 1850
39.3.6.2 Control Transfers When the Function Controller is Selected 1851
39.3.7 Bulk Transfers (Pipes 1 to 5) 1852
39.3.8 Interrupt Transfers (Pipes 6 to 9) 1852
39.3.8.1 Interval Counter during Interrupt Transfers When the Host Controller is Selected 1852
39.3.9 Isochronous Transfers (Pipes 1 and 2) 1853
39.3.9.1 Error Detection in Isochronous Transfers 1853
39.3.9.2 Data PID 1854
39.3.9.3 Interval Counter 1854
39.3.10 SOF Interpolation Function 1861
39.3.11 Pipe Schedule 1862
39.3.11.1 Conditions for Generating a Transaction 1862
39.3.11.2 Transfer Schedule 1862
39.3.11.3 Enabling USB Communication 1862
39.4 Usage Notes 1863
39.4.1 Setting the Module-Stop Function 1863
40. Serial Communications Interface (SCIj, SCIi, SCIh) 1864
40.1 Overview 1864
40.2 Register Descriptions 1877
40.2.1 Receive Shift Register (RSR) 1877
40.2.2 Receive Data Register (RDR) 1877
40.2.3 Receive Data Register H, L, HL (RDRH, RDRL, RDRHL) 1878
40.2.4 Receive FIFO Data Register (FRDR) 1879
40.2.5 Transmit Data Register (TDR) 1880
40.2.6 Transmit Data Register H, L, HL (TDRH, TDRL, TDRHL) 1881
40.2.7 Transmit FIFO Data Register (FTDR) 1882
40.2.8 Transmit Shift Register (TSR) 1882
40.2.9 Serial Mode Register (SMR) 1883

40.2.10 Serial Control Register (SCR) 1887
40.2.11 Serial Status Register (SSR/SSRFIFO) 1891
40.2.12 Smart Card Mode Register (SCMR) 1899
40.2.13 Bit Rate Register (BRR) 1901
40.2.14 Modulation Duty Register (MDDR) 1913
40.2.15 Serial Extended Mode Register (SEMR) 1915
40.2.16 Noise Filter Setting Register (SNFR) 1918
40.2.17 I2C Mode Register 1 (SIMR1) 1919
40.2.18 I2C Mode Register 2 (SIMR2) 1920
40.2.19 I2C Mode Register 3 (SIMR3) 1921
40.2.20 I2C Status Register (SISR) 1923
40.2.21 SPI Mode Register (SPMR) 1924
40.2.22 FIFO Control Register (FCR) 1926
40.2.23 FIFO Data Count Register (FDR) 1928
40.2.24 Line Status Register (LSR) 1929
40.2.25 Comparison Data Register (CDR) 1930
40.2.26 Data Comparison Control Register (DCCR) 1931
40.2.27 Serial Port Register (SPTR) 1932
40.2.28 Extended Serial Module Enable Register (ESMER) 1933
40.2.29 Control Register 0 (CR0) 1933
40.2.30 Control Register 1 (CR1) 1934
40.2.31 Control Register 2 (CR2) 1935
40.2.32 Control Register 3 (CR3) 1936
40.2.33 Port Control Register (PCR) 1936
40.2.34 Interrupt Control Register (ICR) 1937
40.2.35 Status Register (STR) 1938
40.2.36 Status Clear Register (STCR) 1939
40.2.37 Control Field 0 Data Register (CF0DR) 1939
40.2.38 Control Field 0 Compare Enable Register (CF0CR) 1940
40.2.39 Control Field 0 Receive Data Register (CF0RR) 1940
40.2.40 Primary Control Field 1 Data Register (PCF1DR) 1940
40.2.41 Secondary Control Field 1 Data Register (SCF1DR) 1941
40.2.42 Control Field 1 Compare Enable Register (CF1CR) 1941
40.2.43 Control Field 1 Receive Data Register (CF1RR) 1941
40.2.44 Timer Control Register (TCR) 1942
40.2.45 Timer Mode Register (TMR) 1942
40.2.46 Timer Prescaler Register (TPRE) 1943
40.2.47 Timer Count Register (TCNT) 1943
40.3 Operation in Asynchronous Mode 1944
40.3.1 Serial Data Transfer Format 1944
40.3.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode 1946

40.3.3 Clock ... 1947
40.3.4 Double-Speed Mode and Divide-by-6 Mode ... 1947
40.3.5 CTS and RTS Functions ... 1948
40.3.6 Data Match Detection ... 1949
40.3.7 SCI Initialization (Asynchronous Mode) ... 1952
40.3.8 Serial Data Transmission (Asynchronous Mode) ... 1955
40.3.9 Serial Data Reception (Asynchronous Mode) ... 1960
40.4 Multi-Processor Communications Function ... 1965
40.4.1 Multi-Processor Serial Data Transmission ... 1967
40.4.2 Multi-Processor Serial Data Reception ... 1968
40.5 Operation in Clock Synchronous Mode ... 1971
40.5.1 Clock ... 1971
40.5.2 CTS and RTS Functions ... 1972
40.5.3 SCI Initialization (Clock Synchronous Mode) ... 1973
40.5.4 Serial Data Transmission (Clock Synchronous Mode) ... 1974
40.5.5 Serial Data Reception (Clock Synchronous Mode) ... 1979
40.5.6 Simultaneous Serial Data Transmission and Reception (Clock Synchronous Mode) ... 1983
40.6 Operation in Smart Card Interface Mode ... 1984
40.6.1 Sample Connection ... 1984
40.6.2 Data Format (Except in Block Transfer Mode) ... 1985
40.6.3 Block Transfer Mode ... 1986
40.6.4 Receive Data Sampling Timing and Reception Margin ... 1987
40.6.5 SCI Initialization (Smart Card Interface Mode) ... 1988
40.6.6 Serial Data Transmission (Except in Block Transfer Mode) ... 1990
40.6.7 Serial Data Reception (Except in Block Transfer Mode) ... 1993
40.6.8 Clock Output Control ... 1995
40.7 Operation in Simple I^2C Mode ... 1996
40.7.1 Generation of Start, Restart, and Stop Conditions ... 1997
40.7.2 Clock Synchronization ... 1999
40.7.3 SSDA Output Delay ... 2000
40.7.4 SCI Initialization (Simple I^2C Mode) ... 2001
40.7.5 Operation in Master Transmission (Simple I^2C Mode) ... 2002
40.7.6 Master Reception (Simple I^2C Mode) ... 2004
40.7.7 Recovery from Bus Hang-up ... 2006
40.8 Operation in Simple SPI Mode ... 2007
40.8.1 States of Pins in Master and Slave Modes ... 2008
40.8.2 SS Function in Master Mode ... 2008
40.8.3 SS Function in Slave Mode ... 2008
40.8.4 Relationship between Clock and Transmit/Receive Data ... 2009
40.8.5 SCI Initialization (Simple SPI Mode) ... 2010
40.8.6 Transmission and Reception of Serial Data (Simple SPI Mode) ... 2010

40.9 Bit Rate Modulation Function ... 2010
40.10 Extended Serial Mode Control Section: Description of Operation ... 2011
40.10.1 Serial Transfer Protocol ... 2011
40.10.2 Transmitting a Start Frame ... 2012
40.10.3 Receiving a Start Frame ... 2015
40.10.3.1 Priority Interrupt Bit ... 2020
40.10.4 Detection of Bus Collisions ... 2021
40.10.5 Digital Filter for Input on the RXDX12 Pin ... 2022
40.10.6 Bit Rate Measurement ... 2023
40.10.7 Selectable Timing for Sampling Data Received through RXDX12 ... 2024
40.10.8 Timer ... 2025
40.11 Noise Cancellation Function ... 2027
40.12 Interrupt Sources ... 2028
40.12.1 Buffer Operations for TXI and RXI Interrupts ... 2028
40.12.2 Interrupts in Asynchronous Mode, Clock Synchronous Mode, and Simple SPI Mode ... 2028
40.12.3 Interrupts in Smart Card Interface Mode ... 2030
40.12.4 Interrupts in Simple I2C Mode ... 2031
40.12.5 Interrupt Requests from the Extended Serial Mode Control Section ... 2032
40.13 Event Linking ... 2033
40.14 Usage Notes ... 2034
40.14.1 Setting the Module Stop Function ... 2034
40.14.2 Break Detection and Processing ... 2034
40.14.3 Mark State and Sending Breaks ... 2034
40.14.4 Receive Error Flags and Transmit Operations (Clock Synchronous Mode and Simple SPI Mode) ... 2034
40.14.5 Writing Data to the TDR Register ... 2035
40.14.6 Restrictions on Clock Synchronous Transmission (Clock Synchronous Mode and Simple SPI Mode) ... 2036
40.14.7 Restrictions on Using DMAC or DTC ... 2037
40.14.8 Notes on Starting Transfer ... 2037
40.14.9 SCI Operations during Low Power Consumption State ... 2037
40.14.10 External Clock Input in Clock Synchronous Mode and Simple SPI Mode ... 2040
40.14.11 Limitations on Simple SPI Mode ... 2041
40.14.12 Limitation 1 on Usage of the Extended Serial Mode Control Section ... 2042
40.14.13 Limitation 2 on Usage of the Extended Serial Mode Control Section ... 2042
40.14.14 Note on Transmit Enable Bit (TE Bit) ... 2043
40.14.15 Note on Stopping Reception When Using the RTS Function in Asynchronous Mode ... 2043
41. I2C-bus Interface (RIICa) ... 2044
41.1 Overview ... 2044
41.2 Register Descriptions ... 2047
41.2.1 I2C-bus Control Register 1 (ICCR1) ... 2047
41.2.2 I2C-bus Control Register 2 (ICCR2) ... 2049

41.2.3 I2C-bus Mode Register 1 (ICMR1) 2053
41.2.4 I2C-bus Mode Register 2 (ICMR2) 2054
41.2.5 I2C-bus Mode Register 3 (ICMR3) 2056
41.2.6 I2C-bus Function Enable Register (ICFER) 2058
41.2.7 I2C-bus Status Enable Register (ICSER) 2060
41.2.8 I2C-bus Interrupt Enable Register (ICIER) 2062
41.2.9 I2C-bus Status Register 1 (ICSR1) 2064
41.2.10 I2C-bus Status Register 2 (ICSR2) 2067
41.2.11 Slave Address Register Ly (SARLy) (y = 0 to 2) 2070
41.2.12 Slave Address Register Uy (SARUy) (y = 0 to 2) 2071
41.2.13 I2C-bus Bit Rate Low-Level Register (ICBRL) 2072
41.2.14 I2C-bus Bit Rate High-Level Register (ICBRH) 2073
41.2.15 I2C-bus Transmit Data Register (ICDRT) 2075
41.2.16 I2C-bus Receive Data Register (ICDRR) 2075
41.2.17 I2C-bus Shift Register (ICDRS) 2075
41.3 Operation 2076
41.3.1 Communication Data Format 2076
41.3.2 Initial Settings 2077
41.3.3 Master Transmit Operation 2078
41.3.4 Master Receive Operation 2081
41.3.5 Slave Transmit Operation 2087
41.3.6 Slave Receive Operation 2090
41.4 SCL Synchronization Circuit 2092
41.5 SDA Output Delay Function 2093
41.6 Digital Noise Filters 2094
41.7 Address Match Detection 2095
41.7.1 Slave-Address Match Detection 2095
41.7.2 Detection of the General Call Address 2097
41.7.3 Device-ID Address Detection 2098
41.7.4 Host Address Detection 2100
41.8 Automatic Low-Hold Function for SCL 2101
41.8.1 Function to Prevent Wrong Transmission of Transmit Data 2101
41.8.2 NACK Reception Transfer Suspension Function 2102
41.8.3 Function to Prevent Failure to Receive Data 2103
41.9 Arbitration-Lost Detection Functions 2105
41.9.1 Master Arbitration-Lost Detection (MALE Bit) 2105
41.9.2 Function to Detect Loss of Arbitration during NACK Transmission (NALE Bit) 2107
41.9.3 Slave Arbitration-Lost Detection (SALE Bit) 2108
41.10 Start Condition/Restart Condition/Stop Condition Generating Function 2109
41.10.1 Generating a Start Condition 2109
41.10.2 Generating a Restart Condition 2109

41.10.3 Generating a Stop Condition ... 2110
41.11 Bus Hanging ... 2111
41.11.1 Timeout Function ... 2111
41.11.2 Additional SCL Output Function ... 2113
41.11.3 RIIC Reset and Internal Reset ... 2114
41.12 SMBus Operation ... 2115
41.12.1 SMBus Timeout Measurement ... 2115
41.12.2 Packet Error Code (PEC) ... 2116
41.12.3 SMBus Host Notification Protocol (Notify ARP Master Command) ... 2116
41.13 Interrupt Sources ... 2117
41.13.1 Buffer Operation for TXI and RXI Interrupts ... 2117
41.14 Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected ... 2118
41.15 Event Link Function (Output) ... 2119
41.15.1 Interrupt Handling and Event Linking ... 2119
41.16 Usage Notes ... 2120
41.16.1 Setting Module Stop Function ... 2120
41.16.2 Notes on Starting Transfer ... 2120
42. CAN Module (CAN) ... 2121
42.1 Overview ... 2121
42.2 Register Descriptions ... 2124
42.2.1 Control Register (CTLR) ... 2124
42.2.2 Bit Configuration Register (BCR) ... 2127
42.2.3 Mask Register k (MKRk) (k = 0 to 7) ... 2129
42.2.4 FIFO Received ID Compare Registers 0 and 1 (FIDCR0 and FIDCR1) ... 2130
42.2.5 Mask Invalid Register (MKIVLR) ... 2131
42.2.6 Mailbox Register j (MBj) (j = 0 to 31) ... 2132
42.2.7 Mailbox Interrupt Enable Register (MIER) ... 2136
42.2.8 Message Control Register j (MCTLj) (j = 0 to 31) ... 2137
42.2.9 Receive FIFO Control Register (RFCR) ... 2140
42.2.10 Receive FIFO Pointer Control Register (RFPCR) ... 2143
42.2.11 Transmit FIFO Control Register (TFCR) ... 2143
42.2.12 Transmit FIFO Pointer Control Register (TFPCR) ... 2145
42.2.13 Status Register (STR) ... 2146
42.2.14 Mailbox Search Mode Register (MSMR) ... 2148
42.2.15 Mailbox Search Status Register (MSSR) ... 2149
42.2.16 Channel Search Support Register (CSSR) ... 2150
42.2.17 Acceptance Filter Support Register (AFSR) ... 2151
42.2.18 Error Interrupt Enable Register (EIER) ... 2152
42.2.19 Error Interrupt Factor Judge Register (EIFR) ... 2153
42.2.20 Receive Error Count Register (RECR) ... 2155
42.2.21 Transmit Error Count Register (TECR) ... 2156

42.2.22 Error Code Store Register (ECSR) 2156
42.2.23 Time Stamp Register (TSR) 2157
42.2.24 Test Control Register (TCR) 2158
42.3 Operating Mode 2160
42.3.1 CAN Reset Mode 2161
42.3.2 CAN Halt Mode 2162
42.3.3 CAN Sleep Mode 2163
42.3.4 CAN Operation Mode (Excluding Bus-Off State) 2163
42.3.5 CAN Operation Mode (Bus-Off State) 2164
42.4 CAN Communication Speed Setting 2165
42.4.1 CAN Clock Setting 2165
42.4.2 Bit Timing Setting 2165
42.4.3 Bit Rate 2166
42.5 Mailbox and Mask Register Structure 2167
42.6 Acceptance Filtering and Masking Functions 2168
42.7 Reception and Transmission 2171
42.7.1 Reception 2172
42.7.2 Transmission 2174
42.8 CAN Interrupt 2175
42.9 Usage Notes 2175
42.9.1 Setting for the Module-Stop State 2175
43. Serial Peripheral Interface (RSPIc) 2176
43.1 Overview 2176
43.2 Register Descriptions 2180
43.2.1 RSPI Control Register (SPCR) 2180
43.2.2 RSPI Slave Select Polarity Register (SSLP) 2182
43.2.3 RSPI Pin Control Register (SPPCR) 2183
43.2.4 RSPI Status Register (SPSR) 2184
43.2.5 RSPI Data Register (SPDR) 2187
43.2.6 RSPI Sequence Control Register (SPSCR) 2191
43.2.7 RSPI Sequence Status Register (SPSSR) 2192
43.2.8 RSPI Bit Rate Register (SPBR) 2193
43.2.9 RSPI Data Control Register (SPDCR) 2194
43.2.10 RSPI Clock Delay Register (SPCKD) 2196
43.2.11 RSPI Slave Select Negation Delay Register (SSLND) 2197
43.2.12 RSPI Next-Access Delay Register (SPND) 2198
43.2.13 RSPI Control Register 2 (SPCR2) 2199
43.2.14 RSPI Command Register m (SPCMDm) (m = 0 to 7) 2200
43.2.15 RSPI Data Control Register 2 (SPDCR2) 2203
43.3 Operation 2204
43.3.1 Overview of RSPI Operations 2204

43.3.2 Controlling RSPI Pins ... 2205
43.3.3 RSPI System Configuration Examples ... 2206
43.3.3.1 Single Master/Single Slave (with This MCU Acting as Master) ... 2206
43.3.3.2 Single Master/Single Slave (with This MCU Acting as Slave) ... 2207
43.3.3.3 Single Master/Multi-Slave (with This MCU Acting as Master) ... 2208
43.3.3.4 Single Master/Multi-Slave (with This MCU Acting as Slave) ... 2209
43.3.3.5 Multi-Master/Multi-Slave (with This MCU Acting as Master) ... 2210
43.3.3.6 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Master) ... 2211
43.3.3.7 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Slave) ... 2211
43.3.4 Data Format ... 2212
43.3.4.1 When Parity is Disabled (SPCR2.SPPE = 0) ... 2213
43.3.4.2 When Parity is Enabled (SPCR2.SPPE = 1) ... 2217
43.3.4.3 Byte Swap Transmission ... 2221
43.3.4.4 Byte Swap Reception ... 2222
43.3.5 Transfer Format ... 2223
43.3.5.1 CPHA = 0 ... 2223
43.3.5.2 CPHA = 1 ... 2224
43.3.6 Communications Operating Mode ... 2225
43.3.6.1 Full-Duplex Communications (SPCR.TXMD = 0) ... 2225
43.3.6.2 Transmit-only Simplex Communications (SPCR.TXMD = 1) ... 2226
43.3.7 Transmit Buffer Empty/Receive Buffer Full Interrupts ... 2227
43.3.8 Idle Interrupt ... 2228
43.3.9 Error Detection ... 2229
43.3.9.1 Overrun Error ... 2230
43.3.9.2 Parity Error ... 2232
43.3.9.3 Mode Fault Error ... 2233
43.3.9.4 Underrun Error ... 2233
43.3.10 Initializing RSPI ... 2234
43.3.10.1 Initialization by Clearing the SPE Bit ... 2234
43.3.10.2 System Reset ... 2234
43.3.11 SPI Operation ... 2235
43.3.11.1 Master Mode Operation ... 2235
43.3.11.2 Slave Mode Operation ... 2245
43.3.12 Clock Synchronous Operation ... 2249
43.3.12.1 Master Mode Operation ... 2249
43.3.12.2 Slave Mode Operation ... 2253
43.3.13 Loopback Mode ... 2255
43.3.14 Self-Diagnosis of Parity Bit Function ... 2256
43.3.15 Interrupt Sources ... 2257
43.4 Link Operation by Event Linking ... 2258

43.4.1 Receive Buffer Full Event Output 2258
43.4.2 Transmit Buffer Empty Event Output 2258
43.4.3 Mode Fault, Underrun, Overrun, or Parity Error Event Output 2258
43.4.4 Idle Event Output 2259
43.4.5 Transmit End Event Output 2259
43.5 Usage Notes 2260
43.5.1 Setting Module Stop Function 2260
43.5.2 Note on Low Power Consumption Functions 2260
43.5.3 Notes on Starting Transfer 2260
43.5.4 Notes on the SPRF and SPTEF flags 2260
44. Quad Serial Peripheral Interface (QSPI) 2261
44.1 Overview 2261
44.2 Register Descriptions 2263
44.2.1 QSPI Control Register (SPCR) 2263
44.2.2 QSPI Slave Select Polarity Register (SSLP) 2264
44.2.3 QSPI Pin Control Register (SPPCR) 2265
44.2.4 QSPI Status Register (SPSR) 2266
44.2.5 QSPI Data Register (SPDR) 2268
44.2.6 QSPI Sequence Control Register (SPSCR) 2269
44.2.7 QSPI Sequence Status Register (SPSSR) 2269
44.2.8 QSPI Bit Rate Register (SPBR) 2270
44.2.9 QSPI Data Control Register (SPDCR) 2271
44.2.10 QSPI Clock Delay Register (SPCKD) 2272
44.2.11 QSPI Slave Select Negation Delay Register (SSLND) 2273
44.2.12 QSPI Next-Access Delay Register (SPND) 2274
44.2.13 QSPI Command Register n (SPCMDn) (n = 0 to 3) 2275
44.2.14 QSPI Buffer Control Register (SPBFCR) 2279
44.2.15 QSPI Buffer Data Count Set Register (SPBDCR) 2280
44.2.16 QSPI Transfer Data Length Multiplier Setting Register n (SPBMULn) (n = 0 to 3) 2281
44.3 Operation 2282
44.3.1 Overview of Operations 2282
44.3.2 Pin Control 2283
44.3.3 Transfer Format 2284
44.3.4 Transfer Data 2286
44.3.5 Non-Normal Transfer Operations 2290
44.3.6 Initialization 2291
44.3.7 SPI Operation 2291
44.3.8 Interrupt Sources 2305
44.3.9 Loopback Mode 2305
44.4 Usage Notes 2306
44.4.1 Notes on Starting Transfer 2306

44.4.2 Module Stop Function Setting 2306
44.4.3 Notes on Using the Serial Flash Memory 2306
45. CRC Calculator (CRCA) 2307
45.1 Overview 2307
45.2 Register Descriptions 2308
45.2.1 CRC Control Register (CRCCR) 2308
45.2.2 CRC Data Input Register (CRCDIR) 2309
45.2.3 CRC Data Output Register (CRCDOR) 2310
45.3 Operation 2311
45.4 Usage Notes 2314
45.4.1 Module Stop Function Setting 2314
45.4.2 Note on Transmission 2314
46. Enhanced Serial Sound Interface (SSIE) 2315
46.1 Overview 2315
46.2 Register Descriptions 2319
46.2.1 Control Register (SSICR) 2319
46.2.2 Status Register (SSISR) 2324
46.2.3 FIFO Control Register (SSIFCR) 2326
46.2.4 FIFO Status Register (SSIFSR) 2329
46.2.5 Transmit FIFO Data Register (SSIFTDR) 2331
46.2.6 Receive FIFO Data Register (SSIFRDR) 2332
46.2.7 Audio Format Register (SSIOFR) 2333
46.2.8 FIFO Status Control Register (SSISCR) 2334
46.3 Operation 2335
46.3.1 Data Formats 2335
46.3.1.1 I^2S Format 2336
46.3.1.2 Left-Justified Format 2337
46.3.1.3 Right-Justified Format 2337
46.3.1.4 Monaural Format 2338
46.3.1.5 TDM Format 2339
46.3.2 Output Control 2341
46.3.2.1 Mute Function 2341
46.3.2.2 LRCK Continuous Output Function 2342
46.3.2.3 BCK Continuous Output Disable Function 2342
46.3.3 Transfer Modes 2343
46.3.3.1 Slave Mode 2343
46.3.3.2 Master Mode 2343
46.3.3.3 Transmission 2343
46.3.3.4 Reception 2343
46.3.3.5 Transception 2344
46.3.4 State Transition 2345

46.3.4.1 Idle State 2345
46.3.4.2 Transfer States 2346
46.3.5 SSIE Initialization 2347
46.3.6 Transmission 2348
46.3.7 Reception 2349
46.3.8 Stop Data Transfer 2350
46.3.9 Error Processing 2351
46.4 Interrupts 2352
46.4.1 SSIFn Interrupt 2352
46.4.2 SSITXI0 Interrupt 2353
46.4.3 SSIRXI0 Interrupt 2354
46.4.4 SSIRTI1 Interrupt 2354
46.5 Notes 2355
46.5.1 Setting the Module Stop Function 2355
46.5.2 Note on LRCK in Slave Mode 2355
47. SD Host Interface (SDHI) 2356
47.1 Overview 2356
47.2 Register Details 2357
47.2.1 Command Register (SDCMD) 2357
47.2.2 Argument Register (SDARG) 2359
47.2.3 Data Stop Register (SDSTOP) 2359
47.2.4 Block Count Register (SDBLKCNT) 2360
47.2.5 Response Register 10 (SDRSP10), Response Register 32 (SDRSP32), Response Register 54 (SDRSP54), Response Register 76 (SDRSP76) 2361
47.2.6 SD Status Register 1 (SDSTS1) 2362
47.2.7 SD Status Register 2 (SDSTS2) 2365
47.2.8 SD Interrupt Mask Register 1 (SDIMSK1) 2369
47.2.9 SD Interrupt Mask Register 2 (SDIMSK2) 2370
47.2.10 SDHI Clock Control Register (SDCLKCR) 2371
47.2.11 Transfer Data Size Register (SDSIZE) 2372
47.2.12 Card Access Option Register (SDOPT) 2373
47.2.13 SD Error Status Register 1 (SDERSTS1) 2374
47.2.14 SD Error Status Register 2 (SDERSTS2) 2375
47.2.15 SD Buffer Register (SDBUFR) 2376
47.2.16 SDIO Mode Control Register (SDIOMD) 2376
47.2.17 SDIO Status Register (SDIOSTS) 2378
47.2.18 SDIO Interrupt Mask Register (SDIOIMSK) 2379
47.2.19 DMA Transfer Enable Register (SDDMAEN) 2380
47.2.20 SDHI Software Reset Register (SDRST) 2381
47.2.21 Version Register (SDVER) 2382
47.2.22 Swap Control Register (SDSWAP) 2383

47.3 SDHI Operation ... 2384
47.3.1 Data Block Format of the SD Card ... 2384
47.3.2 SD Buffer and the SDBUFR Register ... 2385
47.3.3 SD Card Detection ... 2386
47.3.3.1 Using the SDHI_CD Pin to Detect an SD Card ... 2386
47.3.3.2 Using the SDHI_D3 Pin to Detect an SD Card ... 2386
47.3.4 SD Card Write Protection ... 2387
47.3.4.1 Using the SDHI_WP Pin to Enable Write Protection ... 2387
47.3.4.2 Using a Command to Enable Write Protection ... 2387
47.3.5 Communication Errors and Timeouts ... 2388
47.3.6 Examples of Issuing a Command ... 2389
47.3.6.1 Command Absent of Response Reception and Data Transfer ... 2389
47.3.6.2 Command Absent of Data Transfer ... 2390
47.3.6.3 Single Block Read Command (CMD17) ... 2391
47.3.6.4 Single Block Write Command (CMD24) ... 2393
47.3.6.5 Multi-Block Read Command (CMD18) ... 2395
47.3.6.6 Multi-Block Write Command (CMD25) ... 2397
47.3.6.7 IO_RW_DIRECT Command (CMD52) ... 2399
47.3.6.8 IO_RW_EXTENDED Command (CMD53 (Multi-Block Read)) ... 2400
47.3.6.9 IO_RW_EXTENDED (CMD53 Multi-Block Write) ... 2402
47.3.6.10 DMA Transfer ... 2404
47.4 Interrupts ... 2406
47.4.1 DMA Transfer Triggered by Interrupt Requests ... 2407
47.5 Notes on Using the SDHI ... 2408
47.5.1 Illegal Read Access During a Multi-Block Read and How To Avoid It ... 2408
47.5.2 SDBUFR Register Illegal Write Error ... 2408
47.5.3 Automatic Control of the SDHI Clock Output ... 2409
47.5.4 Restrictions on Setting the C52PUB Bit During a Multi-Block Write Sequence ... 2409
47.5.5 Note on Setting the SDCLKCR Register ... 2409
47.5.6 Writing to the SDSTOP Register During a Multi-Block Read Sequence ... 2409
47.5.7 Controlling Module Operation ... 2409
48. MultiMediaCard Interface (MMCIF) ... 2410
48.1 Overview ... 2410
48.2 Register Descriptions ... 2412
48.2.1 Command Setting Register (CECMDSET) ... 2412
48.2.2 Argument Register (CEARG) ... 2415
48.2.3 Automatically Issued CMD12 Argument Register (CEARGCMD12) ... 2415
48.2.4 Command Control Register (CECMDCTRL) ... 2416
48.2.5 Transfer Block Setting Register (CEBLOCKSET) ... 2416
48.2.6 Clock Control Register (CECLKCTRL) ... 2417
48.2.7 Buffer Access Setting Register (CEBUFACC) ... 2418

48.2.8 Response Register 0 (CERESP0), Response Register 1 (CERESP1), Response Register 2 (CERESP2), Response Register 3 (CERESP3) ... 2419
48.2.9 Automatically Issued CMD12 Response Register (CERESPCMD12) ... 2419
48.2.10 Data Register (CEDATA) ... 2420
48.2.11 Boot Operation Setting Register (CEBOOT) ... 2421
48.2.12 Interrupt Status Flag Register (CEINT) ... 2422
48.2.13 Interrupt Request Enable Register (CEINTEN) ... 2428
48.2.14 Status Register 1 (CEHOSTSTS1) ... 2429
48.2.15 Status Register 2 (CEHOSTSTS2) ... 2430
48.2.16 MMC Detection and Port Control Register (CEDETECT) ... 2433
48.2.17 Special Mode Setting Register (CEADDMODE) ... 2434
48.2.18 Version Register (CEVERSION) ... 2434
48.3 MMCIF Operation ... 2435
48.3.1 Command and Response Formats ... 2435
48.3.2 Data Block Format ... 2436
48.3.3 MMCIF Buffer Structure and Access Method ... 2437
48.3.4 Automatically Issuing CMD12 ... 2439
48.3.5 MMCIF Clock Frequency During Boot Operations ... 2440
48.3.6 High Priority Interrupt (HPI) ... 2440
48.3.7 Background Operations (BGOs) ... 2440
48.3.8 MMCIF Processing When an Error or Timeout Occurs ... 2440
48.4 Examples of Issuing Commands ... 2441
48.4.1 Issuing a Command Where a Response is Not Received and Data is Not Transferred ... 2441
48.4.2 Issuing a Command Where Data is Not Transferred ... 2441
48.4.3 Issuing a Command Where Data is Not Transferred and the Busy Signal is Used ... 2442
48.4.4 Issuing a Single Block Read Command (CMD17) ... 2444
48.4.5 Issuing a Multi-Block Read Command (CMD18) ... 2445
48.4.6 Issuing a Multi-Block Read Command (CMD18 With Automatically Issued CMD12) ... 2446
48.4.7 Issuing a Single Block Write Command (CMD24) ... 2447
48.4.8 Issuing a Multi-Block Write Command (CMD25) ... 2448
48.4.9 Issuing a Multi-Block Write Command (CMD25 With Automatically Issued CMD12) ... 2449
48.4.10 Boot Operations ... 2450
48.4.11 Command Sequence Force Stop ... 2451
48.5 Interrupts ... 2452
48.5.1 DMA Transfer Interrupt Requests ... 2452
48.6 Notes On Using the MMCIF ... 2453
48.6.1 MMC Detection ... 2453
48.6.2 Multiple Block Transfer ... 2453
48.6.3 Module-Stop Function Settings ... 2453
49. Parallel Data Capture Unit (PDC) ... 2454
49.1 Overview ... 2454

49.2 Register Descriptions 2456
49.2.1 PDC Control Register 0 (PCCR0) 2456
49.2.2 PDC Control Register 1 (PCCR1) 2458
49.2.3 PDC Status Register (PCSR) 2459
49.2.4 PDC Pin Monitor Register (PCMONR) 2461
49.2.5 PDC Receive Data Register (PCDR) 2461
49.2.6 Vertical Capture Register (VCR) 2463
49.2.7 Horizontal Capture Register (HCR) 2464
49.3 Operation 2465
49.3.1 Transfer Formats 2465
49.3.2 Transfer Timing 2466
49.3.3 Settings of the VCR and HCR Registers and the Captured Range 2467
49.3.4 Operations for Reception 2469
49.3.5 Operation during the Horizontal Blanking Period 2470
49.3.6 Operations for Continued Reception at the Time of Frame End 2470
49.3.7 Error Detection 2471
49.3.8 Initial Settings 2474
49.3.9 Flows of Operations 2475
49.3.10 Interrupt Source 2477
49.3.11 Reset State 2478
49.4 Usage Notes 2479
49.4.1 Setting of the Module Stop Function 2479
49.4.2 Notes on the Power Consumption Reduction Function 2479
49.4.3 Notes on Error Interrupts 2479
49.4.4 Notes on Use of the DTC 2479
49.4.5 Notes on Use of the DMAC 2479
49.4.6 Notes on Start of Transfer 2480
50. Graphic LCD Controller (GLCDC) 2481
50.1 Functional Overview 2482
50.1.1 GLCDC Structure 2483
50.1.2 Screen Format 2485
50.1.3 Frame Buffer Format 2486
50.1.4 Graphics and Color Look-Up Table (CLUT) Data Formats 2488
50.1.5 Output Control (Data Format) 2489
50.1.6 Output Control (Panel Adjustment Process) 2495
50.1.7 Output Control (TCON) 2495
50.1.8 Graphics Data Interfaces 2496
50.1.9 Blending 2497
50.2 Register Descriptions 2499
50.2.1 Graphic n Color Look-up Table m[k] (GRnCLUTm[k]) (n = 1, 2; m = 0, 1; k = 0 to 255) 2499
50.2.2 Background Generating Block Operation Control Register (BGEN) 2500

50.2.3 Free-Running Period Register (BGPERI) 2502
50.2.4 Synchronization Position Register (BGSYNC) 2503
50.2.5 Vertical Size Register (BGVSIZE) 2504
50.2.6 Horizontal Size Register (BGHSIZE) 2505
50.2.7 Background Color Register (BGCOLOR) 2506
50.2.8 Background Generating Block Status Monitor Register (BGMON) 2507
50.2.9 Graphic n Register Update Control Register (GRnVEN) (n = 1, 2) 2508
50.2.10 Graphic n Frame Buffer Read Control Register (GRnFLMRD) (n = 1, 2) 2509
50.2.11 Graphic n Frame Buffer Control Register 2 (GRnFLM2) (n = 1, 2) 2509
50.2.12 Graphic n Frame Buffer Control Register 3 (GRnFLM3) (n = 1, 2) 2510
50.2.13 Graphic n Frame Buffer Control Register 5 (GRnFLM5) (n = 1, 2) 2511
50.2.14 Graphic n Frame Buffer Control Register 6 (GRnFLM6) (n = 1, 2) 2512
50.2.15 Graphic n Alpha Blending Control Register 1 (GRnAB1) (n = 1, 2) 2513
50.2.16 Graphic n Alpha Blending Control Register 2 (GRnAB2) (n = 1, 2) 2515
50.2.17 Graphic n Alpha Blending Control Register 3 (GRnAB3) (n = 1, 2) 2516
50.2.18 Graphic n Alpha Blending Control Register 4 (GRnAB4) (n = 1, 2) 2517
50.2.19 Graphic n Alpha Blending Control Register 5 (GRnAB5) (n = 1, 2) 2518
50.2.20 Graphic n Alpha Blending Control Register 6 (GRnAB6) (n = 1, 2) 2519
50.2.21 Graphic n Alpha Blending Control Register 7 (GRnAB7) (n = 1, 2) 2521
50.2.22 Graphic n Alpha Blending Control Register 8 (GRnAB8) (n = 1, 2) 2522
50.2.23 Graphic n Alpha Blending Control Register 9 (GRnAB9) (n = 1, 2) 2523
50.2.24 Graphic n Background Color Control Register (GRnBASE) (n = 1, 2) 2524
50.2.25 Graphic n CLUT/Interrupt Control Register (GRnCLUTINT) (n = 1, 2) 2525
50.2.26 Graphic n Status Monitor Register (GRnMON) (n = 1, 2) 2526
50.2.27 Gamma Correction x Block Register Update Control Register (GAMxVEN) (x = G, B, R) 2527
50.2.28 Gamma Correction Block Function Switch Register (GAMSW) 2528
50.2.29 Gamma Correction x Table Setting Register 1 (GAMxLUT1) (x = G, B, R) 2529
50.2.30 Gamma Correction x Table Setting Register 2 (GAMxLUT2) (x = G, B, R) 2531
50.2.31 Gamma Correction x Table Setting Register 3 (GAMxLUT3) (x = G, B, R) 2532
50.2.32 Gamma Correction x Table Setting Register 4 (GAMxLUT4) (x = G, B, R) 2533
50.2.33 Gamma Correction x Table Setting Register 5 (GAMxLUT5) (x = G, B, R) 2534
50.2.34 Gamma Correction x Table Setting Register 6 (GAMxLUT6) (x = G, B, R) 2535
50.2.35 Gamma Correction x Table Setting Register 7 (GAMxLUT7) (x = G, B, R) 2536
50.2.36 Gamma Correction x Table Setting Register 8 (GAMxLUT8) (x = G, B, R) 2537
50.2.37 Gamma Correction x Area Setting Register 1 (GAMxAREA1) (x = G, B, R) 2538
50.2.38 Gamma Correction x Area Setting Register 2 (GAMxAREA2) (x = G, B, R) 2539
50.2.39 Gamma Correction x Area Setting Register 3 (GAMxAREA3) (x = G, B, R) 2539
50.2.40 Gamma Correction x Area Setting Register 4 (GAMxAREA4) (x = G, B, R) 2540
50.2.41 Gamma Correction x Area Setting Register 5 (GAMxAREA5) (x = G, B, R) 2540
50.2.42 Output Control Block Register Update Control Register (OUTVEN) 2541

50.2.43 Output Interface Register (OUTSET) 2542
50.2.44 Brightness Adjustment Register 1 (BRIGHT1) 2544
50.2.45 Brightness Adjustment Register 2 (BRIGHT2) 2545
50.2.46 Contrast Adjustment Register (CONTRAST) 2546
50.2.47 Panel Dither Control Register (PANELDTHA) 2547
50.2.48 Output Phase Control Register (CLKPHASE) 2550
50.2.49 Reference Timing Setting Register (TCONTIM) 2551
50.2.50 Vertical Timing Setting Register y1 (TCONSTVy1) (y = A, B) 2553
50.2.51 Vertical Timing Setting Register y2 (TCONSTVy2) (y = A, B) 2554
50.2.52 Horizontal Timing Setting Register y1 (TCONSTHy1) (y = A, B) 2555
50.2.53 Horizontal Timing Setting Register y2 (TCONSTHy2) (y = A, B) 2556
50.2.54 Data Enable Polarity Setting Register (TCONDE) 2557
50.2.55 Status Detection Control Register (DTCTEN) 2558
50.2.56 Interrupt Request Enable Control Register (INTEN) 2559
50.2.57 Detected Status Clear Register (STCLR) 2560
50.2.58 Detected Status Monitor Register (STMON) 2561
50.2.59 Panel Clock Control Register (PANELCLK) 2562
50.3 Operation 2564
50.3.1 Overall Controls 2564
50.3.1.1 Start of Operation 2565
50.3.1.2 Rewriting Registers During Operations 2566
50.3.1.3 Stopping and restarting in normal operation 2567
50.3.1.4 Restarting in abnormal operation 2568
50.3.2 Screen Definition 2569
50.3.3 Status Detection and Interrupts 2570
50.3.3.1 Graphic n Underflow Detection (n = 1, 2) 2570
50.3.3.2 Specified Line Detection 2570
50.3.3.3 Interrupts 2570
50.4 Usage Notes 2571
50.4.1 Setting the Priority Order of the Bus Masters 2571
51. 2D Drawing Engine (DRW2D) 2572
51.1 Overview 2572
51.2 Register Descriptions 2575
51.2.1 Geometry Control Register (CONTROL) 2575
51.2.2 Surface Control Register (CONTROL2) 2577
51.2.3 Interrupt Control Register (IRQCTL) 2579
51.2.4 Cache Control Register (CACHECTL) 2580
51.2.5 Status Register (STATUS) 2581
51.2.6 Hardware Version Register (HWVER) 2582
51.2.7 Base Color Register (COLOR1) 2583
51.2.8 Secondary Color Register (COLOR2) 2583

51.2.9 Pattern Register (PATTERN) 2584
51.2.10 Limiter n Start Value Register (LnSTART) (n = 1 to 6) 2584
51.2.11 Limiter n X-Axis Increment Register (LnXADD) (n = 1 to 6) 2585
51.2.12 Limiter n Y-Axis Increment Register (LnYADD) (n = 1 to 6) 2585
51.2.13 Limiter m Band Width Parameter Register (LmBAND) (m = 1, 2) 2586
51.2.14 Texture Base Address Register (TEXORG) 2586
51.2.15 Texels Per Texture Line Register (TEXPITCH) 2587
51.2.16 Texture Mask Register (TEXMSK) 2587
51.2.17 U Limiter Start Value Register (LUST) 2588
51.2.18 U Limiter X-Axis Increment Register (LUXADD) 2588
51.2.19 U Limiter Y-Axis Increment Register (LUYADD) 2589
51.2.20 V Limiter Start Value Integer Part Register (LVSTI) 2589
51.2.21 V Limiter Start Value Fractional Part Register (LVSTF) 2590
51.2.22 V Limiter X-Axis Increment Integer Part Register (LVXADDI) 2590
51.2.23 V Limiter Y-Axis Increment Integer Part Register (LVYADDI) 2591
51.2.24 V Limiter Increment Fractional Parts Register (LVYXADDF) 2591
51.2.25 CLUT Start Address Register (TEXCLADDR) 2592
51.2.26 CLUT Data Register (TEXCLDATA) 2592
51.2.27 CLUT Offset Register (TEXCLOFST) 2593
51.2.28 Chroma Key Register (COLKEY) 2593
51.2.29 Bounding Box Dimension Register (SIZE) 2594
51.2.30 Frame Buffer Pitch Register (PITCH) 2594
51.2.31 Frame Buffer Base Address Register (ORIGIN) 2595
51.2.32 Display List Start Address Register (DLISTST) 2595
51.2.33 Performance Counters Control Register (PERFTRG) 2596
51.2.34 Performance Counter k (PERFCNTk) (k = 1, 2) 2596
51.3 Drawing Features 2597
51.3.1 Drawing Features Summary 2597
51.3.1.1 Color Formats 2597
51.3.1.2 Vector Drawing Features 2597
51.3.1.3 BitBLT Features 2597
51.3.2 Vector Drawing 2598
51.4 Rendering Modes 2599
51.4.1 Register Mode 2599
51.4.2 Display List Mode 2599
51.5 Interrupts 2600
51.5.1 Interrupt Sources 2600
51.5.2 Interrupt Control 2600
51.6 Usage Notes 2601
51.6.1 Notes for Endian Setting 2601
51.6.2 DRW2D Library 2601

52. Boundary Scan 2602
52.1 Overview 2602
52.2 Register Descriptions 2603
52.2.1 Instruction Register (JTIR) 2604
52.2.2 ID Code Register (JTIDR) 2604
52.2.3 Bypass Register (JTBPR) 2605
52.2.4 Boundary Scan Register (JTBSR) 2605
52.3 Operations 2621
52.3.1 TAP Controller 2621
52.3.2 List of Commands 2622
52.4 Usage Notes 2623
53. Trusted Secure IP (TSIP) 2625
53.1 Overview 2625
53.2 Operation 2627
53.2.1 Operating Modes and State Transitions 2627
53.2.2 Encryption Engine 2628
53.2.3 Key Installation 2629
53.2.4 Encryption and Decryption 2630
53.2.5 Generating Key Generation Information (by Using Random Numbers) 2633
53.2.6 Random Number Generation 2633
53.3 Interrupt 2634
53.4 Usage Notes 2634
53.4.1 Standby Mode 2634
53.4.2 Setting the Module Stop Function 2634
53.4.3 Trusted Secure IP Library 2634
54. 12-Bit A/D Converter (S12ADFa) 2635
54.1 Overview 2635
54.2 Register Descriptions 2642
54.2.1 A/D Data Registers y (ADDRy) (y = 0 to 20),
A/D Data Duplication Register (ADDBLDR),
A/D Data Duplication Register A (ADDBLDRA),
A/D Data Duplication Register B (ADDBLDRB),
A/D Temperature Sensor Data Register (ADTSDR),
A/D Internal Reference Voltage Data Register (ADOCDR) 2642
54.2.2 A/D Self-Diagnosis Data Register (ADRD) 2645
54.2.3 A/D Control Register (ADCSR) 2646
54.2.4 A/D Channel Select Register A0 (ADANSA0) 2651
54.2.5 A/D Channel Select Register A1 (ADANSA1) 2653
54.2.6 A/D Channel Select Register B0 (ADANSB0) 2654
54.2.7 A/D Channel Select Register B1 (ADANSB1) 2656
54.2.8 A/D Channel Select Register C0 (ADANSC0) 2657
54.2.9 A/D Channel Select Register C1 (ADANSC1) 2659
54.2.10 A/D-Converted Value Addition/Average Function Channel Select Register 0 (ADADS0) .. 2660

54.2.11 A/D-Converted Value Addition/Average Function Channel Select Register 1 (ADADS1) .. 2662
54.2.12 A/D-Converted Value Addition/Average Count Select Register (ADADC) 2664
54.2.13 A/D Control Extended Register (ADCER) 2665
54.2.14 A/D Conversion Start Trigger Select Register (ADSTRGR) 2667
54.2.15 A/D Conversion Extended Input Control Register (ADEXICR) 2670
54.2.16 A/D Group C Extended Input Control Register (ADGCEXCR) 2672
54.2.17 A/D Group C Trigger Select Register (ADGCTRGR) 2673
54.2.18 A/D Sampling State Register n (ADSSTRn) (n = 0 to 15, L, T, O) 2675
54.2.19 A/D Sample-and-Hold Circuit Control Register (ADSHCR) 2677
54.2.20 A/D Sample-and-Hold Operating Mode Select Register (ADSHMSR) 2678
54.2.21 A/D Disconnection Detection Control Register (ADDISCR) 2679
54.2.22 A/D Group Scan Priority Control Register (ADGSPCR) 2680
54.2.23 A/D Comparison Function Control Register (ADCMPCR) 2682
54.2.24 A/D Comparison Function Window A Channel Select Register 0 (ADCMPANSR0) 2684
54.2.25 A/D Comparison Function Window A Channel Select Register 1 (ADCMPANSR1) 2686
54.2.26 A/D Comparison Function Window A Extended Input Select Register (ADCMPANSER) . 2687
54.2.27 A/D Comparison Function Window A Comparison Condition Setting Register 0 (ADCMPLR0) 2688
54.2.28 A/D Comparison Function Window A Comparison Condition Setting Register 1 (ADCMPLR1) 2691
54.2.29 A/D Comparison Function Window A Extended Input Comparison Condition Setting Register (ADCMPLER) 2692
54.2.30 A/D Comparison Function Window A Lower Level Setting Register (ADCMPDR0) 2693
54.2.31 A/D Comparison Function Window A Upper Level Setting Register (ADCMPDR1) 2696
54.2.32 A/D Comparison Function Window A Channel Status Register 0 (ADCMPSR0) 2699
54.2.33 A/D Comparison Function Window A Channel Status Register 1 (ADCMPSR1) 2701
54.2.34 A/D Comparison Function Window A Extended Input Channel Status Register (ADCMPSER) 2702
54.2.35 A/D Comparison Function Window A/B Status Monitoring Register (ADWINMON) 2703
54.2.36 A/D Comparison Function Window B Channel Select Register (ADCMPBNSR) 2704
54.2.37 A/D Comparison Function Window B Lower Level Setting Register (ADWINLLB) 2707
54.2.38 A/D Comparison Function Window B Upper Level Setting Register (ADWINULB) 2710
54.2.39 A/D Comparison Function Window B Channel Status Register (ADCMPBSR) 2712
54.2.40 A/D Conversion Time Setting Register (ADSAM) 2714
54.2.41 A/D Conversion Time Setting Protection Release Register (ADSAMPR) 2715
54.3 Operation 2716
54.3.1 Scanning Operation 2716
54.3.2 Single Scan Mode 2717
54.3.2.1 Basic Operation (Without Channel-Dedicated Sample-and-Hold Circuits) 2717
54.3.2.2 Basic Operation (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled) 2718
54.3.2.3 Basic Operation (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Enabled) 2719

54.3.2.4 Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits) ... 2720
54.3.2.5 Channel Selection and Self-Diagnosis (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled) ... 2721
54.3.2.6 Channel Selection and Self-Diagnosis (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Enabled) ... 2722
54.3.2.7 A/D Conversion With Temperature Sensor Output/Internal Reference Voltage Selected ... 2723
54.3.2.8 A/D Conversion in Double Trigger Mode ... 2724
54.3.2.9 A/D Conversion in Extended Double Trigger Mode ... 2725
54.3.3 Continuous Scan Mode ... 2727
54.3.3.1 Basic Operation (Without Channel-Dedicated Sample and-Hold Circuits) ... 2727
54.3.3.2 Basic Operation (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled) ... 2728
54.3.3.3 Basic Operation (with Channel Sample-and-Hold Circuits, with Constant Sampling Enabled) ... 2729
54.3.3.4 Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits) ... 2730
54.3.3.5 Channel Selection and Self-Diagnosis (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled) ... 2731
54.3.3.6 Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled) ... 2732
54.3.3.7 A/D Conversion With Temperature Sensor Output/Internal Reference Voltage Selected ... 2734
54.3.4 Group Scan Mode ... 2735
54.3.4.1 Basic Operation ... 2735
54.3.4.2 A/D Conversion in Double Trigger Mode ... 2736
54.3.4.3 Operation under Group Priority Control ... 2738
54.3.5 Extended Analog Input ... 2757
54.3.5.1 Usage of ANEX1 ... 2757
54.3.6 Comparison Function (Windows A/B) ... 2759
54.3.6.1 Comparison Function Windows A/B ... 2759
54.3.6.2 Restrictions on Comparison Function ... 2760
54.3.7 Analog Input Sampling Time and Scan Conversion Time ... 2761
54.3.7.1 Timing of Suspension and Starting of Scanning in Operation under Group Priority Control ... 2764
54.3.8 Usage Example of A/D Data Register Automatic Clearing Function ... 2765
54.3.9 A/D-Converted Value Addition/Average Mode ... 2765
54.3.10 Disconnection Detection Assist Function ... 2765
54.3.11 Starting A/D Conversion with Asynchronous Trigger ... 2767
54.3.12 Starting A/D Conversion with Synchronous Trigger from Peripheral Module ... 2767
54.4 Interrupt Sources and DTC/DMAC Transfer Requests ... 2768
54.4.1 Interrupt Requests ... 2768
54.4.2 Scan Complete Event Output to ELC ... 2768

54.5 Allowable Impedance of Signal Source ... 2768
54.6 Usage Notes ... 2770
54.6.1 Notes on Reading Data Registers ... 2770
54.6.2 Notes on Stopping A/D Conversion ... 2770
54.6.2.1 Procedure of Stopping A/D Conversion ... 2770
54.6.2.2 Notes on Modes and Status Bits ... 2772
54.6.3 A/D Conversion Restarting Timing and Termination Timing ... 2773
54.6.4 Notes on Scan End Interrupt Handling ... 2773
54.6.5 Module Stop Function Setting ... 2773
54.6.6 Notes on Entering Low Power Consumption States ... 2773
54.6.7 Notes on Canceling Software Standby Mode ... 2773
54.6.8 Pin Setting When Using the 12-bit A/D Converter ... 2773
54.6.9 Caution When Using an External Bus ... 2774
54.6.10 Error in Absolute Accuracy When Disconnection Detection Assistance is in Use ... 2774
54.6.11 Voltage Range of Analog Power Supply Pins ... 2774
54.6.12 Notes on Board Design ... 2775
54.6.13 Notes on Noise Prevention ... 2775
55. 12-Bit D/A Converter (R12DAa) ... 2776
55.1 Overview ... 2776
55.2 Register Descriptions ... 2777
55.2.1 D/A Data Register m (DADRm) (m = 0, 1) ... 2777
55.2.2 D/A Control Register (DACR) ... 2778
55.2.3 Data Register Format Select Register (DADPR) ... 2779
55.2.4 D/A A/D Synchronous Start Control Register (DAADSCR) ... 2780
55.2.5 D/A Output Amplifier Control Register (DAAMPCR) ... 2781
55.2.6 D/A Output Amplifier Stabilization Wait Control Register (DAASWCR) ... 2782
55.2.7 D/A A/D Synchronous Unit Select Register (DAADUSR) ... 2783
55.3 Operation ... 2784
55.3.1 Measure against Interference between D/A and A/D Conversion ... 2785
55.4 Event Link Operation Setting Procedure ... 2786
55.5 Usage Notes on Event Link Operation ... 2786
55.6 Usage Notes ... 2787
55.6.1 Module Stop Function Setting ... 2787
55.6.2 Operation of the D/A Converter in Module Stop State ... 2787
55.6.3 Operation of the D/A Converter in Software Standby Mode ... 2787
55.6.4 Note on Entering Deep Software Standby Mode ... 2787
55.6.5 Initial Setting Procedure when the Output Buffer Amplifier is Used ... 2787
55.6.6 Note on Usage When Measure against Interference between D/A and A/D Conversion is Enabled ... 2788
56. Temperature Sensor (TEMPS) ... 2789
56.1 Overview ... 2789

56.2 Register Descriptions ... 2790
56.2.1 Temperature Sensor Control Register (TSCR) ... 2790
56.2.2 Temperature Sensor Calibration Data Register (TSCDR) ... 2790
56.3 Using the Temperature Sensor ... 2791
56.3.1 Preparation for Using the Temperature Sensor ... 2791
56.3.2 Setting of 12-Bit A/D Converter Unit 1 ... 2793
56.3.3 Procedure for Using the Temperature Sensor ... 2794
56.3.4 Timing of A/D Conversion of Temperature Sensor Output ... 2795
56.4 Usage Note ... 2795
56.4.1 Module-Stop Function Setting ... 2795
57. Data Operation Circuit (DOC) ... 2796
57.1 Overview ... 2796
57.2 Register Descriptions ... 2797
57.2.1 DOC Control Register (DOCR) ... 2797
57.2.2 DOC Data Input Register (DODIR) ... 2798
57.2.3 DOC Data Setting Register (DODSR) ... 2798
57.3 Operation ... 2799
57.3.1 Data Comparison Mode ... 2799
57.3.2 Data Addition Mode ... 2800
57.3.3 Data Subtraction Mode ... 2801
57.4 Interrupt Requests ... 2801
57.5 Event Link Output ... 2802
57.5.1 Interrupt Handling and Event Linking ... 2802
57.6 Usage Note ... 2802
57.6.1 Module Stop Function Setting ... 2802
58. RAM ... 2803
58.1 Overview ... 2803
58.2 Register Descriptions ... 2804
58.2.1 RAM Operating Mode Control Register (RAMMODE) ... 2804
58.2.2 RAM Error Status Register (RAMSTS) ... 2804
58.2.3 RAM Error Address Capture Register (RAMECAD) ... 2805
58.2.4 RAM Protection Register (RAMPRCR) ... 2805
58.2.5 Expansion RAM Operating Mode Control Register (EXRAMMODE) ... 2806
58.2.6 Expansion RAM Error Status Register (EXRAMSTS) ... 2806
58.2.7 Expansion RAM Error Address Capture Register (EXRAMECAD) ... 2807
58.2.8 Expansion RAM Protection Register (EXRAMPRCR) ... 2807
58.2.9 ECCRAM Operating Mode Control Register (ECCRAMMODE) ... 2808
58.2.10 ECCRAM 2-Bit Error Status Register (ECCRAM2STS) ... 2808
58.2.11 ECCRAM 1-Bit Error Information Update Enable Register (ECCRAM1STSEN) ... 2809
58.2.12 ECCRAM 1-Bit Error Status Register (ECCRAM1STS) ... 2809
58.2.13 ECCRAM Protection Register (ECCRAMPRCR) ... 2810

58.2.14 ECCRAM 2-Bit Error Address Capture Register (ECCRAM2ECAD) 2810
58.2.15 ECCRAM 1-Bit Error Address Capture Register (ECCRAM1ECAD) 2811
58.2.16 ECCRAM Protection Register 2 (ECCRAMPRCR2) 2811
58.2.17 ECCRAM Test Control Register (ECCRAMETST) 2812
58.3 Operation 2813
58.3.1 Correction of ECC Errors 2813
58.3.1.1 ECC Enabled and Error Checking Selected 2813
58.3.1.2 ECC Enabled and Error Checking not Selected 2813
58.3.2 Parity Checking 2813
58.3.3 RAM Error Interrupt Function 2814
58.3.4 Interrupt Source 2814
58.3.5 ECC Decoder Testing 2815
58.4 Usage Notes 2816
58.4.1 Low Power Consumption Function 2816
58.4.2 Notes on Using Error Checking of RAM, Expansion RAM and ECCRAM 2816
58.4.3 Notes on Self-Diagnosis of the RAM 2816
59. Standby RAM 2817
59.1 Overview 2817
59.2 Operation 2817
59.2.1 Data Retention 2817
59.2.2 Low Power Consumption Function 2817
60. Flash Memory (FLASH) 2818
60.1 Overview 2818
60.2 Hardware Interface Area 2820
60.3 Structure of Memory 2821
60.4 Register Descriptions 2825
60.4.1 ROM Cache Enable Register (ROMCE) 2825
60.4.2 ROM Cache Invalidate Register (ROMCIV) 2825
60.4.3 Non-Cacheable Area n Address Register (NCRGn) (n = 0, 1) 2826
60.4.4 Non-Cacheable Area n Setting Register (NCRCn) (n = 0, 1) 2827
60.4.5 Flash P/E Protect Register (FWEPROR) 2828
60.4.6 Flash Access Status Register (FASTAT) 2829
60.4.7 Flash Access Error Interrupt Enable Register (FAEINT) 2830
60.4.8 Flash Ready Interrupt Enable Register (FRDYIE) 2831
60.4.9 FACI Command Start Address Register (FSADDR) 2832
60.4.10 FACI Command End Address Register (FEADDR) 2833
60.4.11 Flash Status Register (FSTATR) 2834
60.4.12 Flash P/E Mode Entry Register (FENTRYR) 2838
60.4.13 Flash Sequencer Set-Up Initialization Register (FSUINITR) 2840
60.4.14 FACI Command Register (FCMDR) 2841
60.4.15 Data Flash Blank Check Control Register (FBCCNT) 2842

60.4.16 Data Flash Blank Check Status Register (FBCSTAT) 2842
60.4.17 Data Flash Programming Start Address Register (FPSADDR) 2843
60.4.18 Flash Sequencer Processing Switching Register (FCPSR) 2844
60.4.19 Flash Sequencer Processing Clock Frequency Notification Register (FPCKAR) 2845
60.4.20 Flash Access Window Monitor Register (FAWMON) 2846
60.4.21 Start-Up Area Control Register (FSUACR) 2847
60.4.22 Data Flash Memory Access Frequency Setting Register (EEPFCLK) 2848
60.4.23 Unique ID Register n (UIDRn) (n = 0 to 3) 2848
60.5 Operating Modes Associated with Flash Memory 2849
60.6 Operating Modes of the Flash Sequencer 2850
60.7 Overview of Functions 2851
60.7.1 ROM Cache 2851
60.7.1.1 Setting Non-Cacheable Area 2851
60.7.2 Methods of Programming/Erasure 2852
60.7.3 Security Functions 2854
60.8 FACI Commands 2855
60.8.1 List of FACI Commands 2855
60.8.2 Relationship between the Flash Sequencer State and FACI Commands 2856
60.8.3 Usage of FACI Commands 2858
60.8.3.1 Transition to Code Flash Memory P/E Mode 2858
60.8.3.2 Transition to Data Flash Memory P/E Mode 2858
60.8.3.3 Transition to Read Mode 2859
60.8.3.4 Overview Flow when FACI Command is Used 2860
60.8.3.5 Recovery from the Command-Locked State 2861
60.8.3.6 Programming Command 2862
60.8.3.7 Block Erase Command 2864
60.8.3.8 Multi-Block Erase Command 2865
60.8.3.9 P/E Suspend Command 2866
60.8.3.10 P/E Resume Command 2871
60.8.3.11 Status Clear Command 2872
60.8.3.12 Forced Stop Command 2873
60.8.3.13 Blank Check Command 2874
60.8.3.14 Configuration Set Command 2876
60.9 Suspend Operation 2877
60.10 Protection Functions 2878
60.10.1 Software Protection 2878
60.10.1.1 Protection through FWEPROR 2878
60.10.1.2 Protection through FENTRYR 2878
60.10.2 Error Protection 2878
60.10.3 Start-Up Program Protection 2881
60.10.4 Protection by Area Protection 2885

60.10.5 Dual Bank Function 2886
60.10.5.1 Switching Bank Modes 2886
60.10.5.2 Selecting the Startup Bank 2887
60.11 Boot Mode 2889
60.11.1 Boot Mode (for the SCI Interface) 2889
60.11.2 Boot Mode (for the USB Interface) 2890
60.11.3 Boot Mode (FINE Interface) 2891
60.11.3.1 Operating Conditions in Boot Mode (FINE Interface) 2891
60.12 ID Code Protection on Connection of the On-Chip Debugger 2892
60.13 ID Code Protection against Incorrect Serial Programming 2892
60.14 ROM Code Protection 2892
60.15 Boot Mode Communications Protocol 2893
60.15.1 How to Start the Chip Up in Boot Mode 2893
60.15.2 State Transitions in Boot Mode 2894
60.15.2.1 State Transitions in Boot Mode (for the SCI Interface) 2894
60.15.2.2 State Transitions in Boot Mode (for the USB Interface) 2897
60.15.3 Automatic Adjustment of the Bit Rate 2900
60.15.4 Packet Format 2901
60.15.5 Communications Establishment Phase 2902
60.15.6 Command Waiting Phase 2903
60.15.7 Command Transfer Sequence 2904
60.15.8 Non-supported Commands 2906
60.15.9 Device Type Acquisition Command 2907
60.15.10 Endian Notification Command 2909
60.15.11 Frequency Setting Command 2910
60.15.12 Bit-Rate Setting Command 2912
60.15.13 Synchronization Command 2914
60.15.14 ID Authentication Mode Acquisition Command 2915
60.15.15 Serial Programming ID Code Check Command 2916
60.15.16 Blank Check Command 2917
60.15.17 Block Erase Command 2918
60.15.18 Area Erase Command 2919
60.15.19 Programming Command 2920
60.15.20 Read Command 2923
60.15.21 Configuration Clearing Command 2925
60.15.22 Simple Addition Checksum Command 2926
60.15.23 Configuration Programming Command 2928
60.15.24 Configuration Reading Command 2931
60.15.25 Acquisition of the Number of the Area Information Command 2933
60.15.26 Area Information Acquisition Command 2934
60.15.27 Usage Example 2937

60.16 Using the Serial Programmer for Rewriting 2939
60.16.1 Environments for Serial Programming 2939
60.17 Programming through Self-Programming 2940
60.17.1 Overview 2940
60.17.2 Background Operation 2941
60.18 Reading Flash Memory 2942
60.18.1 Reading Code Flash Memory 2942
60.18.2 Reading Data Flash Memory 2942
60.19 Trusted Memory 2942
60.19.1 Allocating Program Code to the TM Area 2943
60.19.2 How to Enable the TM Function 2943
60.19.2.1 By Self-Programming 2943
60.19.2.2 By Using Boot Mode 2945
60.19.3 How to Disable the TM function 2946
60.19.4 Notes on Enabling the TM function 2947
60.19.4.1 Protection against Access to the TM Areas 2947
60.19.4.2 Further Writing to the TM Areas 2947
60.19.4.3 Executing the Configuration Clearing Command 2947
60.19.4.4 When the MPU Setting is for Access to the TM Areas 2947
60.19.4.5 FACI Block Erase Command for the TM Areas 2947
60.19.4.6 Conditions for Correct Operation of the TM Function 2947
60.20 Usage Notes 2948
61. Electrical Characteristics 2950
61.1 Absolute Maximum Ratings 2950
61.2 Recommended Operating Conditions 2951
61.3 DC Characteristics 2952
61.4 AC Characteristics 2957
61.4.1 Reset Timing 2959
61.4.2 Clock Timing 2960
61.4.3 Timing of Recovery from Low Power Consumption Modes 2966
61.4.4 Control Signal Timing 2969
61.4.5 Bus Timing 2970
61.4.6 EXDMAC Timing 2983
61.4.7 Timing of On-Chip Peripheral Modules 2984
61.4.7.1 I/O Port 2984
61.4.7.2 TPU 2985
61.4.7.3 TMR 2986
61.4.7.4 CMTW 2986
61.4.7.5 MTU 2987
61.4.7.6 POE 2988
61.4.7.7 POEG 2990

61.4.7.8 GPTW ... 2992
61.4.7.9 SCI ... 2993
61.4.7.10 RIIC ... 2999
61.4.7.11 RSPI ... 3001
61.4.7.12 QSPI ... 3006
61.4.7.13 SSIE ... 3008
61.4.7.14 PMGI ... 3010
61.4.7.15 MMC ... 3011
61.4.7.16 SDHI ... 3012
61.4.7.17 ETHERC ... 3013
61.4.7.18 PDC ... 3018
61.4.7.19 GLCDC ... 3020
61.4.7.20 A/D Converter Trigger ... 3022
61.4.7.21 CAC ... 3023
61.5 USB Characteristics ... 3024
61.6 A/D Conversion Characteristics ... 3026
61.7 D/A Conversion Characteristics ... 3028
61.8 Temperature Sensor Characteristics ... 3028
61.9 Power-on Reset Circuit and Voltage Detection Circuit Characteristics ... 3029
61.10 Oscillation Stop Detection Timing ... 3032
61.11 Battery Backup Function Characteristics ... 3033
61.12 Flash Memory Characteristics ... 3034
61.13 Boundary Scan ... 3037
Appendix 1. Port States in Each Processing Mode ... 3039
Appendix 2. Package Dimensions ... 3045
REVISION HISTORY ... 3051

120-MHz 32-bit RX MCU, on-chip double-precision FPU, 698 CoreMark, up to 4-MB flash memory (supportive of the dual bank function), 1-MB SRAM, various communications interfaces including Ethernet MAC, SD host interface, quad SPI, and CAN, 12-bit A/D converter, RTC, Encryption functions (optional), Serial sound interface, CMOS camera interface, Graphic-LCD controller, 2D drawing engine

Features

■ 32-bit RXv3 CPU core
- Maximum operating frequency: 120 MHz
  Capable of 698 CoreMark in operation at 120 MHz
- Double-precision 64-bit IEEE-754 floating point
- A collective register bank save function is available.
- Supports the memory protection unit (MPU)
- JTAG and FINE (one-line) debugging interfaces

■ Low-power design and architecture
- Operation from a single 2.7- to 3.6-V supply
- RTC is capable of operation from a dedicated power supply.
- Four low-power modes

■ On-chip code flash memory
- Supports versions with up to 4 Mbytes of ROM
- Read cycle of 8.3 ns in operation at 120-MHz with no access wait cycles
- User code is programmable by on-board or off-board programming.
- Programming/erasing as background operations (BGOs)
- A dual-bank structure allows exchanging the start-up bank.

■ On-chip data flash memory
- 32 Kbytes, reprogrammable up to 100,000 times
- Programming/erasing as background operations (BGOs)

■ On-chip SRAM
- 1 Mbyte of SRAM (no wait states)
- 32 Kbytes of RAM with ECC (single error correction/double error detection)
- 8 Kbytes of standby RAM (backup on deep software standby)

■ Data transfer
- DMACAa: 8 channels
- DTCb: 1 channel
- EXDMAC: 2 channels
- DMAC for the Ethernet controller: 1 channel


■ Reset and supply management
- Power-on reset (POR)
- Low voltage detection (LVD) with voltage settings

■ Clock functions
- External crystal resonator or internal PLL for operation at 8 to 24 MHz
- PLL for specific purposes
- Internal 240-kHz LOCO and HOCO selectable from 16, 18, and 20 MHz
- 120-kHz clock for the IWDTa

■ Real-time clock
- Adjustment functions (30 seconds, leap year, and error)
- Real-time clock counting and binary counting modes are selectable
- Time capture function
  (for capturing times in response to event-signal input)

■ Independent watchdog timer
- 120-kHz clock operation

■ Useful functions for IEC60730 compliance
- Oscillation-stoppage detection, frequency measurement, CRCA, IWDTa, self-diagnostic function for the A/D converter, etc.
- Register write protection function can protect values in important registers against overwriting.



■ Various communications interfaces
- Ethernet MAC (1 channel)
- PHY layer (1 channel) for host/function or OTG controller (1 channel) with full-speed USB 2.0 transfer
- CAN (compliant with ISO11898-1), incorporating 32 mailboxes (up to 3 channels)
- SCIj and SCIh with multiple functionalities (up to 8 channels)
  Choose from among asynchronous mode, clock-synchronous mode, smart-card interface mode, simplified SPI, simplified I^2C, and extended serial mode.
- SCIi with 16-byte transmission and reception FIFOs (up to 5 channels)
- I^2C bus interface for transfer at up to 1 Mbps (3 channels)
- Four-wire QSPI (1 channel) in addition to RSPIc (3 channels)
- Parallel data capture unit (PDC) for the CMOS camera interface (except for 100-pin products)
- Graphic-LCD controller (GLCDC)
- 2D drawing engine (DRW2D)
- SD host interface (1 channel) with a 1- or 4-bit SD bus for use with SD memory or SDIO
- MMCIF with 1-, 4-, or 8-bit transfer bus width

■ External address space
- Buses for full-speed data transfer (max. operating frequency of 80 MHz)
- 8 CS areas
- 8-, 16-, or 32-bit bus space is selectable per area
- Independent SDRAM area (128 Mbytes)

■ Up to 29 extended-function timers
- 32-bit GPTW (4 channels)
- 16-bit TPUa (6 channels), MTU3a (9 channels)
- 8-bit TMRa (4 channels), 16-bit CMT (4 channels), 32-bit CMTW (2 channels)

■ 12-bit A/D converter
- Two 12-bit units (8 channels for unit 0; 21 channels for unit 1)
- Self diagnosis, detection of analog input disconnection

■ 12-bit D/A converter: 2 channels

■ Temperature sensor for measuring temperature within the chip

■ Encryption functions (optional)
- AES (key lengths: 128, 192, and 256 bits)
- Trusted Secure IP (TSIP)

■ Up to 182 pins for general I/O ports
- 5-V tolerance, open drain, input pull-up, switchable driving ability

■ Operating temp. range
- D-version: –40°C to +85°C
- G-version: –40°C to +105°C

1. Overview

1.1 Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 give a comparison of the functions of products in different packages.
Table 1.1 is an outline of maximum specifications, and the peripheral modules and the number of channels of the modules differ depending on the number of pins on the package and the capacity of the code flash memory. For details, refer to Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/11)

Classification	Module/Function	Description
CPU	CPU	• Maximum operating frequency: 120 MHz • 32-bit RX CPU (RXv3) • Minimum instruction execution time: One instruction per state (cycle of the system clock) • Address space: 4-Gbyte linear • Register set of the CPU General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers Accumulator: Two 72-bit registers • 113 instructions Instructions installed as standard: 111 Basic instructions: 77 Single-precision floating-point operation instructions: 11 DSP instructions: 23 Instructions for register bank save function: 2 • Addressing modes: 11 • Data arrangement Instructions: Little endian Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32 × 32 → 64 bits • On-chip divider: 32 / 32 → 32 bits • Barrel shifter: 32 bits
	FPU	• Single-precision floating-point numbers (32 bits) and double-precision floating-point numbers (64 bits) • Data types and floating-point exceptions in conformance with the IEEE754 standard
	Double-precision floating point coprocessor	• Double-precision floating-point register set Double-precision floating-point data registers: 16, each with 64-bit width Double-precision floating-point control registers: Four, each with 32-bit width • Double-precision floating-point processing instructions: 21 • Notifying the interrupt controller of double-precision floating-point exceptions
	Register bank save function	• Fast collective saving and restoration of the values of CPU registers • 16 save register banks

Table 1.1 Outline of Specifications (2/11)

Classification	Module/Function	Description
Memory	Code flash memory	• Capacity: 2 Mbytes/4 Mbytes • ROM cache: 8 Kbytes • Up to 120 MHz, no-wait access • On-board programming: Four types • Off-board programming (parallel programmer mode) • Instructions are executable only for the program stored in the TM target area by using the Trusted Memory (TM) function and protection against data reading is realized. • A dual-bank structure allows programming during reading or exchanging the start-up areas
	Data flash memory	• Capacity: 32 Kbytes • Programming/erasing: 100,000 times
	Unique ID	• 16-byte unique ID for each device
	RAM	• Capacity: 512 Kbytes • Up to 120 MHz, no-wait access
	Expansion RAM	• Capacity: 512 Kbytes • Up to 120 MHz, no-wait access
	ECC RAM	• Capacity: 32 Kbytes • Up to 120 MHz, one-wait cycle access • SEC-DED (single-bit error correction and double-bit error detection)
	Standby RAM	• Capacity: 8 Kbytes • Operation synchronized with PCLKB: Up to 60 MHz, two-cycle access
Operating modes		• Operating modes by the mode-setting pins at the time of release from the reset state Single-chip mode Boot mode (for the SCI interface) Boot mode (for the USB interface) Boot mode (for the FINE interface) • Selection of operating mode by register setting Single-chip mode On-chip ROM disabled extended mode On-chip ROM enabled extended mode • Endian selectable
Clock	Clock generation circuit	• Main clock oscillator, sub-clock oscillator, low-speed/high-speed on-chip oscillator, PLL frequency synthesizer (two circuits), and IWDT-dedicated on-chip oscillator • The peripheral module clocks can be set to frequencies above that of the system clock. • Main-clock oscillation stoppage detection • Separate frequency-division and multiplication settings for the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD), flash-IF clock (FCLK) and external bus clock (BCLK) The CPU and other bus masters run in synchronization with the system clock (ICLK): Up to 120 MHz Peripheral modules of MTU, RSPI, SCIi, ETHERC, PMGI, EDMAC, GPTW, GLCDC, and DRW2D, run in synchronization with PCLKA, which operates at up to 120 MHz. Other peripheral modules run in synchronization with PCLKB: Up to 60 MHz ADCLK in the S12AD (unit 0) runs in synchronization with PCLKC: Up to 60 MHz ADCLK in the S12AD (unit 1) runs in synchronization with PCLKD: Up to 60 MHz Flash IF run in synchronization with the flash-IF clock (FCLK): Up to 60 MHz Devices connected to the external bus run in synchronization with the external bus clock (BCLK): Up to 80 MHz • The high-speed on-chip oscillator (HOCO) can be obtained through frequency-multiplication of the PLL or PPLL reference clock • External clock input frequency: 30 MHz (max) • Clock output function

Table 1.1 Outline of Specifications (3/11)

Classification	Module/Function	Description
Reset		Nine types of reset • RES# pin reset: Generated when the RES# pin is driven low. • Power-on reset: Generated when the RES# pin is driven high and VCC = AVCC0 = AVCC1 rises. • Voltage-monitoring 0 reset: Generated when VCC = AVCC0 = AVCC1 falls. • Voltage-monitoring 1 reset: Generated when VCC = AVCC0 = AVCC1 falls. • Voltage-monitoring 2 reset: Generated when VCC = AVCC0 = AVCC1 falls. • Deep software standby reset: Generated in response to an interrupt to trigger release from deep software standby. • Independent watchdog timer reset: Generated when the independent watchdog timer underflows, or a refresh error occurs. • Watchdog timer reset: Generated when the watchdog timer underflows, or a refresh error occurs. • Software reset: Generated by register setting.
Power-on reset		• If the RES# pin is at the high level when power is supplied, an internal reset is generated. After VCC = AVCC0 = AVCC1 has exceeded the voltage detection level and the specified period has elapsed, the reset is cancelled.
Voltage detection circuit (LVDA)		Monitors the voltage being input to the VCC = AVCC0 = AVCC1 pins and generates an internal reset or interrupt. • Voltage detection circuit 0 Capable of generating an internal reset The option-setting memory can be used to select enabling or disabling of the reset. Voltage detection level: Selectable from three different levels (2.94 V, 2.87 V, 2.80 V) • Voltage detection circuits 1 and 2 Voltage detection level: Selectable from three different levels (2.99 V, 2.92 V, 2.85 V) Digital filtering (1/2, 1/4, 1/8, and 1/16 LOCO frequency) Capable of generating an internal reset • Two types of timing are selectable for release from reset An internal interrupt can be requested. • Detection of voltage rising above and falling below thresholds is selectable. • Maskable or non-maskable interrupt is selectable Voltage detection monitoring Event linking
Low power consumption	Low power consumption function	• Module stop function • Four low power consumption modes Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode
	Battery backup function	• When the voltage on the VCC pin drops, battery power from the VBATT pin is supplied to keep the real-time clock (RTC) operating.
Interrupt	Interrupt controller (ICUD)	• Number of interrupt vectors: 256 • External interrupts: 16 (pins IRQ0 to IRQ15) • Software interrupts: 2 sources • Non-maskable interrupts: 8 sources • Sixteen levels specifiable for the order of priority • Method of interrupt source selection: The interrupt vectors consist of 256 vectors (128 sources are fixed. The remaining 128 vectors are selected from among the other 161 sources.)
External bus extension		• The external address space can be divided into eight areas (CS0 to CS7), each with independent control of access settings. Capacity of each area: 16 Mbytes (CS0 to CS7) A chip-select signal (CS0# to CS7#) can be output for each area. Each area is specifiable as an 8-, 16-, or 32-bit bus space. The data arrangement in each area is selectable as little or big endian (only for data). • SDRAM interface connectable • Bus format: Separate bus, multiplex bus • Wait control • Write buffer facility

Table 1.1 Outline of Specifications (4/11)

Classification	Module/Function	Description
DMA	DMA controller (DMACAa)	• 8 channels • Three transfer modes: Normal transfer, repeat transfer, and block transfer • Activation sources: Software trigger and interrupt requests from peripheral functions
	EXDMA controller (EXDMACa)	• 2 channels Four transfer modes: Normal transfer, repeat transfer, block transfer, and cluster transfer • Single-address transfer enabled with the EDACKn signal • Request sources: Software trigger, external DMA requests (EDREQn), and interrupt requests from peripheral functions
	Data transfer controller (DTCb)	• Three transfer modes: Normal transfer, repeat transfer, and block transfer • Request sources: External interrupts and interrupt requests from peripheral functions • Sequence transfer
I/O ports	Programmable I/O ports	• I/O ports for the 224-pin LFBGA I/O pins: 182 Input pin: 1 Pull-up resistors: 182 Open-drain outputs: 182 5-V tolerance: 19 • I/O ports for the 176-pin LFBGA and 176-pin LFQFP I/O pins: 136 Input pin: 1 Pull-up resistors: 136 Open-drain outputs: 136 5-V tolerance: 19 • I/O ports for the 145-pin TFLGA and 144-pin LFQFP I/O pins: 111 Input pin: 1 Pull-up resistors: 111 Open-drain outputs: 111 5-V tolerance: 18 • I/O ports for the 100-pin LFQFP I/O pins: 78 Input pin: 1 Pull-up resistors: 78 Open-drain outputs: 78 5-V tolerance: 17
Event link controller (ELC)		• Event signals such as interrupt request signals can be interlinked with the operation of functions such as timer counting, eliminating the need for intervention by the CPU to control the functions. • 123 internal event signals can be freely combined for interlinked operation with connected functions. • Event signals from peripheral modules can be used to change the states of output pins (of ports B and E). • Changes in the states of pins (of ports B and E) being used as inputs can be interlinked with the operation of peripheral modules.

Table 1.1 Outline of Specifications (5/11)

Classification	Module/Function	Description
Timers	16-bit timer pulse unit (TPUa)	• (16 bits × 6 channels) × 1 unit • Maximum of 16 pulse-input/output possible • Select from among seven or eight counter-input clock signals for each channel • Input capture/output compare function • Output of PWM waveforms in up to 15 phases in PWM mode • Support for buffered operation, phase-counting mode (two phase encoder input) and cascade-connected operation (32 bits × 2 channels) depending on the channel. • PPG output trigger can be generated • Capable of generating conversion start triggers for the A/D converters • Digital filtering of signals from the input capture pins • Event linking by the ELC
	Multifunction timer pulse unit (MTU3a)	• 9 channels (16 bits × 8 channels, 32 bits × 1 channel) • Maximum of 28 pulse-input/output and 3 pulse-input possible • Select from among 14 counter-input clock signals for each channel (PCLKA/1, PCLKA/2, PCLKA/4, PCLKA/8, PCLKA/16, PCLK/A32, PCLKA/64, PCLKA/256, PCLKA/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A) 14 of the signals are available for channel 0, 11 are available for channels 1, 3, 4, 6 to 8, 12 are available for channel 2, and 10 are available for channel 5. • Input capture function • 39 output compare/input capture registers • Counter clear operation (synchronous clearing by compare match/input capture) • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous register input/output by synchronous counter operation • Buffered operation • Support for cascade-connected operation • 43 interrupt sources • Automatic transfer of register data • Pulse output mode Toggle/PWM/complementary PWM/reset-synchronized PWM • Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0% to 100% Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. Double buffer configuration • Reset synchronous PWM mode Three phases of positive and negative PWM waveforms can be output with desired duty cycles. • Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2) • Counter functionality for dead-time compensation • Generation of triggers for A/D converter conversion • A/D converter start triggers can be skipped • Digital filter function for signals on the input capture and external counter clock pins • PPG output trigger can be generated • Event linking by the ELC
	Port output enable 3 (POE3a)	• Control of the high-impedance state of the MTU waveform output pins • 5 pins for input from signal sources: POE0#, POE4#, POE8#, POE10#, POE11# • Initiation on detection of short-circuited outputs (detection of simultaneous PWM output to the active level) • Initiation by oscillation-stoppage detection or software • Additional programming of output control target pins is enabled

Table 1.1 Outline of Specifications (6/11)

Classification	Module/Function	Description
Timers	General PWM timer (GPTW)	• 32 bits × 4 channels (GPTW0 to GPTW3) • Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable for all channels • Clock sources independently selectable for each channel • 2 input/output pins per channel • 2 output compare/input capture registers per channel • For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. • In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetrically PWM waveforms. • Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow) • Generation of dead times in PWM operation • Capable of synchronous start, stop, or clearing of counter for any channel • Capable of a start, stop, clearing, or up-/down-counting of the counter supporting input level comparison • Capable of a start, stop, clearing, or up-/down-counting of the counter supporting maximum of 4 external triggers • Output pin disabling function by a dead time error or a short circuit detection among output pins • Capable of generating conversion start triggers for the A/D converters as well as monitoring external pins for a start timing of conversion. • Capable of outputting events, such as compare-match from A to F and overflow/ underflow, to ELC • Capable of using noise filter of input capture
	Port output enable for GPTW (POEG)	• Controlling the output disable for GPTW waveform output • Initiation by input level detection of GTETRG pins • Initiation by output disable request from GPTW • Initiation by detection of oscillation stop or by software
	Programmable pulse generator (PPG)	• (4 bits × 4 groups) × 2 units • Pulse output with the MTU or TPU output as a trigger • Maximum of 32 pulse-output possible
	8-bit timers (TMR)	• (8 bits × 2 channels) × 2 units • Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8, PCLKB/32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal • Capable of output of pulse trains with desired duty cycles or of PWM signals • The 2 channels of each unit can be cascaded to create a 16-bit timer • Generation of triggers for A/D converter conversion • Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12 • Event linking by the ELC
	Compare match timer (CMT)	• (16 bits × 2 channels) × 2 units • Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512)
	Compare match timer W (CMTW)	• (32 bits × 1 channel) × 2 units • Compare-match, input-capture input, and output-comparison output are available. • Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512) • Interrupt requests can be output in response to compare-match, input-capture, and output-comparison events. • Event linking by the ELC
	Realtime clock (RTCd)*1	• Clock sources: Main clock, sub-clock • Selection of the 32-bit binary count in time count/second unit possible • Clock and calendar functions • Interrupt sources: Alarm interrupt, periodic interrupt, and carry interrupt • Battery backup operation • Time-capture facility for three values • Event linking by the ELC
	Watchdog timer (WDTA)	• 14 bits × 1 channel • Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128, PCLKB/512, PCLKB/2048, PCLKB/8192)

Table 1.1 Outline of Specifications (7/11)

Classification	Module/Function	Description
Timers	Independent watchdog timer (IWDTa)	• 14 bits × 1 channel • Counter-input clock: IWDT-dedicated on-chip oscillator • Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256 • Window function: The positions where the window starts and ends are specifiable (the window defines the timing with which refreshing is enabled and disabled). • Event linking by the ELC
Communication function	Ethernet controller (ETHERC)	• 1 channel • Input and output of Ethernet/IEEE 802.3 frames • Transfer at 10 or 100 Mbps • Full- and half-duplex modes • MII (Media Independent Interface) and RMII (Reduced Media Independent Interface) as defined in IEEE 802.3u • Detection of Magic Packets™*2 or output of a “wake-on-LAN” signal (WOL) • Compliance with flow control as defined in IEEE 802.3x standards
	PHY management interface (PMGI)	• 1 channel • This module is compliant with the MII (Media Independent Interface) as defined in the IEEE 802.3u standard. • Transmission and reception of management frames through PHY-LSI chips having an MII or RMII interface is supported. • Alleviates load on the CPU by shifting it to dedicated hardware • The timing of management data is adjustable. • Preambles can be deleted.
	DMA controller for ethernet controller (EDMACa)	• 1 channel For ETHERC: 1 channel • Alleviation of CPU load by the descriptor control method • Transmission FIFO: 2 Kbytes; Reception FIFO: 2 Kbytes
	USB 2.0 FS host/ function module (USBb)	• Includes a UDC (USB Device Controller) and transceiver for USB 2.0 FS • One port • Compliance with the USB 2.0 specification • Transfer rate: Full speed (12 Mbps), low speed (1.5 Mbps) (host only) • Both self-power mode and bus-power mode are supported • OTG (On the Go) operation is possible (low-speed is not supported) • Incorporates 2 Kbytes of RAM as a transfer buffer • External pull-up and pull-down resistors are not required

Table 1.1 Outline of Specifications (8/11)

Classification	Module/Function	Description
Communication function	Serial communications interfaces (SCIj, SCIi, SCIh)	• 13 channels (SCIj: 7 channels + SCIi: 5 channels + SCIh: 1 channel) • SCIj, SCIi, SCIh Serial communications modes: Asynchronous, clock synchronous, and smart-card interface Multi-processor function On-chip baud rate generator allows selection of the desired bit rate Choice of LSB-first or MSB-first transfer Start-bit detection: Level or edge detection is selectable. Simple I^2C Simple SPI 7- to 9-bit transfer mode Bit rate modulation Double-speed mode Detecting matches of data is supported (other than for SCI12) • SCIj, SCIh Average transfer rate clock can be input from TMR timers for SCI5, SCI6, and SCI12 Event linking by the ELC (only on channel 5) • SCIh Supports the serial communications protocol, which contains the start frame and information frame Supports the LIN format • SCIi Data can be transmitted or received in sequence by the 16-byte FIFO buffers of the transmission and reception unit
	I^2C bus interface (RIICa)	• 3 channels (only channel 0 can be used in fast-mode plus) Communication formats I^2C bus format/SMBus format Supports the multi-master Max. transfer rate: 1 Mbps (channel 0) • Event linking by the ELC
	CAN module (CAN)	• 3 channels • Compliance with the ISO11898-1 specification (standard frame and extended frame) • 32 mailboxes per channel
	Serial peripheral interface (RSPIc)	• 3 channels • RSPI transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) Capable of handling serial transfer as a master or slave • Data formats Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, or to 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) Transit/receive data can be swapped in byte units • Buffered structure Double buffers for both transmission and reception • RSPCK can be stopped with the receive buffer full for master reception. • Event linking by the ELC
	Quad serial peripheral interface (QSPI)	• 1 channel • Connectable with serial flash memory equipped with multiple input and output lines (i.e. for single, dual, or quad operation) • Programmable bit length and selectable active sense and phase of the clock signal • Sequential execution of transfer • LSB or MSB first is selectable

Table 1.1 Outline of Specifications (9/11)

Classification	Module/Function	Description
Extended serial sound interface (SSIE)		• 2 channels • Full-duplex transmission (only for channel 0) • Various types of serial audio formatting are supported. • Master and slave operations are supported. • The bit-clock frequency is selectable from among 13 frequencies (1/1, 1/2, 1/4, 1/6, 1/8, 1/12, 1/16, 1/24, 1/32, 1/48, 1/64, 1/96, or 1/128). • Data formats with 8, 16, 18, 20, 22, 24, and 32 bits are supported. • 32-stage FIFO buffers for transmission and reception • Stopping or not stopping the SSILRCK signal on stopping of data transmission is selectable.
SD host interface (SDHI)		• 1 channel • Transfer speed: Supports high-speed mode (25 MB/s) and default speed mode (12.5 MB/s) • One interface for SD memory and I/O cards (supporting 1- and 4-bit SD buses) • SD specifications Part 1: Physical Layer Specification Ver. 3.01 compliant (DDR not supported) Part E1: SDIO Specification Ver. 3.00 • Error checking: CRC7 for commands and CRC16 for data • Interrupt requests: Card access interrupt, SDIO access interrupt, card detection interrupt, interrupt of SD buffer access • DMA transfer requests: SD_BUF write and SD_BUF read • Support for card detection and write protection
MMC host interface (MMCIF)		• 1 channel • Transfer speed: Data transfer mode (30 MB/s), backward compatible mode (25 MB/s) • Compliant with JEDEC STANDARD JESD84-A441 (DDR is not supported) • Interface for Multimedia Cards (MMCs) • Data buses: Support for 1-, 4-, and 8-bit MMC buses • Interrupt requests: Card detection interrupt, error/timeout interrupt, normal operation interrupt, interrupt of MMCIF buffer access • DMA transfer requests: CE_DATA write and CE_DATA read • Support for card detection, boot operation, high priority interrupt (HPI)
Parallel data capture unit (PDC)		• 1 channel • Acquisition of synchronization through external 8-bit horizontal and vertical synchronization signals • Setting of the image size when clipping of the output for a one-frame image is required
Graphic-LCD controller (GLCDC)		• 1 channel • Various data formats and LCD panels are supported • Superposition of 3 planes (single-color background, graphic 1, graphic 2) • 32- and 16-bpp graphics data and 8-, 4-, and 1-bit CLUT data formats are supported
2D drawing engine (DRW2D)		• 1 channel • Vector drawing (straight lines, triangles, and circles) • Bit blitting (with support for filling, copying, stretching, and rotation) • Bus master function for input and output of frame buffer data 32-, 16-, and 8-bit pixel graphics data are supported • Bus master function for input of texture data Input of texture data (32, 24, 16, 8, 4, 2, or 1 bit) are supported. Run length encoding is supported A CLUT is installed and index data can be converted into color data • Two rendering modes are supported (register mode and display list mode) • Performance counting • Interrupts in response to completion of rendering and processing of the display list

Table 1.1 Outline of Specifications (10/11)

Classification	Module/Function	Description
12-bit A/D converter (S12ADFa)		• 12 bits × 2 units (unit 0: 8 channels; unit 1: 21 channels) • 12-bit resolution (switchable between 8, 10, and 12 bits) • Conversion time 0.48 µs per channel (for 12-bit conversion) 0.45 µs per channel (for 10-bit conversion) 0.42 µs per channel (for 8-bit conversion) • Operating mode Scan mode (single scan mode, continuous scan mode, or 3 group scan mode) Group priority control (only for 3 group scan mode) • Sample-and-hold function Common sample-and-hold circuit included In addition, channel-dedicated sample-and-hold function (3 channels: in unit 0 only) included • Sampling variable Sampling time can be set up for each channel. • Digital comparison Method: Comparison to detect voltages above or below thresholds and window comparison Measurement: Comparison of two results of conversion or comparison of a value in the comparison register and a result of conversion • Self-diagnostic function The self-diagnostic function internally generates three analog input voltages (unit 0: VREFL0, VREFH0 × 1/2, VREFH0; unit 1: AVSS1, AVCC1 × 1/2, AVCC1) • Double trigger mode (A/D conversion data duplicated) • Detection of analog input disconnection • Three ways to start A/D conversion Software trigger, timer (MTU, TMR, TPU) trigger, external trigger • Event linking by the ELC
12-bit D/A converter (R12DAa)		• 2 channels • 12-bit resolution • Output voltage: 0.2 V to AVCC1 – 0.2 V (buffered output), 0 V to AVCC1 (unbuffered output) • Buffered output or unbuffered output can be selected. • Event linking by the ELC
Temperature sensor		• 1 channel • Relative precision: ± 1°C • The voltage of the temperature is converted into a digital value by the 12-bit A/D converter (unit 1).
Safety	Memory protection unit (MPU)	• Protection area: Eight areas (max.) can be specified in the range from 0000 0000h to FFFF FFFFh. • Minimum protection unit: 16 bytes • Reading from, writing to, and enabling the execution access can be specified for each area. • An access exception occurs when the detected access is not in the permitted area.
	Trusted Memory (TM) Function	• Programs in the TM target area in the code flash memory are protected against reading • Instruction fetching by the CPU is the only form of access to these areas when the TM function is enabled.
	Register write protection function	• Protects important registers from being overwritten for in case a program runs out of control.
	CRC calculator (CRCA)	• Generation of CRC codes for 8-/32-bit data 8-bit data Selectable from the following three polynomials $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, $X^{16} + X^{12} + X^5 + 1$ 32-bit data Selectable from the following two polynomials $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$, $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$ • Generation of CRC codes for use with LSB-first or MSB-first communications is selectable
	Main clock oscillation stop detection	• Main clock oscillation stop detection: Available

Table 1.1 Outline of Specifications (11/11)

Classification	Module/Function	Description
Safety	Clock frequency accuracy measurement circuit (CAC)	• Monitors the clock output from the main clock oscillator, sub-clock oscillator, low- and high-speed on-chip oscillators, IWDT-dedicated on-chip oscillator, USB clock, Ethernet-PHY external clock, and PCLKB, and generates interrupts when the setting range is exceeded.
	Data operation circuit (DOC)	• The function to compare, add, or subtract 16-bit data
Encryption function	Trusted Secure IP (TSIP)*3	• Security algorithm Common key encryption: AES (compliant with NIST FIPS PUB 197), TDES, ARC4 Non-common key encryption: RSA • Other features TRNG (true-random number generator) Hash value generation: SHA1, SHA224, SHA256, MD5, GHASH Prevention of the illicit copying of keys
Operating frequency		Up to 120 MHz
Power supply voltage		VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0, V_{BATT} = 2.0 to 3.6 V
Operating temperature		D-version: –40 to +85°C G-version: –40 to +105°C
Package		224-pin LFBGA (PLBG0224GA-A) 176-pin LFBGA (PLBG0176GA-A) 176-pin LFQFP (PLQP0176KB-C) 145-pin TFLGA (PTLG0145KA-A) 144-pin LFQFP (PLQP0144KA-B) 100-pin LFQFP (PLQP0100KB-B)
On-chip debugging system		• E1 emulator (JTAG and FINE interfaces)

Note 1. When the realtime clock is not used, initialize the registers in the time clock according to description in section 33.6.7, Initialization Procedure When the Realtime Clock is Not to be Used.
Note 2. Magic Packet™ is a registered trademark of Advanced Micro Devices, Inc.
Note 3. The product part number differs according to whether or not the MCU includes the encryption function.

Table 1.2 Comparison of Functions for Different Packages (1/2)

Functions		RX66N			
Package		**224 Pins**	**176 Pins**	**144 Pins/145 Pins**	**100 Pins**
External bus	External bus width	32 bits/16 bits/8 bits		16 bits/8 bits	
	SDRAM area controller	Available			Not available
DMA	DMA controller	Ch. 0 to 7			
	Data transfer controller	Available			
	EXDMA controller	Ch. 0 and 1			
Timers	16-bit timer pulse unit	Ch. 0 to 5			
	Multi-function timer pulse unit 3	Ch. 0 to 8			
	General PWM timer	Ch. 0 to 3			
	Port output enable 3	Available			
	Port output enable for GPTW	Available			
	Programmable pulse generator	Ch. 0 and 1			
	8-bit timers	Ch. 0 to 3			
	Compare match timer	Ch. 0 to 3			
	Compare match timer W	Ch. 0 and 1			
	Realtime clock	Available			
	Watchdog timer	Available			
	Independent watchdog timer	Available			
Communication function	Ethernet controller	Ch. 0			
	PHY management interface	Ch. 0			
	DMA controller for the ethernet controller	Ch. 0 (ETHERC)			
	USB2.0 FS host/function module	Ch. 0			
	Serial communications interfaces (SCIj)	Ch. 0 to 6			Ch. 0 to 3, 5, and 6
	Serial communications interfaces (SCIi)	Ch. 7 to 11			Ch. 8 to 11
	Serial communications interfaces (SCIh)	Ch. 12			
	I^2C bus interfaces	Ch. 0 to 2			
	Serial peripheral interface	Ch. 0 to 2			
	CAN module	Ch. 0 to 2			Ch. 0 and 1
	Quad serial peripheral interface	Ch. 0			
	Expansion serial sound interface	Ch. 0 and 1			
	SD host interface	Ch. 0			
	Multimediacard interface	Ch. 0			
	Parallel data capture unit	Available			Not available
Graphics	Graphic-LCD controller	Available			
	2D drawing engine	Available			
12-bit A/D converter	Unit 0	AN000 to AN007 (8 channels)			
	Unit 1	AN100 to AN120 (21 channels)			AN100 to AN113 (14 channels)
12-bit D/A converter		Ch. 0 and 1			Ch. 1
Temperature sensor		Available			
CRC calculator		Available			
Data operation circuit		Available			
Clock frequency accuracy measurement circuit		Available			

Table 1.2 Comparison of Functions for Different Packages (2/2)

Functions	RX66N			
Package	**224 Pins**	**176 Pins**	**144 Pins/145 Pins**	**100 Pins**
Trusted Secure IP	Available/Not available			
Event link controller	Available			

1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no.

Table 1.3 List of Products (1/2)

Group	Part No.	Package	Code Flash Memory Capacity	RAM Capacity	Data Flash Memory Capacity	Operating Frequency (Max.)	Encryption Module	Operating temperature (°C)
RX66N (D-version)	R5F566NNDDFC	PLQP0176KB-C	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NNHDFC	PLQP0176KB-C	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NDDDFC	PLQP0176KB-C	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NDHDFC	PLQP0176KB-C	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NNDDFB	PLQP0144KA-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NNHDFB	PLQP0144KA-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NDDDFB	PLQP0144KA-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NDHDFB	PLQP0144KA-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NNDDFP	PLQP0100KB-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NNHDFP	PLQP0100KB-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NDDDFP	PLQP0100KB-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NDHDFP	PLQP0100KB-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NNDDBD	PLBG0224GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NNHDBD	PLBG0224GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NDDDBD	PLBG0224GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NDHDBD	PLBG0224GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NNDDBG	PLBG0176GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NNHDBG	PLBG0176GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NDDDBG	PLBG0176GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NDHDBG	PLBG0176GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NNDDLK	PTLG0145KA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NNHDLK	PTLG0145KA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
	R5F566NDDDLK	PTLG0145KA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +85
	R5F566NDHDLK	PTLG0145KA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +85
RX66N (G-version)	R5F566NNDGFC	PLQP0176KB-C	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NNHGFC	PLQP0176KB-C	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NDDGFC	PLQP0176KB-C	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NDHGFC	PLQP0176KB-C	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NNDGFB	PLQP0144KA-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NNHGFB	PLQP0144KA-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NDDGFB	PLQP0144KA-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NDHGFB	PLQP0144KA-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NNDGFP	PLQP0100KB-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NNHGFP	PLQP0100KB-B	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NDDGFP	PLQP0100KB-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NDHGFP	PLQP0100KB-B	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NNDGBD	PLBG0224GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NNHGBD	PLBG0224GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NDDGBD	PLBG0224GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NDHGBD	PLBG0224GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NNDGBG	PLBG0176GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NNHGBG	PLBG0176GA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NDDGBG	PLBG0176GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NDHGBG	PLBG0176GA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105

Table 1.3 List of Products (2/2)

Group	Part No.	Package	Code Flash Memory Capacity	RAM Capacity	Data Flash Memory Capacity	Operating Frequency (Max.)	Encryption Module	Operating temperature (°C)
RX66N (G-version)	R5F566NNDGLK	PTLG0145KA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NNHGLK	PTLG0145KA-A	4 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105
	R5F566NDDGLK	PTLG0145KA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Not available	–40 to +105
	R5F566NDHGLK	PTLG0145KA-A	2 Mbytes	1 Mbyte	32 Kbytes	120 MHz	Available	–40 to +105





Figure 1.1 How to Read the Product Part Number

1.3 Block Diagram

Figure 1.2 shows a block diagram.



CAC: Clock frequency accuracy measurement circuit
ICU: Interrupt controller
BSC: Bus controller
MPU: Memory protection unit
DMAC: DMA controller
EXDMAC: EXDMA controller
DTC: Data transfer controller
ELC: Event link controller
MTU: Multi-function timer pulse unit 3
POE3: Port output enable 3
GPTW: General PWM timer
POEG: GPTW port output enable
TPU: 16-bit timer pulse unit
PPG: Programmable pulse unit
TMR: 8-bit timer
CMT: Compare match timer
CMTW: Compare match timer W
RTC: Realtime clock
WDT: Watchdog timer
IWDT: Independent watchdog timer
ETHERC: Ethernet controller

EDMAC: DMA controller for the ethernet controller
PMGI: Phy management interface
USB: USB2.0 FS host/function module
SCIj, SCIi, SCIh: Serial communications interface
RIIC: I^2C-bus interface
CAN: CAN module
SSIE: Serial sound interface enhanced
RSPI: Serial communications interface
QSPI: Quad serial peripheral interface
CRC: CRC calculator
SDHI: SD host interface
MMCIF: MultiMediaCard interface
PDC: Parallel data capture unit
GLCDC: Graphic LCD controller
DRW2D: 2D drawing engine
Trusted Secure IP: Trusted secure IP*1
DOC: Data operation circuit

Note 1. Optional

Figure 1.2 Block Diagram

1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/8)

Classifications	Pin Name	I/O	Description
Digital power supply	VCC	Input	Power supply pin. Connect this pin to the system power supply. Connect the pin to VSS via a 0.1-µF multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	VCL	Input	Connect this pin to VSS via a 0.22-µF multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
	VBATT	Input	Backup power pin
Clock	XTAL	Output	Input/output pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.
	EXTAL	Input	
	BCLK	Output	Outputs the external bus clock for external devices.
	SDCLK	Output	Outputs the SDRAM-dedicated clock.
	XCOUT	Output	Input/output pins for the sub-clock oscillator. Connect a crystal resonator between XCOUT and XCIN.
	XCIN	Input	
	CLKOUT	Output	Clock output pin.
Clock frequency accuracy measurement	CACREF	Input	Reference clock input pin for the clock frequency accuracy measurement circuit
Operating mode control	MD	Input	Input pin for setting the operating mode. The signal level on this pin must not be changed during operation.
	UB	Input	USB boot mode enable pin
	UPSEL	Input	Selects the power supply method in USB boot mode. The low level selects self-power mode and the high level selects bus power mode.
System control	RES#	Input	Reset signal input pin. This MCU enters the reset state when this signal goes low.
	EMLE	Input	Input pin for the on-chip emulator enable signal. When the on-chip emulator is used, this pin should be driven high. When not used, it should be driven low.
	BSCANP	Input	Boundary scan enable pin. Boundary scan is enabled when this pin goes high. When not used, it should be driven low.
On-chip emulator	FINED	I/O	FINE interface pin
	TRST#	Input	On-chip emulator or boundary scan pins. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator.
	TMS	Input	
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TRCLK	Output	This pin outputs the clock for synchronization with the trace data.
	TRSYNC, TRSYNC1	Output	These pins indicate that output from the TRDATA0 to TRDATA7 pins is valid.
	TRDATA0 to TRDATA7	Output	These pins output the trace information.
Address bus	A0 to A23	Output	Output pins for the address
Data bus	D0 to D31	I/O	Input and output pins for the bidirectional data bus
Multiplexed bus	A0/D0 to A15/D15	I/O	Address/data multiplexed bus

Table 1.4 Pin Functions (2/8)

Classifications	Pin Name	I/O	Description
Bus control	RD#	Output	Strobe signal which indicates that reading from the external bus interface space is in progress
	WR#	Output	Strobe signal which indicates that writing to the external bus interface space is in progress, in 1-write strobe mode
	WR0# to WR3#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8, D23 to D16 and D31 to D24) is valid in writing to the external bus interface space, in byte strobe mode
	BC0# to BC3#	Output	Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8, D23 to D16 and D31 to D24) is valid in access to the external bus interface space, in 1-write strobe mode
	ALE	Output	Address latch signal when address/data multiplexed bus is selected
	WAIT#	Input	Input pin for wait request signals in access to the external space
	CS0# to CS7#	Output	Select signals for CS areas
SDRAM interface	CKE	Output	SDRAM clock enable signal
	SDCS#	Output	SDRAM chip select signal
	RAS#	Output	SDRAM row address strobe signal
	CAS#	Output	SDRAM column address strove signal
	WE#	Output	SDRAM write enable pin
	DQM0 to DQM3	Output	SDRAM I/O data mask enable signals
EXDMA controller	EDREQ0, EDREQ1	Input	External DMA transfer request pins
	EDACK0, EDACK1	Output	Single address transfer acknowledge signals
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQ0 to IRQ15, IRQ0-DS to IRQ15-DS	Input	Maskable interrupt request pins
Multi-function timer pulse unit 3	MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins
	MTIOC1A, MTIOC1B	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins
	MTIOC2A, MTIOC2B	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins
	MTIOC3A, MTIOC3B, MTIOC3C, MTIOC3D	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins
	MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D	I/O	The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins
	MTIC5U, MTIC5V, MTIC5W	Input	The TGRU5, TGRV5, and TGRW5 input capture input/dead time compensation input pins
	MTIOC6A, MTIOC6B, MTIOC6C, MTIOC6D	I/O	The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins
	MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D	I/O	The TGRA7 to TGRD7 input capture input/output compare output/PWM output pins
	MTIOC8A, MTIOC8B, MTIOC8C, MTIOC8D	I/O	The TGRA8 to TGRD8 input capture input/output compare output/PWM output pins
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	Input pins for external clock signals or for phase counting mode clock signals
Port output enable 3	POE0#, POE4#, POE8#, POE10#, POE11#	Input	Input pins for request signals to place the MTU in the high impedance state

Table 1.4 Pin Functions (3/8)

Classifications	Pin Name	I/O	Description
General PWM timer W	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	Input pins for the external trigger signals
	GTIOC0A to GTIOC3A, GTIOC0B to GTIOC3B	I/O	Input capture input/output compare output/PWM output pins
	GTADSM0, GTADSM1	Output	Output pins for monitoring A/D conversion start requests.
16-bit timer pulse unit	TIOCA0, TIOCB0, TIOCC0, TIOCD0	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins
	TIOCA1, TIOCB1	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins
	TIOCA2, TIOCB2	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins
	TIOCA3, TIOCB3, TIOCC3, TIOCD3	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins
	TIOCA4, TIOCB4	I/O	The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins
	TIOCA5, TIOCB5	I/O	The TGRA5 and TGRB5 input capture input/output compare output/PWM output pins
	TCLKA, TCLKB, TCLKC, TCLKD	Input	Input pins for external clock signals or for phase counting mode clock signals
Programmable pulse generator	PO0 to PO31	Output	Output pins for the pulse signals
8-bit timer	TMO0 to TMO3	Output	Compare match output pins
	TMCI0 to TMCI3	Input	Input pins for external clocks to be input to the counter
	TMRI0 to TMRI3	Input	Input pins for the counter reset
Compare match timer W	TIC0 to TIC3	Input	Input pins for CMTW
	TOC0 to TOC3	Output	Output pins for CMTW
Serial communications interface (SCIj)	• Asynchronous mode/clock synchronous mode		
	SCK0 to SCK6	I/O	Input/output pins for the clock
	RXD0 to RXD6	Input	Input pins for received data
	TXD0 to TXD6	Output	Output pins for transmitted data
	CTS0# to CTS6#	Input	Input pins for controlling the start of transmission and reception
	RTS0# to RTS6#	Output	Output pins for controlling the start of transmission and reception
	• Simple I^2C mode		
	SSCL0 to SSCL6	I/O	Input/output pins for the I^2C clock
	SSDA0 to SSDA6	I/O	Input/output pins for the I^2C data
	• Simple SPI mode		
	SCK0 to SCK6	I/O	Input/output pins for the clock
	SMISO0 to SMISO6	I/O	Input/output pins for slave transmission of data
	SMOSI0 to SMOSI6	I/O	Input/output pins for master transmission of data
	SS0# to SS6#	Input	Chip-select input pins

Table 1.4 Pin Functions (4/8)

Classifications	Pin Name	I/O	Description
Serial communications interface (SCIh)	• Asynchronous mode/clock synchronous mode		
	SCK12	I/O	Input/output pin for the clock
	RXD12	Input	Input pin for received data
	TXD12	Output	Output pin for transmitted data
	CTS12#	Input	Input pin for controlling the start of transmission and reception
	RTS12#	Output	Output pin for controlling the start of transmission and reception
	• Simple I^2C mode		
	SSCL12	I/O	Input/output pin for the I^2C clock
	SSDA12	I/O	Input/output pin for the I^2C data
	• Simple SPI mode		
	SCK12	I/O	Input/output pin for the clock
	SMISO12	I/O	Input/output pin for slave transmission of data
	SMOSI12	I/O	Input/output pin for master transmission of data
	SS12#	Input	Chip-select input pin
	• Extended serial mode		
	RXDX12	Input	Input pin for received data
	TXDX12	Output	Output pin for transmitted data
	SIOX12	I/O	Input/output pin for received or transmitted data
Serial communications interface (SCIi)	• Asynchronous mode/clock synchronous mode		
	SCK7 to SCK11	I/O	Input/output pins for the clock
	RXD7 to RXD11	Input	Input pins for received data
	TXD7 to TXD11	Output	Output pins for transmitted data
	CTS7# to CTS11#	Input	Input pins for controlling the start of transmission and reception
	RTS7# to RTS11#	Output	Output pins for controlling the start of transmission and reception
	• Simple I^2C mode		
	SSCL7 to SSCL11	I/O	Input/output pins for the I^2C clock
	SSDA7 to SSDA11	I/O	Input/output pins for the I^2C data
	• Simple SPI mode		
	SCK7 to SCK11	I/O	Input/output pins for the clock
	SMISO7 to SMISO11	I/O	Input/output pins for slave transmission of data
	SMOSI7 to SMOSI11	I/O	Input/output pins for master transmission of data
	SS7# to SS11#	Input	Chip-select input pins
I^2C bus interface	SCL0[FM+], SCL1, SCL2, SCL2-DS	I/O	Input/output pins for clocks. Bus can be directly driven by the N-channel open drain
	SDA0[FM+], SDA1, SDA2, SDA2-DS	I/O	Input/output pins for data. Bus can be directly driven by the N-channel open drain

Table 1.4 Pin Functions (5/8)

Classifications	Pin Name	I/O	Description
Ethernet controller	REF50CK0	Input	50-MHz reference clock. This pin inputs a reference signal for transmission/reception timing in RMII mode.
	RMII0_CRS_DV	Input	This pin indicates that there are carrier detection signals and valid receive data on RMII0_RXD1 and RMII0_RXD0 in RMII mode.
	RMII0_TXD0, RMII0_TXD1	Output	2-bit transmit data in RMII mode
	RMII0_RXD0, RMII0_RXD1	Input	2-bit receive data in RMII mode
	RMII0_TXD_EN	Output	Output pin for a data transmit enable signal in RMII mode
	RMII0_RX_ER	Input	This pin indicates an error has occurred during reception of data in RMII mode.
	ET0_CRS	Input	Carrier detection/data reception enable pin
	ET0_RX_DV	Input	This pin indicates that there are valid receive data on ET0_ERXD3 to ET0_ERXD0.
	ET0_EXOUT	Output	General-purpose external output pin
	ET0_LINKSTA	Input	Input link status from the PHY-LSI.
	ET0_ETXD0 to ET0_ETXD3	Output	4 bits of MII transmit data
	ET0_ERXD0 to ET0_ERXD3	Input	4 bits of MII receive data
	ET0_TX_EN	Output	Transmit enable pin. This pin functions as a signal indicating that transmit data are ready on ET0_ETXD3 to ET0_ETXD0.
	ET0_TX_ER	Output	Transmit error pin. This pin functions as a signal notifying the PHY-LSI of an error during transmission.
	ET0_RX_ER	Input	Receive error pin. This pin functions as a signal to recognize an error during reception.
	ET0_TX_CLK	Input	Transmit clock pin. This pin inputs a reference signal for output timing from ET0_TX_EN, ET0_ETXD3 to ET0_ETXD0, and ET0_TX_ER.
	ET0_RX_CLK	Input	Receive clock pin. This pin inputs a reference signal for input timing to ET0_RX_DV, ET0_ERXD3 to ET0_ERXD0, and ET0_RX_ER.
	ET0_COL	Input	Input collision detection signal.
	ET0_WOL	Output	Receive Magic packet.
	ET0_MDC	Output	Output reference clock signal for information transfer via ET0_MDIO.
	ET0_MDIO	I/O	Input or output bidirectional signal for exchange of management information between this MCU and the PHY-LSI.
	CLKOUT25M	Output	25-MHz clock output pin for PHY clock input
PHY management interface	PMGI0_MDC	Output	Reference clock signal for information transfer by PMGI0_MDIO
	PMGI0_MDIO	I/O	Bi-directional signal for the exchange of management information between the PHY LSI chip and this MCU
USB 2.0 host/function module	VCC_USB	Input	Power supply pin
	VSS_USB	Input	Ground pin
	USB0_DP	I/O	Input or output USB transceiver D+ data.
	USB0_DM	I/O	Input or output USB transceiver D- data.
	USB0_EXICEN	Output	Connect to the OTG power IC.
	USB0_ID	Input	Connect to the OTG power IC.
	USB0_VBUSEN	Output	USB VBUS power enable pin
	USB0_OVRCURA/ USB0_OVRCURB	Input	USB overcurrent pins
	USB0_VBUS	Input	USB cable connection/disconnection detection input pin

Table 1.4 Pin Functions (6/8)

Classifications	Pin Name	I/O	Description
CAN module	CRX0, CRX1, CRX2, CRX1-DS	Input	Input pins
	CTX0, CTX1, CTX2	Output	Output pins
Serial peripheral interface	RSPCKA-A/RSPCKA-B/ RSPCKB-A/RSPCKB-B/ RSPCKC-A/RSPCKC-B	I/O	Clock input/output pins
	MOSIA-A/MOSIA-B/ MOSIB-A/MOSIB-B/ MOSIC-A/MOSIC-B	I/O	Input or output data output from the master
	MISOA-A/MISOA-B/ MISOB-A/MISOB-B/ MISOC-A/MISOC-B	I/O	Input or output data output from the slave
	SSLA0-A/SSLA0-B/ SSLB0-A/SSLB0-B/ SSLC0-A/SSLC0-B	I/O	Input or output pins for slave selection
	SSLA1-A/SSLA1-B/ SSLB1-A/SSLB1-B/ SSLC1-A/SSLC1-B, SSLA2-A/SSLA2-B/ SSLB2-A/SSLB2-B/ SSLC2-A/SSLC2-B, SSLA3-A/SSLA3-B/ SSLB3-A/SSLB3-B/ SSLC3-A/SSLC3-B	Output	Output pins for slave selection
Quad serial peripheral interface	QSPCLK-A/QSPCLK-B	Output	QSPI clock output pins
	QSSL-A/QSSL-B	Output	QSPI slave output pins
	QMO-A/QMO-B, QIO0-A/QIO0-B	I/O	Master transmit data/data 0
	QMI-A/QMI-B, QIO1-A/QIO1-B	I/O	Master input data/data 1
	QIO2-A/QIO2-B, QIO3-A/QIO3-B	I/O	Data 2, data 3
Serial sound interface enhanced	SSIBCK0, SSIBCK1	I/O	SSIE serial bit-clock pins
	SSILRCK0, SSILRCK1	I/O	LR clock
	SSITXD0	Output	Serial data output pin
	SSIRXD0	Input	Serial data input pin
	SSIDATA1	I/O	Serial data input/output pin
	AUDIO_CLK	Input	External clock pin for audio (input for an oversampling clock)
MMC host interface	MMC_CLK-A/MMC_CLK-B	Output	MMC clock pins
	MMC_CMD-A/MMC_CMD-B	I/O	Command/response pins
	MMC_D7-A/MMC_D7-B to MMC_D0-A/MMC_D0-B	I/O	Transmit data/receive data
	MMC_CD-A/MMC_CD-B	Input	Card detection pins
	MMC_RES#-A/MMC_RES#-B	Output	MMC reset output pins
SD host interface	SDHI_CLK-A/SDHI_CLK-B/ SDHI_CLK-C	Output	SD clock output pins
	SDHI_CMD-A/SDHI_CMD-B/ SDHI_CMD-C	I/O	SD command output, response input signal pins
	SDHI_D3-A/SDHI_D3-B/ SDHI_D3-C to SDHI_D0-A/ SDHI_D0-B/SDHI_D0-C	I/O	SD data bus pins
	SDHI_CD	Input	SD card detection pin
	SDHI_WP	Input	SD write-protect signal

Table 1.4 Pin Functions (7/8)

Classifications	Pin Name	I/O	Description
Parallel data capture unit	PIXCLK	Input	Image transfer clock pin
	VSYNC	Input	Vertical synchronization signal pin
	HSYNC	Input	Horizontal synchronization signal pin
	PIXD0 to PIXD7	Input	8-bit image data pins
	PCKO	Output	Output pin for dot clock
Graphic-LCD controller	LCD_CLK-A, LCD_CLK-B	Output	Panel clock output pins
	LCD_TCON3-A/ LCD_TCON3-B to LCD_TCON0-A/ LCD_TCON0-B	Output	Control signal output pins
	LCD_DATA23-A/ LCD_DATA23-B to LCD_DATA0-A/ LCD_DATA0-B	Output	LCD signal output pins
	LCD_EXTCLK-A, LCD_EXTCLK-B	Input	Panel clock source input pins
Realtime clock	RTCOUT	Output	Output pin for 1-Hz/64-Hz clock
	RTCIC0 to RTCIC2	Input	Time capture event input pins
12-bit A/D converter	AN000 to AN007, AN100 to AN120	Input	Input pins for the analog signals to be processed by the A/D converter
	ADTRG0#, ADTRG1#	Input	Input pins for the external trigger signals that start the A/D conversion
	ANEX0	Output	Extended analog output pin
	ANEX1	Input	Extended analog input pin
12-bit D/A converter	DA0, DA1	Output	Output pins for the analog signals to be processed by the D/A converter
Analog power supply	AVCC0	Input	Analog voltage supply pin for the 12-bit A/D converter (unit 0). Connect this pin to a branch from the VCC power supply. Connect the pin to AVSS0 via a 0.1-µF multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	AVSS0	Input	Analog ground pin for the 12-bit A/D converter (unit 0). Connect this pin to a branch from the VSS ground power supply. Connect the pin to AVCC0 via a 0.1-µF multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	VREFH0	Input	Analog reference voltage supply pin for the 12-bit A/D converter (unit 0). Connect this pin to VCC if the 12-bit A/D converter is not to be used.
	VREFL0	Input	Analog reference ground pin for the 12-bit A/D converter (unit 0). Connect this pin to VSS if the 12-bit A/D converter is not to be used.
	AVCC1	Input	Analog voltage supply and reference voltage supply pin for the 12-bit A/D converter (unit 1) and D/A converter. This pin also supplies the analog voltage to the temperature sensor. Connect this pin to a branch from the VCC power supply. Connect the pin to AVSS1 via a 0.1-µF multilayer ceramic capacitor. The capacitor should be placed close to the pin.
	AVSS1	Input	Analog voltage supply and reference voltage supply pin for the 12-bit A/D converter (unit 1) and D/A converter. This pin also supplies the analog ground voltage to the temperature sensor. Connect this pin to a branch from the VSS ground power supply. Connect the pin to AVCC1 via a 0.1-µF multilayer ceramic capacitor. The capacitor should be placed close to the pin.

Table 1.4 Pin Functions (8/8)

Classifications	Pin Name	I/O	Description
I/O ports	P00 to P03, P05, P07	I/O	6-bit input/output pins
	P10 to P17	I/O	8-bit input/output pins
	P20 to P27	I/O	8-bit input/output pins
	P30 to P37	I/O	8-bit input/output pins (P35: input pin)
	P40 to P47	I/O	8-bit input/output pins
	P50 to P57	I/O	8-bit input/output pins
	P60 to P67	I/O	8-bit input/output pins
	P70 to P77	I/O	8-bit input/output pins
	P80 to P87	I/O	8-bit input/output pins
	P90 to P97	I/O	8-bit input/output pins
	PA0 to PA7	I/O	8-bit input/output pins
	PB0 to PB7	I/O	8-bit input/output pins
	PC0 to PC7	I/O	8-bit input/output pins
	PD0 to PD7	I/O	8-bit input/output pins
	PE0 to PE7	I/O	8-bit input/output pins
	PF0 to PF5	I/O	6-bit input/output pins
	PG0 to PG7	I/O	8-bit input/output pins
	PJ0 to PJ3, PJ5	I/O	5-bit input/output pins
	PH0 to PH7	I/O	8-bit input/output pins
	PK0 to PK7	I/O	8-bit input/output pins
	PL0 to PL7	I/O	8-bit input/output pins
	PM0 to PM7	I/O	8-bit input/output pins
	PN0 to PN5	I/O	6-bit input/output pins
	PQ0 to PQ7	I/O	8-bit input/output pins

Note: Note the following regarding pin names. For details, refer to section 1.5, Pin Assignments.
- We recommend using pins that have a letter (“-A”, “-B”, etc.) to indicate group membership appended to their names as groups.
  For the RSPI, QSPI, SDHI, MMC, and GLCDC interfaces, the AC portion of the electrical characteristics is measured for each group.
- When the pin functions have “-DS” appended to their names, they can also be used as triggers for release from deep software standby.
- RIIC pin functions that have [FM+] appended to their names support fast-mode plus.

1.5 Pin Assignments

1.5.1 224-Pin LFBGA

RX66N Group
PLBG0224GA-A (224-pin LFBGA)
(Upper Perspective View)

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	
15	P70	PE7	P66	P67	PG4	PG7	PA4	PA5	PA7	P72	PB4	PB6	PB7	PM3	PM5	15
14	PE1	PE4	P65	PG2	PG5	PG6	PA3	PA6	PB0	PB3	PB2	PC0	PC1	PM4	P74	14
13	P62	PE2	PE5	VSS	PE6	PG3	PA2	VSS	P71	PB5	VCC	PM7	PM6	PC2	P75	13
12	P61	P63	VSS	PE3	VCC	PA0	PA1	VCC	PB1	VSS	PN4	PL6	P76	PL2	PL4	12
11	PD7	VCC	P64	PE0	PQ4	PM1	PM0	PL0	PN5	PM2	P77	PL5	PK2	PC4	PC3	11
10	PG0	PD6	P60	PG1	PQ5	VSS	VCC	P73	PL1	PL3	PL7	PK0	P80	P82	PC5	10
9	PD3	PD4	P97	PD5	PQ3	PQ6	PN2	PN3	PK3	PK1	P81	P83	PC7	VSS	PC6	9
8	P96	P95	VCC	VSS	PQ1	PN1	PQ2	PQ7	P53*1	P50	P52	P51	VCC	P11	P55	8
7	PD2	P94	PD1	P93	PQ0	PK6	RES#	PJ3	P15	P10	VCC	VSS	P56	P57	P54	7
6	PD0	VCC	P90	P02	PN0	EMLE	PF5	BSCANP	PH2	PH1	PJ2	P84	PJ1	VSS_USB	USB0_DP	6
5	P92	P91	VSS	P01	P07	PK5	PJ5	P32	P30	PF0	VCC	PJ0	P13	VCC_USB	USB0_DM	5
4	P41	P46	P44	P40	P43	PK4	MD/FINED	P33	P31	PH5	P24	VSS	P85	P14	P12	4
3	VREFL0	P42	P05	P03	P00	PF4	VCC	P35	PF3	PH4	PF1	P25	P86	P20	P16	3
2	VREFH0	AVCC0	AVCC1	P47	VSS	VBATT	VSS	P34	PF2	PH6	P27	P23	PH0	P17	P87	2
1	NC	AVSS0	AVSS1	P45	VCL	XCIN	XCOUT	XTAL	EXTAL	PH7	PH3	P26	P22	PK7	P21	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, refer to Table 1.5, List of Pin and Pin Functions (224-Pin LFBGA).
Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

Figure 1.3 Pin Assignment (224-Pin LFBGA)

1.5.2 176-Pin LFBGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	
15	PE2	PE3	P70	P65	P67	VSS	VCC	PG7	PA6	PB0	P72	PB4	VSS	VCC	PC1	15
14	PE1	PE0	VSS	PE7	PG3	PA0	PA1	PA2	PA7	VCC	PB1	PB5	P73	P75	P74	14
13	P63	P64	PE4	VCC	PG2	PG4	PG6	PA3	VSS	P71	PB3	PB7	PC0	PC2	P76	13
12	P60	VSS	P62	PE5	PE6	P66	PG5	PA4	PA5	PB2	PB6	P77	PC3	PC4	P80	12
11	PD6	PG1	VCC	P61								P81	P82	PC6	VCC	11
10	P97	PD4	PG0	PD7								PC5	PC7	P83	VSS	10
9	VCC	P96	PD3	PD5								P50	P51	P52	P53*1	9
8	P94	PD1	PD2	VSS								P55	P54	P10	P11	8
7	VSS	P92	PD0	P95								P85	P84	P57	P56	7
6	VCC	P91	P90	P93								PJ1	PJ0	VSS_ USB	USB0_ DP	6
5	P46	P47	P45	P44								PJ2	P12	VCC_ USB	USB0_ DM	5
4	P42	P41	P43	P00	VSS	BSCANP	PF4	P35	PF3	PF1	P25	P86	P15	P14	P13	4
3	VREFL0	P40	VREFH0	P03	PF5	PJ3	MD/ FINED	RES#	P34	PF2	PF0	P24	P22	P87	P16	3
2	AVCC0	P07	AVCC1	P02	EMLE	VCL	XCOUT	VSS	VCC	P32	P30	P26	P23	P17	P20	2
1	AVSS0	P05	AVSS1	P01	PJ5	VBATT	XCIN	XTAL	EXTAL	P33	P31	P27	VCC	VSS	P21	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	


RX66N Group
PTBG0176GA-A
(176-pin LFBGA)
(Upper Perspective View)

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, refer to Table 1.6, List of Pin and Pin Functions (176-Pin LFBGA).

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

Figure 1.4 Pin Assignment (176-Pin LFBGA)

1.5.3 176-Pin LFQFP



Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, refer to Table 1.7, List of Pin and Pin Functions (176-Pin LFQFP).

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

Figure 1.5 Pin Assignment (176-Pin LFQFP)

1.5.4 145-Pin TFLGA


	A	B	C	D	E	F	G	H	J	K	L	M	N	
13	PE3	PE4	VSS	PE6	P67	PA2	PA4	PA7	PB1	PB5	VSS	VCC	P74	13
12	PE1	PE2	P70	PE5	P65	PA1	VCC	PB0	PB2	PB6	P73	PC1	P75	12
11	P62	P61	PE0	VCC	P66	VSS	PA6	P71	PB4	PB7	PC2	PC0	PC3	11
10	VSS	VCC	P63	PE7	PA0	PA3	PA5	P72	PB3	P76	PC4	P77	P82	10
9	PD6	PD4	PD7	P64						P80	PC5	P81	PC7	9
8	PD2	PD0	PD3	P60						VCC	P83	PC6	VSS	8
7	P92	P91	PD1	PD5						P51	P52	P50	P55	7
6	P90	P47	VSS	P93						P53*1	P56	VSS_ USB	USB0_ DP	6
5	P45	P43	P46	VCC	P44					P54	P13	VCC_ USB	USB0_ DM	5
4	P42	VREFL0	P41	P01	EMLE	VBATT	BSCANP	P35	P30	P15	P24	P12	P14	4
3	P40	P05	VREFH0	P03	PJ5	PJ3	MD/ FINED	VSS	P32	P31	P16	P86	P87	3
2	P07	AVCC0	P02	PF5	VCL	XCOUT	RES#	VCC	P33	P26	P23	P17	P20	2
1	AVSS0	AVCC1	AVSS1	P00	VSS	XCIN	XTAL	EXTAL	P34	P27	P25	P22	P21	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	

RX66N Group
PTLG0145KA-A
(145-pin TFLGA)
(Upper Perspective View)

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, refer to Table 1.8, List of Pin and Pin Functions (145-Pin TFLGA).
Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

Figure 1.6 Pin Assignment (145-Pin TFLGA)

1.5.5 144-Pin LFQFP




Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, refer to Table 1.9, List of Pin and Pin Functions (144-Pin LFQFP).

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

Figure 1.7 Pin Assignment (144-Pin LFQFP)

1.5.6 100-Pin LFQFP



Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, refer to Table 1.10, List of Pin and Pin Functions (100-Pin LFQFP).

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

Figure 1.8 Pin Assignment (100-Pin LFQFP)

1.6 List of Pin and Pin Functions

1.6.1 224-Pin LFBGA

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (1/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
A1	NC										
A2	VREFH0										
A3	VREFL0										
A4		P41								IRQ9-DS	AN001
A5		P92	D18/A18	POE4#		RXD7/ SMISO7/ SSCL7					AN116
A6		PD0	D0[A0/D0]	POE4#	GTIOC1B				LCD_EXT CLK-B	IRQ0	AN108
A7		PD2	D2[A2/D2]	MTIOC4D/ TIC2	GTIOC0B	MISOC-A/ CRX0		QIO2-B/ SDHI_D2-B/ MMC_D2-B	LCD_DAT A22-B	IRQ2	AN110
A8	TRDATA5	P96	D22/A22								
A9		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	GTIOC0A	RSPCKC-A		QIO3-B/ SDHI_D3-B/ MMC_D3-B	LCD_DAT A21-B	IRQ3	AN111
A10	TRDATA6	PG0	D24								
A11		PD7	D7[A7/D7]	MTIC5U/ POE0#		SSLC3-A		QMI-B/QIO1-B/SDHI_D1-B/ MMC_D1-B	LCD_DAT A17-B	IRQ7	AN107
A12		P61	SDCS#/ D0[A0/D0]/ CS1#								
A13		P62	RAS#/ D1[A1/D1]/ CS2#								
A14		PE1	D9[A9/D9]/ D1[A1/D1]	MTIOC4C/ MTIOC3B/ PO18	GTIOC1B	TXD12/ SMOSI12/ SSDA12/ TXDX12/ SIOX12/ SSLB2-B		MMC_D5-B	LCD_DAT A15-B		ANEX1
A15		P70	SDCLK								
B1	AVSS0										
B2	AVCC0										
B3		P42								IRQ10-DS	AN002
B4		P46								IRQ14-DS	AN006
B5		P91	D17/A17			SCK7					AN115
B6	VCC										
B7		P94	D20/A20								
B8	TRDATA4	P95	D21/A21								
B9		PD4	D4[A4/D4]	MTIOC8B/ POE11#		SSLC0-A		QSSL-B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DAT A20-B	IRQ4	AN112
B10		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#		SSLC2-A		QMO-B/QIO0-B/SDHI_D0-B/ MMC_D0-B	LCD_DAT A18-B	IRQ6	AN106
B11	VCC										
B12		P63	CAS#/ D2[A2/D2]/ CS3#								

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (2/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
B13		PE2	D10[A10/D10]/D2[A2/D2]	MTIOC4A/PO23/TIC3	GTIOC0B	RXD12/SMISO12/SSCL12/RXDX12/SSLB3-B		MMC_D6-B	LCD_DATA14-B	IRQ7-DS	AN100
B14		PE4	D12[A12/D12]/D4[A4/D4]	MTIOC4D/MTIOC1A/PO28	GTIOC1A	SSLB0-B	ET0_ERXD2		LCD_DATA12-B		AN102
B15		PE7	D15[A15/D15]/D7[A7/D7]	MTIOC6A/TOC1	GTIOC3A	MISOB-B		SDHI_WP/MMC_RES#-B	LCD_DATA9-B	IRQ7	AN105
C1	AVSS1										
C2	AVCC1										
C3		P05				SSILRCK1				IRQ13	DA1
C4		P44								IRQ12-DS	AN004
C5	VSS										
C6		P90	D16/A16			TXD7/SMOSI7/SSDA7					AN114
C7		PD1	D1[A1/D1]	MTIOC4B/POE0#	GTIOC1A	MOSIC-A/CTX0			LCD_DATA23-B	IRQ1	AN109
C8	VCC										
C9	TRSYNC1	P97	D23/A23								
C10		P60	CS0#								
C11		P64	WE#/D3[A3/D3]/CS4#								
C12	VSS										
C13		PE5	D13[A13/D13]/D5[A5/D5]	MTIOC4C/MTIOC2B	GTIOC0A	RSPCKB-B	ET0_RX_CLK/REF50CK0		LCD_DATA11-B	IRQ5	AN103
C14		P65	CKE/CS5#								
C15		P66	DQM0/CS6#	MTIOC7D	GTIOC2B	CTX2					
D1		P45								IRQ13-DS	AN005
D2		P47								IRQ15-DS	AN007
D3		P03				SSIDATA1				IRQ11	DA0
D4		P40								IRQ8-DS	AN000
D5		P01		TMCI0		RXD6/SMISO6/SSCL6/SSIBCK0		QIO3-C		IRQ9	AN119
D6		P02		TMCI1		SCK6/SSIBCK1				IRQ10	AN120
D7		P93	D19/A19	POE0#		CTS7#/RTS7#/SS7#					AN117
D8	VSS										
D9		PD5	D5[A5/D5]	MTIC5W/MTIOC8C/MTCLKA/POE10#		SSLC1-A		QSPCLK-B/SDHI_CLK-B/MMC_CLK-B	LCD_DATA19-B	IRQ5	AN113
D10	TRDATA7	PG1	D25								
D11		PE0	D8[A8/D8]/D0[A0/D0]	MTIOC3D	GTIOC2B	SCK12/SSLB1-B		MMC_D4-B	LCD_DATA16-B		ANEX0
D12		PE3	D11[A11/D11]/D3[A3/D3]	MTIOC4B/PO26/TOC3/POE8#	GTIOC2A	CTS12#/RTS12#/SS12#	ET0_ERXD3	MMC_D7-B	LCD_DATA13-B		AN101
D13	VSS										

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (3/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
D14	TRDATA0	PG2	D26								
D15		P67	DQM1/ CS7#	MTIOC7C	GTIOC1B	CRX2				IRQ15	
E1	VCL										
E2	VSS										
E3		P00		TMRI0		TXD6/ SMOSI6/ SSDA6/ AUDIO_CLK		QIO2-C		IRQ8	AN118
E4		P43								IRQ11-DS	AN003
E5		P07								IRQ15	ADTRG0#
E6		PN0									
E7		PQ0				SCK11					
E8		PQ1				SMISO11/ SSCL11/ RXD11					
E9		PQ3				RTS11#/ CTS11#/ SS11#					
E10		PQ5									
E11		PQ4									
E12	VCC										
E13		PE6	D14[A14/ D14]/D6[A6/ D6]	MTIOC6C/ TIC1	GTIOC3B	MOSIB-B		SDHI_CD/ MMC_CD-B	LCD_DAT A10-B	IRQ6	AN104
E14	TRCLK	PG5	D29								
E15	TRSYNC	PG4	D28								
F1	XCIN										
F2	VBATT										
F3	TRST#	PF4									
F4		PK4			GTADSM0	SSLB1	ET0_ERXD 2				
F5		PK5			GTADSM1	SSLB2	ET0_ERXD 3				
F6	EMLE										
F7		PK6			GTIOC1A	SSLB3					
F8		PN1									
F9		PQ6									
F10	VSS										
F11		PM1		TOC3	GTETRGB	SMISO10/ SSCL10/ RXD10		SDHI_CMD-D/ QSSL-A			
F12		PA0	DQM2/ BC0#/A0	MTIOC4A/ MTIOC6D/ TIOCA0/PO16/ CACREF	GTIOC0B	SSLA1-B	ET0_TX_E N/ RMII0_TXD _EN		LCD_DAT A8-B		
F13	TRDATA1	PG3	D27								
F14	TRDATA2	PG6	D30								
F15	TRDATA3	PG7	D31								
G1	XCOUT										
G2	VSS										
G3	VCC										
G4	MD/FINED										

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (4/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
G5		PJ5		POE8#		CTS2#/ RTS2#/ SS2#/ SSIRXD0		QMI-C/QIO1-C			
G6		PF5	WAIT#			SSILRCK0				IRQ4	
G7	RES#										
G8		PQ2				SMOSI11/ SSDA11/ TXD11					
G9		PN2									
G10	VCC										
G11		PM0		TIC3	GTETRGA	SCK10		SDHI_CLK-D/ QSPCLK-A			
G12		PA1	DQM3/A1	MTIOC0B/ MTCLKC/ MTIOC7B/ TIOCB0/PO17	GTIOC2A	SCK5/ SSLA2-B	ET0_WOL		LCD_DATA7-B	IRQ11	
G13		PA2	A2	MTIOC7A/ PO18	GTIOC1A	RXD5/ SMISO5/ SSCL5/ SSLA3-B			LCD_DATA6-B		
G14		PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19		RXD5/ SMISO5/ SSCL5	ET0_MDIO / PMGI0_MDIO		LCD_DATA5-B	IRQ6-DS	
G15		PA4	A4	MTIC5U/ MTCLKA/ TIOCA1/ TMRI0/PO20		TXD5/ SMOSI5/ SSDA5/ SSLA0-B	ET0_MDC/ PMGI0_MDC		LCD_DATA4-B	IRQ5-DS	
H1	XTAL	P37									
H2		P34		MTIOC0A/ TMCI3/PO12/ POE10#		SCK6/SCK0	ET0_LINKSTA			IRQ4	
H3	UPSEL	P35								NMI	
H4		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE4#/ POE11#		RXD6/ SMISO6/ SSCL6/ RXD0/ SMISO0/ SSCL0/ CRX0		PCKO		IRQ3-DS	
H5		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/ POE10#		TXD6/ SMOSI6/ SSDA6/ TXD0/ SMOSI0/ SSDA0/ CTX0/ USB0_VBUSEN		VSYNC		IRQ2-DS	
H6	BSCANP										
H7		PJ3	EDACK1	MTIOC3C		CTS6#/ RTS6#/ SS6#/ CTS0#/ RTS0#/ SS0#/ SSITXD0	ET0_EXOUT	QMO-C/QIO0-C			
H8		PQ7									
H9		PN3									
H10		P73	CS3#	PO16			ET0_WOL		LCD_EXTCLK-A		

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (5/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
H11		PL0		TIC2	GTETRGA	SCK9/ RSPCKC	ET0_ERXD 0/ RMII0_RX D0				
H12	VCC										
H13	VSS										
H14		PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE10#	GTETRGB	CTS5#/ RTS5#/ SS5#/ MOSIA-B	ET0_EXOU T		LCD_DAT A2-B		
H15		PA5	A5	MTIOC6B/ TIOCB1/PO21	GTIOC0A	RSPCKA-B	ET0_LINK STA		LCD_DAT A3-B		
J1	EXTAL	P36									
J2	TDI	PF2				RXD1/ SMISO1/ SSCL1					
J3	TMS	PF3									
J4		P31		MTIOC4D/ TMCI2/PO9/ RTCIC1		CTS1#/ RTS1#/ SS1#/ SSLB0-A				IRQ1-DS	
J5		P30		MTIOC4B/ TMRI3/PO8/ RTCIC0/ POE8#		RXD1/ SMISO1/ SSCL1/ MISOB-A				IRQ0-DS	
J6		PH2			GTETRG C	SMOSI7/ SSDA7/ TXD7/MISOA					
J7		P15		MTIOC0B/ MTCLKB/ TIOCB2/ TCLKB/TMCI2/ PO13	GTETRGA	RXD1/ SMISO1/ SSCL1/ SCK3/CRX1-DS/ SSILRCK1		PIXD0		IRQ5	
J8		P53*1	BCLK								
J9		PK3			GTETRG D	RTS8#/ CTS8#/ SS8#/SSLB0	ET0_TX_E R				
J10		PL1		TOC2	GTETRGB	SMISO9/ SSCL9/ RXD9/ MOSIC	ET0_ERXD 1/ RMII0_RX D1				
J11		PN5						QSSL-C			
J12		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25		TXD4/ SMOSI4/ SSDA4/ TXD6/ SMOSI6/ SSDA6	ET0_ERXD 0/ RMII0_RX D0		LCD_TCO N3-B	IRQ4-DS	
J13		P71	A18/CS1#				ET0_MDIO / PMGI0_MD IO				
J14		PB0	A8	MTIC5W/ TIOCA3/PO24		RXD4/ SMISO4/ SSCL4/ RXD6/ SMISO6/ SSCL6	ET0_ERXD 1/ RMII0_RX D1		LCD_DAT A0-B	IRQ12	
J15		PA7	A7	TIOCB2/PO23		MISOA-B	ET0_WOL		LCD_DAT A1-B		
K1	CLKOUT2 5M	PH7			GTIOC0B						

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (6/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
K2	CLKOUT	PH6			GTIOC0A	SSLA3					
K3		PH4			GTADSM0	SSLA1					
K4		PH5			GTADSM1	SSLA2					
K5	TDO	PF0				TXD1/ SMOSI1/ SSDA1					
K6		PH1		TOC0	GTETRGB	SMISO7/ SSCL7/ RXD7/ MOSIA					
K7		P10	ALE	MTIC5W/ TMRI3						IRQ0	
K8		P50	WR0#/WR#			TXD2/ SMOSI2/ SSDA2/ SSLB1-A					
K9		PK1		TOC1	GTETRGB	SMISO8/ SSCL8/ RXD8/ MOSIB	ET0_COL				
K10		PL3			GTETRGD	RTS9#/ CTS9#/ SS9#/SSLC0	ET0_RX_CLK/ REF50CK0				
K11		PM2			GTETRGC	SMOSI10/ SSDA10/ TXD10		SDHI_D0-D/ QMO-A/QIO0-A			
K12	VSS										
K13		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE4#		SCK9/ RTS9#/ SCK11	ET0_ETXD0/ RMII0_TXD0		LCD_CLK-B		
K14		PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE11#		SCK4/SCK6	ET0_RX_ER/ RMII0_RX_ER		LCD_TCON1-B		
K15		P72	A19/CS2#				ET0_MDC/ PMGI0_MDC		LCD_DATA23-A		
L1		PH3			GTETRGD	RTS7#/ CTS7#/ SS7#/SSLA0					
L2		P27	CS7#	MTIOC2B/ TMCI3/PO7		SCK1/ RSPCKB-A					
L3	TCK	PF1				SCK1					
L4		P24	CS4#/ EDREQ1	MTIOC4A/ MTCLKA/ TIOCB4/ TMRI1/PO4		SCK3/ USB0_VBUSEN/SSIBCK1		SDHI_WP/ PIXCLK			
L5	VCC										
L6	CLKOUT25M	PJ2				TXD8/ SMOSI8/ SSDA8/ SSLC3-B			LCD_TCON2-A		
L7	VCC										
L8		P52	RD#			RXD2/ SMISO2/ SSCL2/ SSLB3-A					

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (7/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
L9		P81	EDACK0	MTIOC3D/ PO27	GTIOC0B	SMISO10/ SSCL10/ RXD10	ET0_ETXD0/ RMII0_TXD0	QIO3-A/ SDHI_CD/ MMC_D3-A	LCD_DATA13-A		
L10		PL7			GTIOC2B		ET0_MDIO/ PMGI0_MDIO				
L11		P77	CS7#	PO23		SMOSI11/ SSDA11/ TXD11	ET0_RX_ER/ RMII0_RX_ER	QSPCLK-A/ SDHI_CLK-A/ MMC_CLK-A	LCD_DATA17-A		
L12		PN4						QSPCLK-C			
L13	VCC										
L14		PB2	A10	TIOCC3/ TCLKC/PO26		CTS4#/ RTS4#/ SS4#/ CTS6#/ RTS6#/SS6#	ET0_RX_CLK/ REF50CK0		LCD_TCON2-B		
L15		PB4	A12	TIOCA4/PO28		CTS9#/ SS9#/SS11#/ CTS11#/ RTS11#	ET0_TX_EN/ RMII0_TXD_EN		LCD_TCON0-B		
M1		P26	CS6#	MTIOC2A/ TMO1/PO6		TXD1/ SMOSI1/ SSDA1/ CTS3#/ RTS3#/ SS3#/ MOSIB-A					
M2		P23	EDACK0	MTIOC3D/ MTCLKD/ TIOCD3/PO3	GTIOC0A	TXD3/ SMOSI3/ SSDA3/ CTS0#/ RTS0#/ SS0#/CTX1/ SSIBCK0		SDHI_D1-C/ PIXD7			
M3	CLKOUT	P25	CS5#/ EDACK1	MTIOC4C/ MTCLKB/ TIOCA4/PO5		RXD3/ SMISO3/ SSCL3/ SSIDATA1		SDHI_CD/ HSYNC			ADTRG0#
M4	VSS										
M5		PJ0		MTIOC6B		SCK8/ SSLC1-B			LCD_DATA0-A		
M6		P84		MTIOC6D					LCD_DATA2-A		
M7	VSS										
M8		P51	WR1#/ BC1#/ WAIT#			SCK2/ SSLB2-A					
M9		P83	EDACK1	MTIOC4C	GTIOC0A	SCK10/ SS10#/ CTS10#	ET0_CRS/ RMII0_CRS_DV		LCD_DATA8-A		
M10		PK0		TIC1	GTETRGA	SCK8/ RSPCKB	ET0_MDC/ PMGI0_MDC				
M11		PL5			GTADSM1	SSLC2	ET0_ETXD1/ RMII0_TXD1				
M12		PL6			GTIOC2A	SSLC3	ET0_TX_EN/ RMII0_TXD_EN				

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (8/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
M13		PM7			GTIOC3B		ET0_CRS/ RMII0_CRS_DV	SDHI_WP			
M14		PC0	A16	MTIOC3C/ TCLKC/PO17		CTS5#/ RTS5#/ SS5#/ SSLA1-A	ET0_ERXD3			IRQ14	
M15		PB6	A14	MTIOC3D/ TIOCA5/PO30		RXD9/ SMISO9/ SSCL9/ SMISO11/ SSCL11/ RXD11	ET0_ETXD1/ RMII0_TXD1				
N1		P22	EDREQ0	MTIOC3B/ MTCLKC/ TIOCC3/ TMO0/PO2	GTIOC1A	SCK0/ USB0_OVRCURB/ AUDIO_CLK		SDHI_D0-C/ PIXD6			
N2		PH0		TIC0	GTETRGA	SCK7/ RSPCKA					
N3		P86		MTIOC4D/ TIOCA0	GTIOC2B	SMISO10/ SSCL10/ RXD10		PIXD1			
N4		P85		MTIOC6C/ TIOCC0					LCD_DATA1-A		
N5		P13	WR2#/BC2#	MTIOC0B/ TIOCA5/ TMO3/PO13	GTADSM1	TXD2/ SMOSI2/ SSDA2/ SDA0[FM+]			LCD_TCON0-A	IRQ3	ADTRG1#
N6		PJ1		MTIOC6A		RXD8/ SMISO8/ SSCL8/ SSLC2-B			LCD_TCON3-A		
N7	CLKOUT25M	P56	EDACK1	MTIOC3C/ TIOCA1		SCK7/ RSPCKC-B			LCD_DATA4-A		
N8	VCC										
N9	UB	PC7	A23/CS0#	MTIOC3A/ MTCLKB/ TMO2/PO31/ TOC0/ CACREF	GTIOC3A	TXD8/ SMOSI8/ SSDA8/ SMOSI10/ SSDA10/ TXD10/ MISOA-A	ET0_COL	MMC_D7-A	LCD_DATA9-A	IRQ14	
N10		P80	EDREQ0	MTIOC3B/ PO26		SCK10/ RTS10#	ET0_TX_EN/ RMII0_TXD_EN	QIO2-A/ SDHI_WP/ MMC_D2-A	LCD_DATA14-A		
N11		PK2			GTETRGC	SMOSI8/ SSDA8/ TXD8/MISOB	ET0_RX_DV				
N12		P76	CS6#	PO22		SMISO11/ SSCL11/ RXD11	ET0_RX_CLK/ REF50CK0	QSSL-A/ SDHI_CMD-A/ MMC_CMD-A	LCD_DATA18-A		
N13		PM6			GTIOC3A		ET0_TX_CLK	SDHI_CD			
N14		PC1	A17	MTIOC3A/ TCLKD/PO18		SCK5/ SSLA2-A	ET0_ERXD2		LCD_DATA22-A	IRQ12	
N15		PB7	A15	MTIOC3B/ TIOCB5/PO31		TXD9/ SMOSI9/ SSDA9/ SMOSI11/ SSDA11/ TXD11	ET0_CRS/ RMII0_CRS_DV				
P1		PK7			GTIOC1B						

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (9/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
P2		P17		MTIOC3A/ MTIOC3B/ MTIOC4B/ TIOCB0/ TCLKD/TMO1/ PO15/POE8#	GTIOC0B	SCK1/TXD3/ SMOSI3/ SSDA3/ SDA2-DS/ SSITXD0		SDHI_D3-C/ PIXD3		IRQ7	ADTRG1#
P3		P20		MTIOC1A/ TIOCB3/ TMRI0/PO0		TXD0/ SMOSI0/ SSDA0/ SDA1/ USB0_ID/ SSIRXD0		SDHI_CMD-C/ PIXD4		IRQ8	
P4		P14		MTIOC3A/ MTCLKA/ TIOCB5/ TCLKA/TMRI2/ PO15	GTETRGD	CTS1#/ RTS1#/ SS1#/CTX1/ USB0_OVRCURA			LCD_CLK-A	IRQ4	
P5	VCC_USB										
P6	VSS_USB										
P7		P57				RXD7/ SMISO7/ SSCL7/ SSLC0-B			LCD_DATA3-A		
P8		P11		MTIC5V/ TMCI3		SCK2			LCD_DATA7-A	IRQ1	
P9	VSS										
P10		P82	EDREQ1	MTIOC4A/ PO28	GTIOC2A	SMOSI10/ SSDA10/ TXD10	ET0_ETXD1/ RMII0_TXD1	MMC_D4-A	LCD_DATA12-A		
P11		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMCI1/PO25/ POE0#	GTETRGC	SCK5/ CTS8#/ SS8#/SS10#/ CTS10#/ RTS10#/ SSLA0-A	ET0_TX_CLK	QMI-A/QIO1-A/SDHI_D1-A/ MMC_D1-A	LCD_DATA15-A		
P12		PL2			GTETRGC	SMOSI9/ SSDA9/ TXD9/ MISOC	ET0_RX_ER/ RMII0_RX_ER				
P13		PC2	A18	MTIOC4B/ TCLKA/PO21	GTIOC2B	RXD5/ SMISO5/ SSCL5/ SSLA3-A	ET0_RX_DV	SDHI_D3-A/ MMC_CD-A	LCD_DATA19-A		
P14		PM4			GTADSM0		ET0_ETXD2	SDHI_D2-D/ QIO2-A			
P15		PM3			GTETRGD	RTS10#/ CTS10#/ SS10#		SDHI_D1-D/ QMI-A/QIO1-A			
R1		P21		MTIOC1B/ MTIOC4A/ TIOCA3/ TMCI0/PO1	GTIOC2A	RXD0/ SMISO0/ SSCL0/ SCL1/ USB0_EXICEN/ SSILRCK0		SDHI_CLK-C/ PIXD5		IRQ9	
R2		P87		MTIOC4C/ TIOCA2	GTIOC1B	SMOSI10/ SSDA10/ TXD10		SDHI_D2-C/ PIXD2			

Table 1.5 List of Pin and Pin Functions (224-Pin LFBGA) (10/10)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
224-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
R3		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/ RTCOUT		TXD1/ SMOSI1/ SSDA1/ RXD3/ SMISO3/ SSCL3/ SCL2-DS/ USB0_VBUSEN/ USB0_VBUS/ USB0_OVRCURB				IRQ6	ADTRG0#
R4		P12	WR3#/BC3#	MTIC5U/ TMCI1	GTADSM0	RXD2/ SMISO2/ SSCL2/ SCL0[FM+]			LCD_TCON1-A	IRQ2	
R5						USB0_DM					
R6						USB0_DP					
R7		P54	D1[A1/D1]/ EDACK0/ ALE	MTIOC4B/ TMCI1		CTS2#/ RTS2#/ SS2#/ MOSIC-B/ CTX1	ET0_LINKSTA		LCD_DATA6-A		
R8		P55	D0[A0/D0]/ EDREQ0/ WAIT#	MTIOC4D/ TMO3		TXD7/ SMOSI7/ SSDA7/ MISOC-B/ CRX1	ET0_EXOUT		LCD_DATA5-A	IRQ10	
R9		PC6	D2[A2/D2]/ A22/CS1#	MTIOC3C/ MTCLKA/ TMCI2/PO30/ TIC0	GTIOC3B	RXD8/ SMISO8/ SSCL8/ SMISO10/ SSCL10/ RXD10/ MOSIA-A	ET0_ETXD3	MMC_D6-A	LCD_DATA10-A	IRQ13	
R10		PC5	D3[A3/D3]/ A21/CS2#/ WAIT#	MTIOC3B/ MTCLKD/ TMRI2/PO29	GTIOC1A	SCK8/ RTS8#/ SCK10/ RSPCKA-A	ET0_ETXD2	MMC_D5-A	LCD_DATA11-A		
R11		PC3	A19	MTIOC4D/ TCLKB/PO24	GTIOC1B	TXD5/ SMOSI5/ SSDA5	ET0_TX_ER	QMO-A/QIO0-A/SDHI_D0-A/ MMC_D0-A	LCD_DATA16-A		
R12		PL4			GTADSM0	SSLC1	ET0_ETXD0/ RMII0_TXD0				
R13		P75	CS5#	PO20		SCK11/ RTS11#	ET0_ERXD0/ RMII0_RXD0	SDHI_D2-A/ MMC_RES#-A	LCD_DATA20-A		
R14		P74	A20/CS4#	PO19		SS11#/ CTS11#	ET0_ERXD1/ RMII0_RXD1		LCD_DATA21-A		
R15		PM5			GTADSM1		ET0_ETXD3	SDHI_D3-D/ QIO3-A			

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

1.6.2 176-Pin LFBGA

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (1/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
A1	AVSS0										
A2	AVCC0										
A3	VREFL0										
A4		P42								IRQ10-DS	AN002
A5		P46								IRQ14-DS	AN006
A6	VCC										
A7	VSS										
A8		P94	D20/A20								
A9	VCC										
A10	TRSYNC1	P97	D23/A23								
A11		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#		SSLC2-A		QMO-B/QIO0-B/SDHI_D0-B/ MMC_D0-B	LCD_DATA18-B	IRQ6	AN106
A12		P60	CS0#								
A13		P63	CAS#/ D2[A2/D2]/ CS3#								
A14		PE1	D9[A9/D9]/ D1[A1/D1]	MTIOC4C/ MTIOC3B/ PO18	GTIOC1B	TXD12/ SMOSI12/ SSDA12/ TXDX12/ SIOX12/ SSLB2-B		MMC_D5-B	LCD_DATA15-B		ANEX1
A15		PE2	D10[A10/ D10]/D2[A2/ D2]	MTIOC4A/ PO23/TIC3	GTIOC0B	RXD12/ SMISO12/ SSCL12/ RXDX12/ SSLB3-B		MMC_D6-B	LCD_DATA14-B	IRQ7-DS	AN100
B1		P05				SSILRCK1				IRQ13	DA1
B2		P07								IRQ15	ADTRG0#
B3		P40								IRQ8-DS	AN000
B4		P41								IRQ9-DS	AN001
B5		P47								IRQ15-DS	AN007
B6		P91	D17/A17			SCK7					AN115
B7		P92	D18/A18	POE4#		RXD7/ SMISO7/ SSCL7					AN116
B8		PD1	D1[A1/D1]	MTIOC4B/ POE0#	GTIOC1A	MOSIC-A/ CTX0			LCD_DATA23-B	IRQ1	AN109
B9	TRDATA5	P96	D22/A22								
B10		PD4	D4[A4/D4]	MTIOC8B/ POE11#		SSLC0-A		QSSL-B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DATA20-B	IRQ4	AN112
B11	TRDATA7	PG1	D25								
B12	VSS										
B13		P64	WE#/D3[A3/ D3]/CS4#								
B14		PE0	D8[A8/D8]/ D0[A0/D0]	MTIOC3D	GTIOC2B	SCK12/ SSLB1-B		MMC_D4-B	LCD_DATA16-B		ANEX0
B15		PE3	D11[A11/ D11]/D3[A3/ D3]	MTIOC4B/ PO26/TOC3/ POE8#	GTIOC2A	CTS12#/ RTS12#/ SS12#	ET0_ERXD3	MMC_D7-B	LCD_DATA13-B		AN101
C1	AVSS1										

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (2/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
C2	AVCC1										
C3	VREFH0										
C4		P43								IRQ11-DS	AN003
C5		P45								IRQ13-DS	AN005
C6		P90	D16/A16			TXD7/ SMOSI7/ SSDA7					AN114
C7		PD0	D0[A0/D0]	POE4#	GTIOC1B				LCD_EXT CLK-B	IRQ0	AN108
C8		PD2	D2[A2/D2]	MTIOC4D/ TIC2	GTIOC0B	MISOC-A/ CRX0		QIO2-B/ SDHI_D2-B/ MMC_D2-B	LCD_DAT A22-B	IRQ2	AN110
C9		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	GTIOC0A	RSPCKC-A		QIO3-B/ SDHI_D3-B/ MMC_D3-B	LCD_DAT A21-B	IRQ3	AN111
C10	TRDATA6	PG0	D24								
C11	VCC										
C12		P62	RAS#/ D1[A1/D1]/ CS2#								
C13		PE4	D12[A12/ D12]/D4[A4/ D4]	MTIOC4D/ MTIOC1A/ PO28	GTIOC1A	SSLB0-B	ET0_ERXD 2		LCD_DAT A12-B		AN102
C14	VSS										
C15		P70	SDCLK								
D1		P01		TMCI0		RXD6/ SMISO6/ SSCL6/ SSIBCK0				IRQ9	AN119
D2		P02		TMCI1		SCK6/ SSIBCK1				IRQ10	AN120
D3		P03				SSIDATA1				IRQ11	DA0
D4		P00		TMRI0		TXD6/ SMOSI6/ SSDA6/ AUDIO_CLK				IRQ8	AN118
D5		P44								IRQ12-DS	AN004
D6		P93	D19/A19	POE0#		CTS7#/ RTS7#/SS7#					AN117
D7	TRDATA4	P95	D21/A21								
D8	VSS										
D9		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ MTCLKA/ POE10#		SSLC1-A		QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DAT A19-B	IRQ5	AN113
D10		PD7	D7[A7/D7]	MTIC5U/ POE0#		SSLC3-A		QMI-B/QIO1-B/SDHI_D1-B/ MMC_D1-B	LCD_DAT A17-B	IRQ7	AN107
D11		P61	SDCS#/ D0[A0/D0]/ CS1#								
D12		PE5	D13[A13/ D13]/D5[A5/ D5]	MTIOC4C/ MTIOC2B	GTIOC0A	RSPCKB-B	ET0_RX_C LK/ REF50CK0		LCD_DAT A11-B	IRQ5	AN103
D13	VCC										
D14		PE7	D15[A15/ D15]/D7[A7/ D7]	MTIOC6A/ TOC1	GTIOC3A	MISOB-B		SDHI_WP/ MMC_RES#-B	LCD_DAT A9-B	IRQ7	AN105

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (3/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
D15		P65	CKE/CS5#								
E1		PJ5		POE8#		CTS2#/ RTS2#/ SS2#/ SSIRXD0					
E2	EMLE										
E3		PF5	WAIT#			SSILRCK0				IRQ4	
E4	VSS										
E12		PE6	D14[A14/ D14]/D6[A6/ D6]	MTIOC6C/ TIC1	GTIOC3B	MOSIB-B		SDHI_CD/ MMC_CD-B	LCD_DAT A10-B	IRQ6	AN104
E13	TRDATA0	PG2	D26								
E14	TRDATA1	PG3	D27								
E15		P67	DQM1/ CS7#	MTIOC7C	GTIOC1B	CRX2				IRQ15	
F1	VBATT										
F2	VCL										
F3		PJ3	EDACK1	MTIOC3C		CTS6#/ RTS6#/ SS6#/ CTS0#/ RTS0#/ SS0#/ SSITXD0	ET0_EXOUT				
F4	BSCANP										
F12		P66	DQM0/ CS6#	MTIOC7D	GTIOC2B	CTX2					
F13	TRSYNC	PG4	D28								
F14		PA0	DQM2/ BC0#/A0	MTIOC4A/ MTIOC6D/ TIOCA0/PO16/ CACREF	GTIOC0B	SSLA1-B	ET0_TX_EN/ RMII0_TXD_EN		LCD_DAT A8-B		
F15	VSS										
G1	XCIN										
G2	XCOUT										
G3	MD/FINED										
G4	TRST#	PF4									
G12	TRCLK	PG5	D29								
G13	TRDATA2	PG6	D30								
G14		PA1	DQM3/A1	MTIOC0B/ MTCLKC/ MTIOC7B/ TIOCB0/PO17	GTIOC2A	SCK5/ SSLA2-B	ET0_WOL		LCD_DAT A7-B	IRQ11	
G15	VCC										
H1	XTAL	P37									
H2	VSS										
H3	RES#										
H4	UPSEL	P35								NMI	
H12		PA4	A4	MTIC5U/ MTCLKA/ TIOCA1/ TMRI0/PO20		TXD5/ SMOSI5/ SSDA5/ SSLA0-B	ET0_MDC/ PMGI0_MDC		LCD_DAT A4-B	IRQ5-DS	
H13		PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19		RXD5/ SMISO5/ SSCL5	ET0_MDIO/ PMGI0_MDIO		LCD_DAT A5-B	IRQ6-DS	

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (4/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
H14		PA2	A2	MTIOC7A/ PO18	GTIOC1A	RXD5/ SMISO5/ SSCL5/ SSLA3-B			LCD_DATA6-B		
H15	TRDATA3	PG7	D31								
J1	EXTAL	P36									
J2	VCC										
J3		P34		MTIOC0A/ TMCI3/PO12/ POE10#		SCK6/SCK0	ET0_LINKSTA			IRQ4	
J4	TMS	PF3									
J12		PA5	A5	MTIOC6B/ TIOCB1/PO21	GTIOC0A	RSPCKA-B	ET0_LINKSTA		LCD_DATA3-B		
J13	VSS										
J14		PA7	A7	TIOCB2/PO23		MISOA-B	ET0_WOL		LCD_DATA1-B		
J15		PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE10#	GTETRGB	CTS5#/ RTS5#/ SS5#/ MOSIA-B	ET0_EXOUT		LCD_DATA2-B		
K1		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE4#/ POE11#		RXD6/ SMISO6/ SSCL6/ RXD0/ SMISO0/ SSCL0/ CRX0		PCKO		IRQ3-DS	
K2		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/ POE10#		TXD6/ SMOSI6/ SSDA6/ TXD0/ SMOSI0/ SSDA0/ CTX0/ USB0_VBUSEN		VSYNC		IRQ2-DS	
K3	TDI	PF2				RXD1/ SMISO1/ SSCL1					
K4	TCK	PF1				SCK1					
K12		PB2	A10	TIOCC3/ TCLKC/PO26		CTS4#/ RTS4#/ SS4#/ CTS6#/ RTS6#/SS6#	ET0_RX_CLK/ REF50CK0		LCD_TCON2-B		
K13		P71	A18/CS1#				ET0_MDIO/ PMGI0_MDIO				
K14	VCC										
K15		PB0	A8	MTIC5W/ TIOCA3/PO24		RXD4/ SMISO4/ SSCL4/ RXD6/ SMISO6/ SSCL6	ET0_ERXD1/ RMII0_RXD1		LCD_DATA0-B	IRQ12	
L1		P31		MTIOC4D/ TMCI2/PO9/ RTCIC1		CTS1#/ RTS1#/ SS1#/ SSLB0-A				IRQ1-DS	

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (5/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
L2		P30		MTIOC4B/ TMRI3/PO8/ RTCIC0/ POE8#		RXD1/ SMISO1/ SSCL1/ MISOB-A				IRQ0-DS	
L3	TDO	PF0				TXD1/ SMOSI1/ SSDA1					
L4	CLKOUT	P25	CS5#/ EDACK1	MTIOC4C/ MTCLKB/ TIOCA4/PO5		RXD3/ SMISO3/ SSCL3/ SSIDATA1		SDHI_CD/ HSYNC			ADTRG0#
L12		PB6	A14	MTIOC3D/ TIOCA5/PO30		RXD9/ SMISO9/ SSCL9/ SMISO11/ SSCL11/ RXD11	ET0_ETXD1/ RMII0_TXD1				
L13		PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE11#		SCK4/SCK6	ET0_RX_ER/ RMII0_RX_ER		LCD_TCON1-B		
L14		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25		TXD4/ SMOSI4/ SSDA4/ TXD6/ SMOSI6/ SSDA6	ET0_ERXD0/ RMII0_RXD0		LCD_TCON3-B	IRQ4-DS	
L15		P72	A19/CS2#				ET0_MDC/ PMGI0_MDC		LCD_DATA23-A		
M1		P27	CS7#	MTIOC2B/ TMCI3/PO7		SCK1/ RSPCKB-A					
M2		P26	CS6#	MTIOC2A/ TMO1/PO6		TXD1/ SMOSI1/ SSDA1/ CTS3#/ RTS3#/ SS3#/ MOSIB-A					
M3		P24	CS4#/ EDREQ1	MTIOC4A/ MTCLKA/ TIOCB4/ TMRI1/PO4		SCK3/ USB0_VBUSEN/SSIBCK1		SDHI_WP/ PIXCLK			
M4		P86		MTIOC4D/ TIOCA0	GTIOC2B	SMISO10/ SSCL10/ RXD10		PIXD1			
M5	CLKOUT25M	PJ2				TXD8/ SMOSI8/ SSDA8/ SSLC3-B			LCD_TCON2-A		
M6		PJ1		MTIOC6A		RXD8/ SMISO8/ SSCL8/ SSLC2-B			LCD_TCON3-A		
M7		P85		MTIOC6C/ TIOCC0					LCD_DATA1-A		
M8		P55	D0[A0/D0]/ EDREQ0/ WAIT#	MTIOC4D/ TMO3		TXD7/ SMOSI7/ SSDA7/ MISOC-B/ CRX1	ET0_EXOUT		LCD_DATA5-A	IRQ10	
M9		P50	WR0#/WR#			TXD2/ SMOSI2/ SSDA2/ SSLB1-A					

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (6/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
M10		PC5	D3[A3/D3]/ A21/CS2#/ WAIT#	MTIOC3B/ MTCLKD/ TMRI2/PO29	GTIOC1A	SCK8/ RTS8#/ SCK10/ RSPCKA-A	ET0_ETXD 2	MMC_D5-A	LCD_DAT A11-A		
M11		P81	EDACK0	MTIOC3D/ PO27	GTIOC0B	SMISO10/ SSCL10/ RXD10	ET0_ETXD 0/ RMII0_TXD 0	QIO3-A/ SDHI_CD/ MMC_D3-A	LCD_DAT A13-A		
M12		P77	CS7#	PO23		SMOSI11/ SSDA11/ TXD11	ET0_RX_E R/ RMII0_RX_ ER	QSPCLK-A/ SDHI_CLK-A/ MMC_CLK-A	LCD_DAT A17-A		
M13		PB7	A15	MTIOC3B/ TIOCB5/PO31		TXD9/ SMOSI9/ SSDA9/ SMOSI11/ SSDA11/ TXD11	ET0_CRS/ RMII0_CR S_DV				
M14		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE4#		SCK9/ RTS9#/ SCK11	ET0_ETXD 0/ RMII0_TXD 0		LCD_CLK-B		
M15		PB4	A12	TIOCA4/PO28		CTS9#/ SS9#/SS11#/ CTS11#/ RTS11#	ET0_TX_E N/ RMII0_TXD _EN		LCD_TCO N0-B		
N1	VCC										
N2		P23	EDACK0	MTIOC3D/ MTCLKD/ TIOCD3/PO3	GTIOC0A	TXD3/ SMOSI3/ SSDA3/ CTS0#/ RTS0#/ SS0#/CTX1/ SSIBCK0		SDHI_D1-C/ PIXD7			
N3		P22	EDREQ0	MTIOC3B/ MTCLKC/ TIOCC3/ TMO0/PO2	GTIOC1A	SCK0/ USB0_OVRC URB/ AUDIO_CLK		SDHI_D0-C/ PIXD6			
N4		P15		MTIOC0B/ MTCLKB/ TIOCB2/ TCLKB/TMCI2/ PO13	GTETRGA	RXD1/ SMISO1/ SSCL1/ SCK3/CRX1-DS/ SSILRCK1		PIXD0		IRQ5	
N5		P12	WR3#/BC3#	MTIC5U/ TMCI1	GTADSM0	RXD2/ SMISO2/ SSCL2/ SCL0[FM+]			LCD_TCO N1-A	IRQ2	
N6		PJ0		MTIOC6B		SCK8/ SSLC1-B			LCD_DAT A0-A		
N7		P84		MTIOC6D					LCD_DAT A2-A		
N8		P54	D1[A1/D1]/ EDACK0/ ALE	MTIOC4B/ TMCI1		CTS2#/ RTS2#/ SS2#/ MOSIC-B/ CTX1	ET0_LINK STA		LCD_DAT A6-A		
N9		P51	WR1#/ BC1#/ WAIT#			SCK2/ SSLB2-A					

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (7/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
N10	UB	PC7	A23/CS0#	MTIOC3A/ MTCLKB/ TMO2/PO31/ TOC0/ CACREF	GTIOC3A	TXD8/ SMOSI8/ SSDA8/ SMOSI10/ SSDA10/ TXD10/ MISOA-A	ET0_COL	MMC_D7-A	LCD_DATA9-A	IRQ14	
N11		P82	EDREQ1	MTIOC4A/ PO28	GTIOC2A	SMOSI10/ SSDA10/ TXD10	ET0_ETXD1/ RMII0_TXD1	MMC_D4-A	LCD_DATA12-A		
N12		PC3	A19	MTIOC4D/ TCLKB/PO24	GTIOC1B	TXD5/ SMOSI5/ SSDA5	ET0_TX_ER	QMO-A/QIO0-A/SDHI_D0-A/ MMC_D0-A	LCD_DATA16-A		
N13		PC0	A16	MTIOC3C/ TCLKC/PO17		CTS5#/ RTS5#/ SS5#/ SSLA1-A	ET0_ERXD3			IRQ14	
N14		P73	CS3#	PO16			ET0_WOL		LCD_EXTCLK-A		
N15	VSS										
P1	VSS										
P2		P17		MTIOC3A/ MTIOC3B/ MTIOC4B/ TIOCB0/ TCLKD/TMO1/ PO15/POE8#	GTIOC0B	SCK1/TXD3/ SMOSI3/ SSDA3/ SDA2-DS/ SSITXD0		SDHI_D3-C/ PIXD3		IRQ7	ADTRG1#
P3		P87		MTIOC4C/ TIOCA2	GTIOC1B	SMOSI10/ SSDA10/ TXD10		SDHI_D2-C/ PIXD2			
P4		P14		MTIOC3A/ MTCLKA/ TIOCB5/ TCLKA/TMRI2/ PO15	GTETRGD	CTS1#/ RTS1#/ SS1#/CTX1/ USB0_OVRCURA			LCD_CLK-A	IRQ4	
P5	VCC_USB										
P6	VSS_USB										
P7		P57				RXD7/ SMISO7/ SSCL7/ SSLC0-B			LCD_DATA3-A		
P8		P10	ALE	MTIC5W/ TMRI3						IRQ0	
P9		P52	RD#			RXD2/ SMISO2/ SSCL2/ SSLB3-A					
P10		P83	EDACK1	MTIOC4C	GTIOC0A	SCK10/ SS10#/ CTS10#	ET0_CRS/ RMII0_CRS_DV		LCD_DATA8-A		
P11		PC6	D2[A2/D2]/ A22/CS1#	MTIOC3C/ MTCLKA/ TMCI2/PO30/ TIC0	GTIOC3B	RXD8/ SMISO8/ SSCL8/ SMISO10/ SSCL10/ RXD10/ MOSIA-A	ET0_ETXD3	MMC_D6-A	LCD_DATA10-A	IRQ13	
P12		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMCI1/PO25/ POE0#	GTETRGC	SCK5/ CTS8#/ SS8#/SS10#/ CTS10#/ RTS10#/ SSLA0-A	ET0_TX_CLK	QMI-A/QIO1-A/SDHI_D1-A/ MMC_D1-A	LCD_DATA15-A		

Table 1.6 List of Pin and Pin Functions (176-Pin LFBGA) (8/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFBGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
P13		PC2	A18	MTIOC4B/ TCLKA/PO21	GTIOC2B	RXD5/ SMISO5/ SSCL5/ SSLA3-A	ET0_RX_DV	SDHI_D3-A/ MMC_CD-A	LCD_DATA19-A		
P14		P75	CS5#	PO20		SCK11/ RTS11#	ET0_ERXD0/ RMII0_RXD0	SDHI_D2-A/ MMC_RES#-A	LCD_DATA20-A		
P15	VCC										
R1		P21		MTIOC1B/ MTIOC4A/ TIOCA3/ TMCI0/PO1	GTIOC2A	RXD0/ SMISO0/ SSCL0/ SCL1/ USB0_EXICEN/ SSILRCK0		SDHI_CLK-C/ PIXD5		IRQ9	
R2		P20		MTIOC1A/ TIOCB3/ TMRI0/PO0		TXD0/ SMOSI0/ SSDA0/ SDA1/ USB0_ID/ SSIRXD0		SDHI_CMD-C/ PIXD4		IRQ8	
R3		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/ RTCOUT		TXD1/ SMOSI1/ SSDA1/ RXD3/ SMISO3/ SSCL3/ SCL2-DS/ USB0_VBUSEN/ USB0_VBUS/ USB0_OVRCURB				IRQ6	ADTRG0#
R4		P13	WR2#/BC2#	MTIOC0B/ TIOCA5/ TMO3/PO13	GTADSM1	TXD2/ SMOSI2/ SSDA2/ SDA0[FM+]			LCD_TCON0-A	IRQ3	ADTRG1#
R5						USB0_DM					
R6						USB0_DP					
R7	CLKOUT25M	P56	EDACK1	MTIOC3C/ TIOCA1		SCK7/ RSPCKC-B			LCD_DATA4-A		
R8		P11		MTIC5V/ TMCI3		SCK2			LCD_DATA7-A	IRQ1	
R9		P53*1	BCLK								
R10	VSS										
R11	VCC										
R12		P80	EDREQ0	MTIOC3B/ PO26		SCK10/ RTS10#	ET0_TX_EN/ RMII0_TXD_EN	QIO2-A/ SDHI_WP/ MMC_D2-A	LCD_DATA14-A		
R13		P76	CS6#	PO22		SMISO11/ SSCL11/ RXD11	ET0_RX_CLK/ REF50CK0	QSSL-A/ SDHI_CMD-A/ MMC_CMD-A	LCD_DATA18-A		
R14		P74	A20/CS4#	PO19		SS11#/ CTS11#	ET0_ERXD1/ RMII0_RXD1		LCD_DATA21-A		
R15		PC1	A17	MTIOC3A/ TCLKD/PO18		SCK5/ SSLA2-A	ET0_ERXD2		LCD_DATA22-A	IRQ12	

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

1.6.3 176-Pin LFQFP

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (1/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
1	AVSS0										
2		P05				SSILRCK1				IRQ13	DA1
3	AVCC1										
4		P03				SSIDATA1				IRQ11	DA0
5	AVSS1										
6		P02		TMCI1		SCK6/ SSIBCK1				IRQ10	AN120
7		P01		TMCI0		RXD6/ SMISO6/ SSCL6/ SSIBCK0				IRQ9	AN119
8		P00		TMRI0		TXD6/ SMOSI6/ SSDA6/ AUDIO_CLK				IRQ8	AN118
9		PF5	WAIT#			SSILRCK0				IRQ4	
10	EMLE										
11		PJ5		POE8#		CTS2#/ RTS2#/ SS2#/ SSIRXD0					
12	VSS										
13		PJ3	EDACK1	MTIOC3C		CTS6#/ RTS6#/ SS6#/ CTS0#/ RTS0#/ SS0#/ SSITXD0	ET0_EXOUT				
14	VCL										
15	VBATT										
16	NC										
17	TRST#	PF4									
18	MD/FINED										
19	XCIN										
20	XCOUT										
21	RES#										
22	XTAL	P37									
23	VSS										
24	EXTAL	P36									
25	VCC										
26	UPSEL	P35								NMI	
27		P34		MTIOC0A/ TMCI3/PO12/ POE10#		SCK6/SCK0	ET0_LINKSTA			IRQ4	
28		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE4#/ POE11#		RXD6/ SMISO6/ SSCL6/ RXD0/ SMISO0/ SSCL0/ CRX0		PCKO		IRQ3-DS	

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (2/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
29		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/ POE10#		TXD6/ SMOSI6/ SSDA6/ TXD0/ SMOSI0/ SSDA0/ CTX0/ USB0_VBUS EN		VSYNC		IRQ2-DS	
30	TMS	PF3									
31	TDI	PF2				RXD1/ SMISO1/ SSCL1					
32		P31		MTIOC4D/ TMCI2/PO9/ RTCIC1		CTS1#/ RTS1#/ SS1#/ SSLB0-A				IRQ1-DS	
33		P30		MTIOC4B/ TMRI3/PO8/ RTCIC0/ POE8#		RXD1/ SMISO1/ SSCL1/ MISOB-A				IRQ0-DS	
34	TCK	PF1				SCK1					
35	TDO	PF0				TXD1/ SMOSI1/ SSDA1					
36		P27	CS7#	MTIOC2B/ TMCI3/PO7		SCK1/ RSPCKB-A					
37		P26	CS6#	MTIOC2A/ TMO1/PO6		TXD1/ SMOSI1/ SSDA1/ CTS3#/ RTS3#/ SS3#/ MOSIB-A					
38	CLKOUT	P25	CS5#/ EDACK1	MTIOC4C/ MTCLKB/ TIOCA4/PO5		RXD3/ SMISO3/ SSCL3/ SSIDATA1		SDHI_CD/ HSYNC			ADTRG0#
39	VCC										
40		P24	CS4#/ EDREQ1	MTIOC4A/ MTCLKA/ TIOCB4/ TMRI1/PO4		SCK3/ USB0_VBUS EN/SSIBCK1		SDHI_WP/ PIXCLK			
41	VSS										
42		P23	EDACK0	MTIOC3D/ MTCLKD/ TIOCD3/PO3	GTIOC0A	TXD3/ SMOSI3/ SSDA3/ CTS0#/ RTS0#/ SS0#/CTX1/ SSIBCK0		SDHI_D1-C/ PIXD7			
43		P22	EDREQ0	MTIOC3B/ MTCLKC/ TIOCC3/ TMO0/PO2	GTIOC1A	SCK0/ USB0_OVRC URB/ AUDIO_CLK		SDHI_D0-C/ PIXD6			
44		P21		MTIOC1B/ MTIOC4A/ TIOCA3/ TMCI0/PO1	GTIOC2A	RXD0/ SMISO0/ SSCL0/ SCL1/ USB0_EXIC EN/ SSILRCK0		SDHI_CLK-C/ PIXD5		IRQ9	

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (3/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
45		P20		MTIOC1A/ TIOCB3/ TMRI0/PO0		TXD0/ SMOSI0/ SSDA0/ SDA1/ USB0_ID/ SSIRXD0		SDHI_CMD-C/ PIXD4		IRQ8	
46		P17		MTIOC3A/ MTIOC3B/ MTIOC4B/ TIOCB0/ TCLKD/TMO1/ PO15/POE8#	GTIOC0B	SCK1/TXD3/ SMOSI3/ SSDA3/ SDA2-DS/ SSITXD0		SDHI_D3-C/ PIXD3		IRQ7	ADTRG1#
47		P87		MTIOC4C/ TIOCA2	GTIOC1B	SMOSI10/ SSDA10/ TXD10		SDHI_D2-C/ PIXD2			
48		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/ RTCOUT		TXD1/ SMOSI1/ SSDA1/ RXD3/ SMISO3/ SSCL3/ SCL2-DS/ USB0_VBUSEN/ USB0_VBUS/ USB0_OVRCURB				IRQ6	ADTRG0#
49		P86		MTIOC4D/ TIOCA0	GTIOC2B	SMISO10/ SSCL10/ RXD10		PIXD1			
50		P15		MTIOC0B/ MTCLKB/ TIOCB2/ TCLKB/TMCI2/ PO13	GTETRGA	RXD1/ SMISO1/ SSCL1/ SCK3/CRX1-DS/ SSILRCK1		PIXD0		IRQ5	
51		P14		MTIOC3A/ MTCLKA/ TIOCB5/ TCLKA/TMRI2/ PO15	GTETRGD	CTS1#/ RTS1#/ SS1#/CTX1/ USB0_OVRCURA			LCD_CLK-A	IRQ4	
52		P13	WR2#/BC2#	MTIOC0B/ TIOCA5/ TMO3/PO13	GTADSM1	TXD2/ SMOSI2/ SSDA2/ SDA0[FM+]			LCD_TCON0-A	IRQ3	ADTRG1#
53		P12	WR3#/BC3#	MTIC5U/ TMCI1	GTADSM0	RXD2/ SMISO2/ SSCL2/ SCL0[FM+]			LCD_TCON1-A	IRQ2	
54	VCC_USB										
55						USB0_DM					
56						USB0_DP					
57	VSS_USB										
58	CLKOUT25M	PJ2				TXD8/ SMOSI8/ SSDA8/ SSLC3-B			LCD_TCON2-A		
59		PJ1		MTIOC6A		RXD8/ SMISO8/ SSCL8/ SSLC2-B			LCD_TCON3-A		
60		PJ0		MTIOC6B		SCK8/ SSLC1-B			LCD_DATA0-A		
61		P85		MTIOC6C/ TIOCC0					LCD_DATA1-A		

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (4/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
62		P84		MTIOC6D					LCD_DATA2-A		
63		P57				RXD7/ SMISO7/ SSCL7/ SSLC0-B			LCD_DATA3-A		
64	CLKOUT25M	P56	EDACK1	MTIOC3C/ TIOCA1		SCK7/ RSPCKC-B			LCD_DATA4-A		
65		P55	D0[A0/D0]/ EDREQ0/ WAIT#	MTIOC4D/ TMO3		TXD7/ SMOSI7/ SSDA7/ MISOC-B/ CRX1	ET0_EXOUT		LCD_DATA5-A	IRQ10	
66		P54	D1[A1/D1]/ EDACK0/ ALE	MTIOC4B/ TMCI1		CTS2#/ RTS2#/ SS2#/ MOSIC-B/ CTX1	ET0_LINKSTA		LCD_DATA6-A		
67		P11		MTIC5V/ TMCI3		SCK2			LCD_DATA7-A	IRQ1	
68		P10	ALE	MTIC5W/ TMRI3						IRQ0	
69		P53*1	BCLK								
70		P52	RD#			RXD2/ SMISO2/ SSCL2/ SSLB3-A					
71		P51	WR1#/ BC1#/ WAIT#			SCK2/ SSLB2-A					
72		P50	WR0#/WR#			TXD2/ SMOSI2/ SSDA2/ SSLB1-A					
73	VSS										
74		P83	EDACK1	MTIOC4C	GTIOC0A	SCK10/ SS10#/ CTS10#	ET0_CRS/ RMII0_CRS_DV		LCD_DATA8-A		
75	VCC										
76	UB	PC7	A23/CS0#	MTIOC3A/ MTCLKB/ TMO2/PO31/ TOC0/ CACREF	GTIOC3A	TXD8/ SMOSI8/ SSDA8/ SMOSI10/ SSDA10/ TXD10/ MISOA-A	ET0_COL	MMC_D7-A	LCD_DATA9-A	IRQ14	
77		PC6	D2[A2/D2]/ A22/CS1#	MTIOC3C/ MTCLKA/ TMCI2/PO30/ TIC0	GTIOC3B	RXD8/ SMISO8/ SSCL8/ SMISO10/ SSCL10/ RXD10/ MOSIA-A	ET0_ETXD3	MMC_D6-A	LCD_DATA10-A	IRQ13	
78		PC5	D3[A3/D3]/ A21/CS2#/ WAIT#	MTIOC3B/ MTCLKD/ TMRI2/PO29	GTIOC1A	SCK8/ RTS8#/ SCK10/ RSPCKA-A	ET0_ETXD2	MMC_D5-A	LCD_DATA11-A		
79		P82	EDREQ1	MTIOC4A/ PO28	GTIOC2A	SMOSI10/ SSDA10/ TXD10	ET0_ETXD1/ RMII0_TXD1	MMC_D4-A	LCD_DATA12-A		
80		P81	EDACK0	MTIOC3D/ PO27	GTIOC0B	SMISO10/ SSCL10/ RXD10	ET0_ETXD0/ RMII0_TXD0	QIO3-A/ SDHI_CD/ MMC_D3-A	LCD_DATA13-A		

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (5/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
81		P80	EDREQ0	MTIOC3B/ PO26		SCK10/ RTS10#	ET0_TX_EN/ RMII0_TXD_EN	QIO2-A/ SDHI_WP/ MMC_D2-A	LCD_DATA14-A		
82		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMCI1/PO25/ POE0#	GTETRGC	SCK5/ CTS8#/ SS8#/SS10#/ CTS10#/ RTS10#/ SSLA0-A	ET0_TX_CLK	QMI-A/QIO1-A/SDHI_D1-A/ MMC_D1-A	LCD_DATA15-A		
83		PC3	A19	MTIOC4D/ TCLKB/PO24	GTIOC1B	TXD5/ SMOSI5/ SSDA5	ET0_TX_ER	QMO-A/QIO0-A/SDHI_D0-A/ MMC_D0-A	LCD_DATA16-A		
84		P77	CS7#	PO23		SMOSI11/ SSDA11/ TXD11	ET0_RX_ER/ RMII0_RX_ER	QSPCLK-A/ SDHI_CLK-A/ MMC_CLK-A	LCD_DATA17-A		
85		P76	CS6#	PO22		SMISO11/ SSCL11/ RXD11	ET0_RX_CLK/ REF50CK0	QSSL-A/ SDHI_CMD-A/ MMC_CMD-A	LCD_DATA18-A		
86		PC2	A18	MTIOC4B/ TCLKA/PO21	GTIOC2B	RXD5/ SMISO5/ SSCL5/ SSLA3-A	ET0_RX_DV	SDHI_D3-A/ MMC_CD-A	LCD_DATA19-A		
87		P75	CS5#	PO20		SCK11/ RTS11#	ET0_ERXD0/ RMII0_RXD0	SDHI_D2-A/ MMC_RES#-A	LCD_DATA20-A		
88		P74	A20/CS4#	PO19		SS11#/ CTS11#	ET0_ERXD1/ RMII0_RXD1		LCD_DATA21-A		
89		PC1	A17	MTIOC3A/ TCLKD/PO18		SCK5/ SSLA2-A	ET0_ERXD2		LCD_DATA22-A	IRQ12	
90	VCC										
91		PC0	A16	MTIOC3C/ TCLKC/PO17		CTS5#/ RTS5#/ SS5#/ SSLA1-A	ET0_ERXD3			IRQ14	
92	VSS										
93		P73	CS3#	PO16			ET0_WOL		LCD_EXTCLK-A		
94		PB7	A15	MTIOC3B/ TIOCB5/PO31		TXD9/ SMOSI9/ SSDA9/ SMOSI11/ SSDA11/ TXD11	ET0_CRS/ RMII0_CRS_DV				
95		PB6	A14	MTIOC3D/ TIOCA5/PO30		RXD9/ SMISO9/ SSCL9/ SMISO11/ SSCL11/ RXD11	ET0_ETXD1/ RMII0_TXD1				
96		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE4#		SCK9/ RTS9#/ SCK11	ET0_ETXD0/ RMII0_TXD0		LCD_CLK-B		
97		PB4	A12	TIOCA4/PO28		CTS9#/ SS9#/SS11#/ CTS11#/ RTS11#	ET0_TX_EN/ RMII0_TXD_EN		LCD_TCON0-B		

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (6/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
98		PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE11#		SCK4/SCK6	ET0_RX_ER/ RMII0_RX_ER		LCD_TCON1-B		
99		PB2	A10	TIOCC3/ TCLKC/PO26		CTS4#/ RTS4#/ SS4#/ CTS6#/ RTS6#/SS6#	ET0_RX_CLK/ REF50CK0		LCD_TCON2-B		
100		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25		TXD4/ SMOSI4/ SSDA4/ TXD6/ SMOSI6/ SSDA6	ET0_ERXD0/ RMII0_RXD0		LCD_TCON3-B	IRQ4-DS	
101		P72	A19/CS2#				ET0_MDC/ PMGI0_MDC		LCD_DATA23-A		
102		P71	A18/CS1#				ET0_MDIO/ PMGI0_MDIO				
103	VCC										
104		PB0	A8	MTIC5W/ TIOCA3/PO24		RXD4/ SMISO4/ SSCL4/ RXD6/ SMISO6/ SSCL6	ET0_ERXD1/ RMII0_RXD1		LCD_DATA0-B	IRQ12	
105	VSS										
106		PA7	A7	TIOCB2/PO23		MISOA-B	ET0_WOL		LCD_DATA1-B		
107		PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE10#	GTETRGB	CTS5#/ RTS5#/ SS5#/ MOSIA-B	ET0_EXOUT		LCD_DATA2-B		
108		PA5	A5	MTIOC6B/ TIOCB1/PO21	GTIOC0A	RSPCKA-B	ET0_LINKSTA		LCD_DATA3-B		
109		PA4	A4	MTIC5U/ MTCLKA/ TIOCA1/ TMRI0/PO20		TXD5/ SMOSI5/ SSDA5/ SSLA0-B	ET0_MDC/ PMGI0_MDC		LCD_DATA4-B	IRQ5-DS	
110		PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19		RXD5/ SMISO5/ SSCL5	ET0_MDIO/ PMGI0_MDIO		LCD_DATA5-B	IRQ6-DS	
111	TRDATA3	PG7	D31								
112		PA2	A2	MTIOC7A/ PO18	GTIOC1A	RXD5/ SMISO5/ SSCL5/ SSLA3-B			LCD_DATA6-B		
113	TRDATA2	PG6	D30								
114		PA1	DQM3/A1	MTIOC0B/ MTCLKC/ MTIOC7B/ TIOCB0/PO17	GTIOC2A	SCK5/ SSLA2-B	ET0_WOL		LCD_DATA7-B	IRQ11	
115	VCC										
116	TRCLK	PG5	D29								
117	VSS										

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (7/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
118		PA0	DQM2/ BC0#/A0	MTIOC4A/ MTIOC6D/ TIOCA0/PO16/ CACREF	GTIOC0B	SSLA1-B	ET0_TX_EN/ RMII0_TXD_EN		LCD_DATA8-B		
119	TRSYNC	PG4	D28								
120		P67	DQM1/ CS7#	MTIOC7C	GTIOC1B	CRX2				IRQ15	
121	TRDATA1	PG3	D27								
122		P66	DQM0/ CS6#	MTIOC7D	GTIOC2B	CTX2					
123	TRDATA0	PG2	D26								
124		P65	CKE/CS5#								
125		PE7	D15[A15/ D15]/D7[A7/ D7]	MTIOC6A/ TOC1	GTIOC3A	MISOB-B		SDHI_WP/ MMC_RES#-B	LCD_DATA9-B	IRQ7	AN105
126		PE6	D14[A14/ D14]/D6[A6/ D6]	MTIOC6C/ TIC1	GTIOC3B	MOSIB-B		SDHI_CD/ MMC_CD-B	LCD_DATA10-B	IRQ6	AN104
127	VCC										
128		P70	SDCLK								
129	VSS										
130		PE5	D13[A13/ D13]/D5[A5/ D5]	MTIOC4C/ MTIOC2B	GTIOC0A	RSPCKB-B	ET0_RX_CLK/ REF50CK0		LCD_DATA11-B	IRQ5	AN103
131		PE4	D12[A12/ D12]/D4[A4/ D4]	MTIOC4D/ MTIOC1A/ PO28	GTIOC1A	SSLB0-B	ET0_ERXD2		LCD_DATA12-B		AN102
132		PE3	D11[A11/ D11]/D3[A3/ D3]	MTIOC4B/ PO26/TOC3/ POE8#	GTIOC2A	CTS12#/ RTS12#/ SS12#	ET0_ERXD3	MMC_D7-B	LCD_DATA13-B		AN101
133		PE2	D10[A10/ D10]/D2[A2/ D2]	MTIOC4A/ PO23/TIC3	GTIOC0B	RXD12/ SMISO12/ SSCL12/ RXDX12/ SSLB3-B		MMC_D6-B	LCD_DATA14-B	IRQ7-DS	AN100
134		PE1	D9[A9/D9]/ D1[A1/D1]	MTIOC4C/ MTIOC3B/ PO18	GTIOC1B	TXD12/ SMOSI12/ SSDA12/ TXDX12/ SIOX12/ SSLB2-B		MMC_D5-B	LCD_DATA15-B		ANEX1
135		PE0	D8[A8/D8]/ D0[A0/D0]	MTIOC3D	GTIOC2B	SCK12/ SSLB1-B		MMC_D4-B	LCD_DATA16-B		ANEX0
136		P64	WE#/D3[A3/ D3]/CS4#								
137		P63	CAS#/ D2[A2/D2]/ CS3#								
138		P62	RAS#/ D1[A1/D1]/ CS2#								
139		P61	SDCS#/ D0[A0/D0]/ CS1#								
140	VSS										
141		P60	CS0#								
142	VCC										
143		PD7	D7[A7/D7]	MTIC5U/ POE0#		SSLC3-A		QMI-B/QIO1-B/SDHI_D1-B/ MMC_D1-B	LCD_DATA17-B	IRQ7	AN107

Table 1.7 List of Pin and Pin Functions (176-Pin LFQFP) (8/8)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
176-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
144	TRDATA7	PG1	D25								
145		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#		SSLC2-A		QMO-B/QIO0-B/SDHI_D0-B/ MMC_D0-B	LCD_DATA18-B	IRQ6	AN106
146	TRDATA6	PG0	D24								
147		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ MTCLKA/ POE10#		SSLC1-A		QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DATA19-B	IRQ5	AN113
148		PD4	D4[A4/D4]	MTIOC8B/ POE11#		SSLC0-A		QSSL-B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DATA20-B	IRQ4	AN112
149	TRSYNC1	P97	D23/A23								
150		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	GTIOC0A	RSPCKC-A		QIO3-B/ SDHI_D3-B/ MMC_D3-B	LCD_DATA21-B	IRQ3	AN111
151	VSS										
152	TRDATA5	P96	D22/A22								
153	VCC										
154		PD2	D2[A2/D2]	MTIOC4D/ TIC2	GTIOC0B	MISOC-A/ CRX0		QIO2-B/ SDHI_D2-B/ MMC_D2-B	LCD_DATA22-B	IRQ2	AN110
155	TRDATA4	P95	D21/A21								
156		PD1	D1[A1/D1]	MTIOC4B/ POE0#	GTIOC1A	MOSIC-A/ CTX0			LCD_DATA23-B	IRQ1	AN109
157		P94	D20/A20								
158		PD0	D0[A0/D0]	POE4#	GTIOC1B				LCD_EXTCLK-B	IRQ0	AN108
159		P93	D19/A19	POE0#		CTS7#/ RTS7#/SS7#					AN117
160		P92	D18/A18	POE4#		RXD7/ SMISO7/ SSCL7					AN116
161		P91	D17/A17			SCK7					AN115
162	VSS										
163		P90	D16/A16			TXD7/ SMOSI7/ SSDA7					AN114
164	VCC										
165		P47								IRQ15-DS	AN007
166		P46								IRQ14-DS	AN006
167		P45								IRQ13-DS	AN005
168		P44								IRQ12-DS	AN004
169		P43								IRQ11-DS	AN003
170		P42								IRQ10-DS	AN002
171		P41								IRQ9-DS	AN001
172	VREFL0										
173		P40								IRQ8-DS	AN000
174	VREFH0										
175	AVCC0										
176		P07								IRQ15	ADTRG0#

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

1.6.4 145-Pin TFLGA

Table 1.8 List of Pin and Pin Functions (145-Pin TFLGA) (1/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
145-Pin TFLGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
A1	AVSS0										
A2		P07								IRQ15	ADTRG0#
A3		P40								IRQ8-DS	AN000
A4		P42								IRQ10-DS	AN002
A5		P45								IRQ13-DS	AN005
A6		P90	A16			TXD7/ SMOSI7/ SSDA7					AN114
A7		P92	A18	POE4#		RXD7/ SMISO7/ SSCL7					AN116
A8		PD2	D2[A2/D2]	MTIOC4D/ TIC2	GTIOC0B	MISOC-A/ CRX0		QIO2-B/ SDHI_D2-B/ MMC_D2-B	LCD_DATA22-B	IRQ2	AN110
A9		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#		SSLC2-A		QMO-B/QIO0-B/SDHI_D0-B/ MMC_D0-B	LCD_DATA18-B	IRQ6	AN106
A10	VSS										
A11		P62	RAS#/ D1[A1/D1]/ CS2#								
A12		PE1	D9[A9/D9]/ D1[A1/D1]	MTIOC4C/ MTIOC3B/ PO18	GTIOC1B	TXD12/ SMOSI12/ SSDA12/ TXDX12/ SIOX12/ SSLB2-B		MMC_D5-B	LCD_DATA15-B		ANEX1
A13		PE3	D11[A11/ D11]/D3[A3/ D3]	MTIOC4B/ PO26/TOC3/ POE8#	GTIOC2A	CTS12#/ RTS12#/ SS12#	ET0_ERXD3	MMC_D7-B	LCD_DATA13-B		AN101
B1	AVCC1										
B2	AVCC0										
B3		P05				SSILRCK1				IRQ13	DA1
B4	VREFL0										
B5		P43								IRQ11-DS	AN003
B6		P47								IRQ15-DS	AN007
B7		P91	A17			SCK7					AN115
B8		PD0	D0[A0/D0]	POE4#	GTIOC1B				LCD_EXTCLK-B	IRQ0	AN108
B9		PD4	D4[A4/D4]	MTIOC8B/ POE11#		SSLC0-A		QSSL-B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DATA20-B	IRQ4	AN112
B10	VCC										
B11		P61	SDCS#/ D0[A0/D0]/ CS1#								
B12		PE2	D10[A10/ D10]/D2[A2/ D2]	MTIOC4A/ PO23/TIC3	GTIOC0B	RXD12/ SMISO12/ SSCL12/ RXDX12/ SSLB3-B		MMC_D6-B	LCD_DATA14-B	IRQ7-DS	AN100
B13		PE4	D12[A12/ D12]/D4[A4/ D4]	MTIOC4D/ MTIOC1A/ PO28	GTIOC1A	SSLB0-B	ET0_ERXD2		LCD_DATA12-B		AN102
C1	AVSS1										
C2		P02		TMCI1		SCK6/ SSIBCK1				IRQ10	AN120

Table 1.8 List of Pin and Pin Functions (145-Pin TFLGA) (2/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
145-Pin TFLGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
C3	VREFH0										
C4		P41								IRQ9-DS	AN001
C5		P46								IRQ14-DS	AN006
C6	VSS										
C7		PD1	D1[A1/D1]	MTIOC4B/ POE0#	GTIOC1A	MOSIC-A/ CTX0			LCD_DATA23-B	IRQ1	AN109
C8		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	GTIOC0A	RSPCKC-A		QIO3-B/ SDHI_D3-B/ MMC_D3-B	LCD_DATA21-B	IRQ3	AN111
C9		PD7	D7[A7/D7]	MTIC5U/ POE0#		SSLC3-A		QMI-B/QIO1-B/SDHI_D1-B/ MMC_D1-B	LCD_DATA17-B	IRQ7	AN107
C10		P63	CAS#/ D2[A2/D2]/ CS3#								
C11		PE0	D8[A8/D8]/ D0[A0/D0]	MTIOC3D	GTIOC2B	SCK12/ SSLB1-B		MMC_D4-B	LCD_DATA16-B		ANEX0
C12		P70	SDCLK								
C13	VSS										
D1		P00		TMRI0		TXD6/ SMOSI6/ SSDA6/ AUDIO_CLK				IRQ8	AN118
D2		PF5	WAIT#			SSILRCK0				IRQ4	
D3		P03				SSIDATA1				IRQ11	DA0
D4		P01		TMCI0		RXD6/ SMISO6/ SSCL6/ SSIBCK0				IRQ9	AN119
D5	VCC										
D6		P93	A19	POE0#		CTS7#/ RTS7#/SS7#					AN117
D7		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ MTCLKA/ POE10#		SSLC1-A		QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DATA19-B	IRQ5	AN113
D8		P60	CS0#								
D9		P64	WE#/ D3[A3/D3]/ CS4#								
D10		PE7	D15[A15/ D15]/D7[A7/ D7]	MTIOC6A/ TOC1	GTIOC3A	MISOB-B		SDHI_WP/ MMC_RES#-B	LCD_DATA9-B	IRQ7	AN105
D11	VCC										
D12		PE5	D13[A13/ D13]/D5[A5/ D5]	MTIOC4C/ MTIOC2B	GTIOC0A	RSPCKB-B	ET0_RX_CLK/ REF50CK0		LCD_DATA11-B	IRQ5	AN103
D13		PE6	D14[A14/ D14]/D6[A6/ D6]	MTIOC6C/ TIC1	GTIOC3B	MOSIB-B		SDHI_CD/ MMC_CD-B	LCD_DATA10-B	IRQ6	AN104
E1	VSS										
E2	VCL										
E3		PJ5		POE8#		CTS2#/ RTS2#/ SS2#/ SSIRXD0					
E4	EMLE										
E5		P44								IRQ12-DS	AN004

Table 1.8 List of Pin and Pin Functions (145-Pin TFLGA) (3/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
145-Pin TFLGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
E10		PA0	BC0#/A0	MTIOC4A/ MTIOC6D/ TIOCA0/PO16/ CACREF	GTIOC0B	SSLA1-B	ET0_TX_EN/ RMII0_TXD_EN		LCD_DATA8-B		
E11		P66	DQM0/ CS6#	MTIOC7D	GTIOC2B	CTX2					
E12		P65	CKE/CS5#								
E13		P67	DQM1/ CS7#	MTIOC7C	GTIOC1B	CRX2				IRQ15	
F1	XCIN										
F2	XCOUT										
F3		PJ3	EDACK1	MTIOC3C		CTS6#/ RTS6#/ SS6#/ CTS0#/ RTS0#/ SS0#/ SSITXD0	ET0_EXOUT				
F4	VBATT										
F10		PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19		RXD5/ SMISO5/ SSCL5	ET0_MDIO/ PMGI0_MDIO		LCD_DATA5-B	IRQ6-DS	
F11	VSS										
F12		PA1	A1	MTIOC0B/ MTCLKC/ MTIOC7B/ TIOCB0/PO17	GTIOC2A	SCK5/ SSLA2-B	ET0_WOL		LCD_DATA7-B	IRQ11	
F13		PA2	A2	MTIOC7A/ PO18	GTIOC1A	RXD5/ SMISO5/ SSCL5/ SSLA3-B			LCD_DATA6-B		
G1	XTAL	P37									
G2	RES#										
G3	MD/FINED										
G4	BSCANP										
G10		PA5	A5	MTIOC6B/ TIOCB1/PO21	GTIOC0A	RSPCKA-B	ET0_LINKSTA		LCD_DATA3-B		
G11		PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE10#	GTETRGB	CTS5#/ RTS5#/ SS5#/ MOSIA-B	ET0_EXOUT		LCD_DATA2-B		
G12	VCC										
G13		PA4	A4	MTIC5U/ MTCLKA/ TIOCA1/ TMRI0/PO20		TXD5/ SMOSI5/ SSDA5/ SSLA0-B	ET0_MDC/ PMGI0_MDC		LCD_DATA4-B	IRQ5-DS	
H1	EXTAL	P36									
H2	VCC										
H3	VSS										
H4	UPSEL	P35								NMI	
H10		P72	A19/CS2#				ET0_MDC/ PMGI0_MDC				
H11		P71	A18/CS1#				ET0_MDIO/ PMGI0_MDIO				

Table 1.8 List of Pin and Pin Functions (145-Pin TFLGA) (4/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
145-Pin TFLGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
H12		PB0	A8	MTIC5W/ TIOCA3/PO24		RXD4/ SMISO4/ SSCL4/ RXD6/ SMISO6/ SSCL6	ET0_ERXD1/ RMII0_RXD1		LCD_DATA0-B	IRQ12	
H13		PA7	A7	TIOCB2/PO23		MISOA-B	ET0_WOL		LCD_DATA1-B		
J1	TRST#	P34		MTIOC0A/ TMCI3/PO12/ POE10#		SCK6/SCK0	ET0_LINKSTA			IRQ4	
J2		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE4#/ POE11#		RXD6/ SMISO6/ SSCL6/ RXD0/ SMISO0/ SSCL0/ CRX0		PCKO		IRQ3-DS	
J3		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/ POE10#		TXD6/ SMOSI6/ SSDA6/ TXD0/ SMOSI0/ SSDA0/ CTX0/ USB0_VBUSEN		VSYNC		IRQ2-DS	
J4	TDI	P30		MTIOC4B/ TMRI3/PO8/ RTCIC0/ POE8#		RXD1/ SMISO1/ SSCL1/ MISOB-A				IRQ0-DS	
J10		PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE11#		SCK4/SCK6	ET0_RX_ER/ RMII0_RX_ER		LCD_TCON1-B		
J11		PB4	A12	TIOCA4/PO28		CTS9#/ SS9#/SS11#/ CTS11#/ RTS11#	ET0_TX_EN/ RMII0_TXD_EN		LCD_TCON0-B		
J12		PB2	A10	TIOCC3/ TCLKC/PO26		CTS4#/ RTS4#/ SS4#/ CTS6#/ RTS6#/SS6#	ET0_RX_CLK/ REF50CK0		LCD_TCON2-B		
J13		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25		TXD4/ SMOSI4/ SSDA4/ TXD6/ SMOSI6/ SSDA6	ET0_ERXD0/ RMII0_RXD0		LCD_TCON3-B	IRQ4-DS	
K1	TCK	P27	CS7#	MTIOC2B/ TMCI3/PO7		SCK1/ RSPCKB-A					
K2	TDO	P26	CS6#	MTIOC2A/ TMO1/PO6		TXD1/ SMOSI1/ SSDA1/ CTS3#/ RTS3#/ SS3#/ MOSIB-A					
K3	TMS	P31		MTIOC4D/ TMCI2/PO9/ RTCIC1		CTS1#/ RTS1#/ SS1#/ SSLB0-A				IRQ1-DS	
K4		P15		MTIOC0B/ MTCLKB/ TIOCB2/ TCLKB/TMCI2/ PO13	GTETRGA	RXD1/ SMISO1/ SSCL1/ SCK3/CRX1-DS/ SSILRCK1		PIXD0		IRQ5	

Table 1.8 List of Pin and Pin Functions (145-Pin TFLGA) (5/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
145-Pin TFLGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
K5	TRDATA2	P54	ALE/ D1[A1/D1]/ EDACK0	MTIOC4B/ TMCI1		CTS2#/ RTS2#/ SS2#/CTX1	ET0_LINK STA				
K6		P53*1	BCLK								
K7		P51	WR1#/ BC1#/ WAIT#			SCK2/ SSLB2-A					
K8	VCC										
K9	TRDATA0	P80	EDREQ0	MTIOC3B/ PO26		SCK10/ RTS10#	ET0_TX_EN/ RMII0_TXD_EN	QIO2-A/ SDHI_WP/ MMC_D2-A			
K10	TRDATA6	P76	CS6#	PO22		SMISO11/ SSCL11/ RXD11	ET0_RX_CLK/ REF50CK0	QSSL-A/ SDHI_CMD-A/ MMC_CMD-A			
K11		PB7	A15	MTIOC3B/ TIOCB5/PO31		TXD9/ SMOSI9/ SSDA9/ SMOSI11/ SSDA11/ TXD11	ET0_CRS/ RMII0_CRS_DV				
K12		PB6	A14	MTIOC3D/ TIOCA5/PO30		RXD9/ SMISO9/ SSCL9/ SMISO11/ SSCL11/ RXD11	ET0_ETXD1/ RMII0_TXD1				
K13		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE4#		SCK9/ RTS9#/ SCK11	ET0_ETXD0/ RMII0_TXD0		LCD_CLK-B		
L1	CLKOUT	P25	CS5#/ EDACK1	MTIOC4C/ MTCLKB/ TIOCA4/PO5		RXD3/ SMISO3/ SSCL3/ SSIDATA1		SDHI_CD/ HSYNC			ADTRG0#
L2		P23	EDACK0	MTIOC3D/ MTCLKD/ TIOCD3/PO3	GTIOC0A	TXD3/ SMOSI3/ SSDA3/ CTS0#/ RTS0#/ SS0#/CTX1/ SSIBCK0		SDHI_D1-C/ PIXD7			
L3		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/ RTCOUT		TXD1/ SMOSI1/ SSDA1/ RXD3/ SMISO3/ SSCL3/ SCL2-DS/ USB0_VBUSEN/ USB0_VBUS/ USB0_OVRCURB				IRQ6	ADTRG0#
L4		P24	CS4#/ EDREQ1	MTIOC4A/ MTCLKA/ TIOCB4/ TMRI1/PO4		SCK3/ USB0_VBUSEN/SSIBCK1		SDHI_WP/ PIXCLK			
L5		P13		MTIOC0B/ TIOCA5/ TMO3/PO13	GTADSM1	TXD2/ SMOSI2/ SSDA2/ SDA0[FM+]				IRQ3	ADTRG1#
L6	CLKOUT25M	P56	EDACK1	MTIOC3C/ TIOCA1		SCK7					

Table 1.8 List of Pin and Pin Functions (145-Pin TFLGA) (6/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
145-Pin TFLGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
L7		P52	RD#			RXD2/ SMISO2/ SSCL2/ SSLB3-A					
L8	TRCLK	P83	EDACK1	MTIOC4C	GTIOC0A	SCK10/ SS10#/ CTS10#	ET0_CRS/ RMII0_CRS_DV				
L9		PC5	D3[A3/D3]/ A21/CS2#/ WAIT#	MTIOC3B/ MTCLKD/ TMRI2/PO29	GTIOC1A	SCK8/ RTS8#/ SCK10/ RSPCKA-A	ET0_ETXD2	MMC_D5-A			
L10		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMCI1/PO25/ POE0#	GTETRGC	SCK5/ CTS8#/ SS8#/SS10#/ CTS10#/ RTS10#/ SSLA0-A	ET0_TX_CLK	QMI-A/ QIO1-A/ SDHI_D1-A/ MMC_D1-A			
L11		PC2	A18	MTIOC4B/ TCLKA/PO21	GTIOC2B	RXD5/ SMISO5/ SSCL5/ SSLA3-A	ET0_RX_DV	SDHI_D3-A/ MMC_CD-A			
L12	TRDATA4	P73	CS3#	PO16			ET0_WOL				
L13	VSS										
M1		P22	EDREQ0	MTIOC3B/ MTCLKC/ TIOCC3/ TMO0/PO2	GTIOC1A	SCK0/ USB0_OVRCURB/ AUDIO_CLK		SDHI_D0-C/ PIXD6			
M2		P17		MTIOC3A/ MTIOC3B/ MTIOC4B/ TIOCB0/ TCLKD/TMO1/ PO15/POE8#	GTIOC0B	SCK1/TXD3/ SMOSI3/ SSDA3/ SDA2-DS/ SSITXD0		SDHI_D3-C/ PIXD3		IRQ7	ADTRG1#
M3		P86		MTIOC4D/ TIOCA0	GTIOC2B	SMISO10/ SSCL10/ RXD10		PIXD1			
M4		P12		TMCI1	GTADSM0	RXD2/ SMISO2/ SSCL2/ SCL0[FM+]				IRQ2	
M5	VCC_USB										
M6	VSS_USB										
M7		P50	WR0#/WR#			TXD2/ SMOSI2/ SSDA2/ SSLB1-A					
M8		PC6	D2[A2/D2]/ A22/CS1#	MTIOC3C/ MTCLKA/ TMCI2/PO30/ TIC0	GTIOC3B	RXD8/ SMISO8/ SSCL8/ SMISO10/ SSCL10/ RXD10/ MOSIA-A	ET0_ETXD3	MMC_D6-A		IRQ13	
M9	TRDATA1	P81	EDACK0	MTIOC3D/ PO27	GTIOC0B	SMISO10/ SSCL10/ RXD10	ET0_ETXD0/ RMII0_TXD0	QIO3-A/ SDHI_CD/ MMC_D3-A			
M10	TRDATA7	P77	CS7#	PO23		SMOSI11/ SSDA11/ TXD11	ET0_RX_ER/ RMII0_RX_ER	QSPCLK-A/ SDHI_CLK-A/ MMC_CLK-A			
M11		PC0	A16	MTIOC3C/ TCLKC/PO17		CTS5#/ RTS5#/ SS5#/ SSLA1-A	ET0_ERXD3			IRQ14	

Table 1.8 List of Pin and Pin Functions (145-Pin TFLGA) (7/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
145-Pin TFLGA				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
M12		PC1	A17	MTIOC3A/ TCLKD/PO18		SCK5/ SSLA2-A	ET0_ERXD 2			IRQ12	
M13	VCC										
N1		P21		MTIOC1B/ MTIOC4A/ TIOCA3/ TMCI0/PO1	GTIOC2A	RXD0/ SMISO0/ SSCL0/ SCL1/ USB0_EXIC EN/ SSILRCK0		SDHI_CLK-C/ PIXD5		IRQ9	
N2		P20		MTIOC1A/ TIOCB3/ TMRI0/PO0		TXD0/ SMOSI0/ SSDA0/ SDA1/ USB0_ID/ SSIRXD0		SDHI_CMD-C/ PIXD4		IRQ8	
N3		P87		MTIOC4C/ TIOCA2	GTIOC1B	SMOSI10/ SSDA10/ TXD10		SDHI_D2-C/ PIXD2			
N4		P14		MTIOC3A/ MTCLKA/ TIOCB5/ TCLKA/TMRI2/ PO15	GTETRG D	CTS1#/ RTS1#/ SS1#/CTX1/ USB0_OVRC URA				IRQ4	
N5						USB0_DM					
N6						USB0_DP					
N7	TRDATA3	P55	D0[A0/D0]/ WAIT#/ EDREQ0	MTIOC4D/ TMO3		TXD7/ SMOSI7/ SSDA7/ CRX1	ET0_EXOU T			IRQ10	
N8	VSS										
N9	UB	PC7	A23/CS0#	MTIOC3A/ MTCLKB/ TMO2/PO31/ TOC0/ CACREF	GTIOC3A	TXD8/ SMOSI8/ SSDA8/ SMOSI10/ SSDA10/ TXD10/ MISOA-A	ET0_COL	MMC_D7-A		IRQ14	
N10	TRSYNC	P82	EDREQ1	MTIOC4A/ PO28	GTIOC2A	SMOSI10/ SSDA10/ TXD10	ET0_ETXD 1/ RMII0_TXD 1	MMC_D4-A			
N11		PC3	A19	MTIOC4D/ TCLKB/PO24	GTIOC1B	TXD5/ SMOSI5/ SSDA5	ET0_TX_E R	QMO-A/QIO0-A/SDHI_D0-A/ MMC_D0-A			
N12	TRSYNC1	P75	CS5#	PO20		SCK11/ RTS11#	ET0_ERXD 0/ RMII0_RX D0	SDHI_D2-A/ MMC_RES#-A			
N13	TRDATA5	P74	A20/CS4#	PO19		SS11#/ CTS11#	ET0_ERXD 1/ RMII0_RX D1				

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

1.6.5 144-Pin LFQFP

Table 1.9 List of Pin and Pin Functions (144-Pin LFQFP) (1/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
144-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
1	AVSS0										
2		P05				SSILRCK1				IRQ13	DA1
3	AVCC1										
4		P03				SSIDATA1				IRQ11	DA0
5	AVSS1										
6		P02		TMCI1		SCK6/ SSIBCK1				IRQ10	AN120
7		P01		TMCI0		RXD6/ SMISO6/ SSCL6/ SSIBCK0				IRQ9	AN119
8		P00		TMRI0		TXD6/ SMOSI6/ SSDA6/ AUDIO_CLK				IRQ8	AN118
9		PF5	WAIT#			SSILRCK0				IRQ4	
10	EMLE										
11		PJ5		POE8#		CTS2#/ RTS2#/ SS2#/ SSIRXD0					
12	VSS										
13		PJ3	EDACK1	MTIOC3C		CTS6#/ RTS6#/ SS6#/ CTS0#/ RTS0#/ SS0#/ SSITXD0	ET0_EXOUT				
14	VCL										
15	VBATT										
16	MD/FINED										
17	XCIN										
18	XCOUT										
19	RES#										
20	XTAL	P37									
21	VSS										
22	EXTAL	P36									
23	VCC										
24	UPSEL	P35								NMI	
25	TRST#	P34		MTIOC0A/ TMCI3/PO12/ POE10#		SCK6/SCK0	ET0_LINKSTA			IRQ4	
26		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE4#/ POE11#		RXD6/ SMISO6/ SSCL6/ RXD0/ SMISO0/ SSCL0/ CRX0		PCKO		IRQ3-DS	

Table 1.9 List of Pin and Pin Functions (144-Pin LFQFP) (2/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
144-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
27		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/ POE10#		TXD6/ SMOSI6/ SSDA6/ TXD0/ SMOSI0/ SSDA0/ CTX0/ USB0_VBUS EN		VSYNC		IRQ2-DS	
28	TMS	P31		MTIOC4D/ TMCI2/PO9/ RTCIC1		CTS1#/ RTS1#/ SS1#/ SSLB0-A				IRQ1-DS	
29	TDI	P30		MTIOC4B/ TMRI3/PO8/ RTCIC0/ POE8#		RXD1/ SMISO1/ SSCL1/ MISOB-A				IRQ0-DS	
30	TCK	P27	CS7#	MTIOC2B/ TMCI3/PO7		SCK1/ RSPCKB-A					
31	TDO	P26	CS6#	MTIOC2A/ TMO1/PO6		TXD1/ SMOSI1/ SSDA1/ CTS3#/ RTS3#/ SS3#/ MOSIB-A					
32	CLKOUT	P25	CS5#/ EDACK1	MTIOC4C/ MTCLKB/ TIOCA4/PO5		RXD3/ SMISO3/ SSCL3/ SSIDATA1		SDHI_CD/ HSYNC			ADTRG0#
33		P24	CS4#/ EDREQ1	MTIOC4A/ MTCLKA/ TIOCB4/ TMRI1/PO4		SCK3/ USB0_VBUS EN/SSIBCK1		SDHI_WP/ PIXCLK			
34		P23	EDACK0	MTIOC3D/ MTCLKD/ TIOCD3/PO3	GTIOC0A	TXD3/ SMOSI3/ SSDA3/ CTS0#/ RTS0#/ SS0#/CTX1/ SSIBCK0		SDHI_D1-C/ PIXD7			
35		P22	EDREQ0	MTIOC3B/ MTCLKC/ TIOCC3/ TMO0/PO2	GTIOC1A	SCK0/ USB0_OVRC URB/ AUDIO_CLK		SDHI_D0-C/ PIXD6			
36		P21		MTIOC1B/ MTIOC4A/ TIOCA3/ TMCI0/PO1	GTIOC2A	RXD0/ SMISO0/ SSCL0/ SCL1/ USB0_EXIC EN/ SSILRCK0		SDHI_CLK-C/ PIXD5		IRQ9	
37		P20		MTIOC1A/ TIOCB3/ TMRI0/PO0		TXD0/ SMOSI0/ SSDA0/ SDA1/ USB0_ID/ SSIRXD0		SDHI_CMD-C/ PIXD4		IRQ8	
38		P17		MTIOC3A/ MTIOC3B/ MTIOC4B/ TIOCB0/ TCLKD/TMO1/ PO15/POE8#	GTIOC0B	SCK1/TXD3/ SMOSI3/ SSDA3/ SDA2-DS/ SSITXD0		SDHI_D3-C/ PIXD3		IRQ7	ADTRG1#
39		P87		MTIOC4C/ TIOCA2	GTIOC1B	SMOSI10/ SSDA10/ TXD10		SDHI_D2-C/ PIXD2			

Table 1.9 List of Pin and Pin Functions (144-Pin LFQFP) (3/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
144-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
40		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/ RTCOUT		TXD1/ SMOSI1/ SSDA1/ RXD3/ SMISO3/ SSCL3/ SCL2-DS/ USB0_VBUSEN/ USB0_VBUS/ USB0_OVRCURB				IRQ6	ADTRG0#
41		P86		MTIOC4D/ TIOCA0	GTIOC2B	SMISO10/ SSCL10/ RXD10		PIXD1			
42		P15		MTIOC0B/ MTCLKB/ TIOCB2/ TCLKB/TMCI2/ PO13	GTETRGA	RXD1/ SMISO1/ SSCL1/ SCK3/CRX1-DS/ SSILRCK1		PIXD0		IRQ5	
43		P14		MTIOC3A/ MTCLKA/ TIOCB5/ TCLKA/TMRI2/ PO15	GTETRGD	CTS1#/ RTS1#/ SS1#/CTX1/ USB0_OVRCURA				IRQ4	
44		P13		MTIOC0B/ TIOCA5/ TMO3/PO13	GTADSM1	TXD2/ SMOSI2/ SSDA2/ SDA0[FM+]				IRQ3	ADTRG1#
45		P12		TMCI1	GTADSM0	RXD2/ SMISO2/ SSCL2/ SCL0[FM+]				IRQ2	
46	VCC_USB										
47						USB0_DM					
48						USB0_DP					
49	VSS_USB										
50	CLKOUT25M	P56	EDACK1	MTIOC3C/ TIOCA1		SCK7					
51	TRDATA3	P55	D0[A0/D0]/ WAIT#/ EDREQ0	MTIOC4D/ TMO3		TXD7/ SMOSI7/ SSDA7/ CRX1	ET0_EXOUT			IRQ10	
52	TRDATA2	P54	ALE/D1[A1/D1]/ EDACK0	MTIOC4B/ TMCI1		CTS2#/ RTS2#/ SS2#/CTX1	ET0_LINKSTA				
53		P53*1	BCLK								
54		P52	RD#			RXD2/ SMISO2/ SSCL2/ SSLB3-A					
55		P51	WR1#/ BC1#/ WAIT#			SCK2/ SSLB2-A					
56		P50	WR0#/WR#			TXD2/ SMOSI2/ SSDA2/ SSLB1-A					
57	VSS										
58	TRCLK	P83	EDACK1	MTIOC4C	GTIOC0A	SCK10/ SS10#/ CTS10#	ET0_CRS/ RMII0_CRS_DV				
59	VCC										

Table 1.9 List of Pin and Pin Functions (144-Pin LFQFP) (4/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
144-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
60	UB	PC7	A23/CS0#	MTIOC3A/ MTCLKB/ TMO2/PO31/ TOC0/ CACREF	GTIOC3A	TXD8/ SMOSI8/ SSDA8/ SMOSI10/ SSDA10/ TXD10/ MISOA-A	ET0_COL	MMC_D7-A		IRQ14	
61		PC6	D2[A2/D2]/ A22/CS1#	MTIOC3C/ MTCLKA/ TMCI2/PO30/ TIC0	GTIOC3B	RXD8/ SMISO8/ SSCL8/ SMISO10/ SSCL10/ RXD10/ MOSIA-A	ET0_ETXD3	MMC_D6-A		IRQ13	
62		PC5	D3[A3/D3]/ A21/CS2#/ WAIT#	MTIOC3B/ MTCLKD/ TMRI2/PO29	GTIOC1A	SCK8/ RTS8#/ SCK10/ RSPCKA-A	ET0_ETXD2	MMC_D5-A			
63	TRSYNC	P82	EDREQ1	MTIOC4A/ PO28	GTIOC2A	SMOSI10/ SSDA10/ TXD10	ET0_ETXD1/ RMII0_TXD1	MMC_D4-A			
64	TRDATA1	P81	EDACK0	MTIOC3D/ PO27	GTIOC0B	SMISO10/ SSCL10/ RXD10	ET0_ETXD0/ RMII0_TXD0	QIO3-A/ SDHI_CD/ MMC_D3-A			
65	TRDATA0	P80	EDREQ0	MTIOC3B/ PO26		SCK10/ RTS10#	ET0_TX_EN/ RMII0_TXD_EN	QIO2-A/ SDHI_WP/ MMC_D2-A			
66		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMCI1/PO25/ POE0#	GTETRGC	SCK5/ CTS8#/ SS8#/SS10#/ CTS10#/ RTS10#/ SSLA0-A	ET0_TX_CLK	QMI-A/ QIO1-A/ SDHI_D1-A/ MMC_D1-A			
67		PC3	A19	MTIOC4D/ TCLKB/PO24	GTIOC1B	TXD5/ SMOSI5/ SSDA5	ET0_TX_ER	QMO-A/QIO0-A/SDHI_D0-A/ MMC_D0-A			
68	TRDATA7	P77	CS7#	PO23		SMOSI11/ SSDA11/ TXD11	ET0_RX_ER/ RMII0_RX_ER	QSPCLK-A/ SDHI_CLK-A/ MMC_CLK-A			
69	TRDATA6	P76	CS6#	PO22		SMISO11/ SSCL11/ RXD11	ET0_RX_CLK/ REF50CK0	QSSL-A/ SDHI_CMD-A/ MMC_CMD-A			
70		PC2	A18	MTIOC4B/ TCLKA/PO21	GTIOC2B	RXD5/ SMISO5/ SSCL5/ SSLA3-A	ET0_RX_DV	SDHI_D3-A/ MMC_CD-A			
71	TRSYNC1	P75	CS5#	PO20		SCK11/ RTS11#	ET0_ERXD0/ RMII0_RXD0	SDHI_D2-A/ MMC_RES#-A			
72	TRDATA5	P74	A20/CS4#	PO19		SS11#/ CTS11#	ET0_ERXD1/ RMII0_RXD1				
73		PC1	A17	MTIOC3A/ TCLKD/PO18		SCK5/ SSLA2-A	ET0_ERXD2			IRQ12	
74	VCC										
75		PC0	A16	MTIOC3C/ TCLKC/PO17		CTS5#/ RTS5#/ SS5#/ SSLA1-A	ET0_ERXD3			IRQ14	
76	VSS										
77	TRDATA4	P73	CS3#	PO16			ET0_WOL				

Table 1.9 List of Pin and Pin Functions (144-Pin LFQFP) (5/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
144-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
78		PB7	A15	MTIOC3B/ TIOCB5/PO31		TXD9/ SMOSI9/ SSDA9/ SMOSI11/ SSDA11/ TXD11	ET0_CRS/ RMII0_CRS_DV				
79		PB6	A14	MTIOC3D/ TIOCA5/PO30		RXD9/ SMISO9/ SSCL9/ SMISO11/ SSCL11/ RXD11	ET0_ETXD1/ RMII0_TXD1				
80		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE4#		SCK9/ RTS9#/ SCK11	ET0_ETXD0/ RMII0_TXD0		LCD_CLK-B		
81		PB4	A12	TIOCA4/PO28		CTS9#/ SS9#/SS11#/ CTS11#/ RTS11#	ET0_TX_EN/ RMII0_TXD_EN		LCD_TCON0-B		
82		PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE11#		SCK4/SCK6	ET0_RX_ER/ RMII0_RX_ER		LCD_TCON1-B		
83		PB2	A10	TIOCC3/ TCLKC/PO26		CTS4#/ RTS4#/ SS4#/ CTS6#/ RTS6#/SS6#	ET0_RX_CLK/ REF50CK0		LCD_TCON2-B		
84		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25		TXD4/ SMOSI4/ SSDA4/ TXD6/ SMOSI6/ SSDA6	ET0_ERXD0/ RMII0_RXD0		LCD_TCON3-B	IRQ4-DS	
85		P72	A19/CS2#				ET0_MDC/ PMGI0_MDC				
86		P71	A18/CS1#				ET0_MDIO/ PMGI0_MDIO				
87		PB0	A8	MTIC5W/ TIOCA3/PO24		RXD4/ SMISO4/ SSCL4/ RXD6/ SMISO6/ SSCL6	ET0_ERXD1/ RMII0_RXD1		LCD_DATA0-B	IRQ12	
88		PA7	A7	TIOCB2/PO23		MISOA-B	ET0_WOL		LCD_DATA1-B		
89		PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE10#	GTETRGB	CTS5#/ RTS5#/ SS5#/ MOSIA-B	ET0_EXOUT		LCD_DATA2-B		
90		PA5	A5	MTIOC6B/ TIOCB1/PO21	GTIOC0A	RSPCKA-B	ET0_LINKSTA		LCD_DATA3-B		
91	VCC										
92		PA4	A4	MTIC5U/ MTCLKA/ TIOCA1/ TMRI0/PO20		TXD5/ SMOSI5/ SSDA5/ SSLA0-B	ET0_MDC/ PMGI0_MDC		LCD_DATA4-B	IRQ5-DS	
93	VSS										

Table 1.9 List of Pin and Pin Functions (144-Pin LFQFP) (6/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
144-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
94		PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19		RXD5/ SMISO5/ SSCL5	ET0_MDIO / PMGI0_MDIO		LCD_DATA5-B	IRQ6-DS	
95		PA2	A2	MTIOC7A/ PO18	GTIOC1A	RXD5/ SMISO5/ SSCL5/ SSLA3-B			LCD_DATA6-B		
96		PA1	A1	MTIOC0B/ MTCLKC/ MTIOC7B/ TIOCB0/PO17	GTIOC2A	SCK5/ SSLA2-B	ET0_WOL		LCD_DATA7-B	IRQ11	
97		PA0	BC0#/A0	MTIOC4A/ MTIOC6D/ TIOCA0/PO16/ CACREF	GTIOC0B	SSLA1-B	ET0_TX_EN/ RMII0_TXD_EN		LCD_DATA8-B		
98		P67	DQM1/ CS7#	MTIOC7C	GTIOC1B	CRX2				IRQ15	
99		P66	DQM0/ CS6#	MTIOC7D	GTIOC2B	CTX2					
100		P65	CKE/CS5#								
101		PE7	D15[A15/ D15]/D7[A7/ D7]	MTIOC6A/ TOC1	GTIOC3A	MISOB-B		SDHI_WP/ MMC_RES#-B	LCD_DATA9-B	IRQ7	AN105
102		PE6	D14[A14/ D14]/D6[A6/ D6]	MTIOC6C/ TIC1	GTIOC3B	MOSIB-B		SDHI_CD/ MMC_CD-B	LCD_DATA10-B	IRQ6	AN104
103	VCC										
104		P70	SDCLK								
105	VSS										
106		PE5	D13[A13/ D13]/D5[A5/ D5]	MTIOC4C/ MTIOC2B	GTIOC0A	RSPCKB-B	ET0_RX_CLK/ REF50CK0		LCD_DATA11-B	IRQ5	AN103
107		PE4	D12[A12/ D12]/D4[A4/ D4]	MTIOC4D/ MTIOC1A/ PO28	GTIOC1A	SSLB0-B	ET0_ERXD2		LCD_DATA12-B		AN102
108		PE3	D11[A11/ D11]/D3[A3/ D3]	MTIOC4B/ PO26/TOC3/ POE8#	GTIOC2A	CTS12#/ RTS12#/ SS12#	ET0_ERXD3	MMC_D7-B	LCD_DATA13-B		AN101
109		PE2	D10[A10/ D10]/D2[A2/ D2]	MTIOC4A/ PO23/TIC3	GTIOC0B	RXD12/ SMISO12/ SSCL12/ RXDX12/ SSLB3-B		MMC_D6-B	LCD_DATA14-B	IRQ7-DS	AN100
110		PE1	D9[A9/D9]/ D1[A1/D1]	MTIOC4C/ MTIOC3B/ PO18	GTIOC1B	TXD12/ SMOSI12/ SSDA12/ TXDX12/ SIOX12/ SSLB2-B		MMC_D5-B	LCD_DATA15-B		ANEX1
111		PE0	D8[A8/D8]/ D0[A0/D0]	MTIOC3D	GTIOC2B	SCK12/ SSLB1-B		MMC_D4-B	LCD_DATA16-B		ANEX0
112		P64	WE#/D3[A3/ D3]/CS4#								
113		P63	CAS#/ D2[A2/D2]/ CS3#								
114		P62	RAS#/ D1[A1/D1]/ CS2#								
115		P61	SDCS#/ D0[A0/D0]/ CS1#								
116	VSS										

Table 1.9 List of Pin and Pin Functions (144-Pin LFQFP) (7/7)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
144-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF, PDC)			
117		P60	CS0#								
118	VCC										
119		PD7	D7[A7/D7]	MTIC5U/ POE0#		SSLC3-A		QMI-B/ QIO1-B/ SDHI_D1-B/ MMC_D1-B	LCD_DATA17-B	IRQ7	AN107
120		PD6	D6[A6/D6]	MTIC5V/ MTIOC8A/ POE4#		SSLC2-A		QMO-B/QIO0-B/SDHI_D0-B/ MMC_D0-B	LCD_DATA18-B	IRQ6	AN106
121		PD5	D5[A5/D5]	MTIC5W/ MTIOC8C/ MTCLKA/ POE10#		SSLC1-A		QSPCLK-B/ SDHI_CLK-B/ MMC_CLK-B	LCD_DATA19-B	IRQ5	AN113
122		PD4	D4[A4/D4]	MTIOC8B/ POE11#		SSLC0-A		QSSL-B/ SDHI_CMD-B/ MMC_CMD-B	LCD_DATA20-B	IRQ4	AN112
123		PD3	D3[A3/D3]	MTIOC8D/ TOC2/POE8#	GTIOC0A	RSPCKC-A		QIO3-B/ SDHI_D3-B/ MMC_D3-B	LCD_DATA21-B	IRQ3	AN111
124		PD2	D2[A2/D2]	MTIOC4D/ TIC2	GTIOC0B	MISOC-A/ CRX0		QIO2-B/ SDHI_D2-B/ MMC_D2-B	LCD_DATA22-B	IRQ2	AN110
125		PD1	D1[A1/D1]	MTIOC4B/ POE0#	GTIOC1A	MOSIC-A/ CTX0			LCD_DATA23-B	IRQ1	AN109
126		PD0	D0[A0/D0]	POE4#	GTIOC1B				LCD_EXTCLK-B	IRQ0	AN108
127		P93	A19	POE0#		CTS7#/ RTS7#/SS7#					AN117
128		P92	A18	POE4#		RXD7/ SMISO7/ SSCL7					AN116
129		P91	A17			SCK7					AN115
130	VSS										
131		P90	A16			TXD7/ SMOSI7/ SSDA7					AN114
132	VCC										
133		P47								IRQ15-DS	AN007
134		P46								IRQ14-DS	AN006
135		P45								IRQ13-DS	AN005
136		P44								IRQ12-DS	AN004
137		P43								IRQ11-DS	AN003
138		P42								IRQ10-DS	AN002
139		P41								IRQ9-DS	AN001
140	VREFL0										
141		P40								IRQ8-DS	AN000
142	VREFH0										
143	AVCC0										
144		P07								IRQ15	ADTRG0#

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

1.6.6 100-Pin LFQFP

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (1/6)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
100-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF)			
1	AVCC1										
2	EMLE										
3	AVSS1										
4		PJ3	EDACK1	MTIOC3C		CTS6#/ RTS6#/ SS6#/ CTS0#/ RTS0#/ SS0#/ SSITXD0	ET0_EXOUT				
5	VCL										
6	VBATT										
7	MD/FINED										
8	XCIN										
9	XCOUT										
10	RES#										
11	XTAL	P37									
12	VSS										
13	EXTAL	P36									
14	VCC										
15	UPSEL	P35								NMI	
16	TRST#	P34		MTIOC0A/ TMCI3/PO12/ POE10#		SCK6/SCK0	ET0_LINKSTA			IRQ4	
17		P33	EDREQ1	MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE4#/ POE11#		RXD6/ SMISO6/ SSCL6/ RXD0/ SMISO0/ SSCL0/ CRX0				IRQ3-DS	
18		P32		MTIOC0C/ TIOCC0/ TMO3/PO10/ RTCIC2/ RTCOUT/ POE0#/ POE10#		TXD6/ SMOSI6/ SSDA6/ TXD0/ SMOSI0/ SSDA0/ CTX0/ USB0_VBUSEN				IRQ2-DS	
19	TMS	P31		MTIOC4D/ TMCI2/PO9/ RTCIC1		CTS1#/ RTS1#/ SS1#/ SSLB0-A				IRQ1-DS	
20	TDI	P30		MTIOC4B/ TMRI3/PO8/ RTCIC0/ POE8#		RXD1/ SMISO1/ SSCL1/ MISOB-A				IRQ0-DS	
21	TCK	P27	CS7#	MTIOC2B/ TMCI3/PO7		SCK1/ RSPCKB-A					
22	TDO	P26	CS6#	MTIOC2A/ TMO1/PO6		TXD1/ SMOSI1/ SSDA1/ CTS3#/ RTS3#/ SS3#/ MOSIB-A					

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (2/6)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
100-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF)			
23	CLKOUT	P25	CS5#/ EDACK1	MTIOC4C/ MTCLKB/ TIOCA4/PO5		RXD3/ SMISO3/ SSCL3/ SSIDATA1					ADTRG0#
24		P24	CS4#/ EDREQ1	MTIOC4A/ MTCLKA/ TIOCB4/ TMRI1/PO4		SCK3/ USB0_VBUS EN/SSIBCK1					
25		P23	EDACK0	MTIOC3D/ MTCLKD/ TIOCD3/PO3	GTIOC0A	TXD3/ SMOSI3/ SSDA3/ CTS0#/ RTS0#/ SS0#/CTX1/ SSIBCK0					
26		P22	EDREQ0	MTIOC3B/ MTCLKC/ TIOCC3/ TMO0/PO2	GTIOC1A	SCK0/ USB0_OVRC URB/ AUDIO_CLK					
27		P21		MTIOC1B/ MTIOC4A/ TIOCA3/ TMCI0/PO1	GTIOC2A	RXD0/ SMISO0/ SSCL0/ USB0_EXIC EN/ SSILRCK0/ SCL1				IRQ9	
28		P20		MTIOC1A/ TIOCB3/ TMRI0/PO0		TXD0/ SMOSI0/ SSDA0/ USB0_ID/ SSIRXD0/ SDA1				IRQ8	
29		P17		MTIOC3A/ MTIOC3B/ MTIOC4B/ TIOCB0/ TCLKD/TMO1/ PO15/POE8#	GTIOC0B	SCK1/TXD3/ SMOSI3/ SSDA3/ SDA2-DS/ SSITXD0				IRQ7	ADTRG1#
30		P16		MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/ RTCOUT		TXD1/ SMOSI1/ SSDA1/ RXD3/ SMISO3/ SSCL3/ SCL2-DS/ USB0_VBUS EN/ USB0_VBUS / USB0_OVRC URB				IRQ6	ADTRG0#
31		P15		MTIOC0B/ MTCLKB/ TIOCB2/ TCLKB/TMCI2/ PO13	GTETRGA	RXD1/ SMISO1/ SSCL1/ SCK3/ CRX1-DS/ SSILRCK1				IRQ5	
32		P14		MTIOC3A/ MTCLKA/ TIOCB5/ TCLKA/TMRI2/ PO15	GTETRG D	CTS1#/ RTS1#/ SS1#/CTX1/ USB0_OVRC URA				IRQ4	
33		P13		MTIOC0B/ TIOCA5/ TMO3/PO13	GTADSM1	TXD2/ SMOSI2/ SSDA2/ SDA0[FM+]				IRQ3	ADTRG1#
34		P12		TMCI1	GTADSM0	RXD2/ SMISO2/ SSCL2/ SCL0[FM+]				IRQ2	

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (3/6)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
100-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF)			
35	VCC_USB										
36						USB0_DM					
37						USB0_DP					
38	VSS_USB										
39		P55	D0[A0/D0]/ WAIT#/ EDREQ0	MTIOC4D/ TMO3		CRX1	ET0_EXOUT			IRQ10	
40		P54	ALE/ D1[A1/D1]/ EDACK0	MTIOC4B/ TMCI1		CTS2#/ RTS2#/ SS2#/CTX1	ET0_LINKSTA				
41		P53*1	BCLK								
42		P52	RD#			RXD2/ SMISO2/ SSCL2/ SSLB3-A					
43		P51	WR1#/ BC1#/ WAIT#			SCK2/ SSLB2-A					
44		P50	WR0#/WR#			TXD2/ SMOSI2/ SSDA2/ SSLB1-A					
45	UB	PC7	A23/CS0#	MTIOC3A/ MTCLKB/ TMO2/PO31/ TOC0/ CACREF	GTIOC3A	TXD8/ SMOSI8/ SSDA8/ SMOSI10/ SSDA10/ TXD10/ MISOA-A	ET0_COL			IRQ14	
46		PC6	D2[A2/D2]/ A22/CS1#	MTIOC3C/ MTCLKA/ TMCI2/PO30/ TIC0	GTIOC3B	RXD8/ SMISO8/ SSCL8/ SMISO10/ SSCL10/ RXD10/ MOSIA-A	ET0_ETXD3			IRQ13	
47		PC5	D3[A3/D3]/ A21/CS2#/ WAIT#	MTIOC3B/ MTCLKD/ TMRI2/PO29	GTIOC1A	SCK8/ RTS8#/ SCK10/ RSPCKA-A	ET0_ETXD2				
48		PC4	A20/CS3#	MTIOC3D/ MTCLKC/ TMCI1/PO25/ POE0#	GTETRGC	SCK5/ CTS8#/ SS8#/SS10#/ CTS10#/ RTS10#/ SSLA0-A	ET0_TX_CLK				
49		PC3	A19	MTIOC4D/ TCLKB/PO24	GTIOC1B	TXD5/ SMOSI5/ SSDA5	ET0_TX_ER				
50		PC2	A18	MTIOC4B/ TCLKA/PO21	GTIOC2B	RXD5/ SMISO5/ SSCL5/ SSLA3-A	ET0_RX_DV				
51		PC1	A17	MTIOC3A/ TCLKD/PO18		SCK5/ SSLA2-A	ET0_ERXD2			IRQ12	
52		PC0	A16	MTIOC3C/ TCLKC/PO17		CTS5#/ RTS5#/ SS5#/ SSLA1-A	ET0_ERXD3			IRQ14	
53		PB7	A15	MTIOC3B/ TIOCB5/PO31		TXD9/ SMOSI9/ SSDA9/ SMOSI11/ SSDA11/ TXD11	ET0_CRS/ RMII0_CRS_DV				

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (4/6)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
100-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF)			
54		PB6	A14	MTIOC3D/ TIOCA5/PO30		RXD9/ SMISO9/ SSCL9/ SMISO11/ SSCL11/ RXD11	ET0_ETXD 1/ RMII0_TXD 1				
55		PB5	A13	MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE4#		SCK9/ RTS9#/ SCK11	ET0_ETXD 0/ RMII0_TXD 0		LCD_CLK-B		
56		PB4	A12	TIOCA4/PO28		CTS9#/ SS9#/SS11#/ CTS11#/ RTS11#	ET0_TX_E N/ RMII0_TXD _EN		LCD_TCO N0-B		
57		PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE11#		SCK6	ET0_RX_E R/ RMII0_RX_ ER		LCD_TCO N1-B		
58		PB2	A10	TIOCC3/ TCLKC/PO26		CTS6#/ RTS6#/SS6#	ET0_RX_C LK/ REF50CK0		LCD_TCO N2-B		
59		PB1	A9	MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25		TXD6/ SMOSI6/ SSDA6	ET0_ERXD 0/ RMII0_RX D0		LCD_TCO N3-B	IRQ4-DS	
60	VCC										
61		PB0	A8	MTIC5W/ TIOCA3/PO24		RXD6/ SMISO6/ SSCL6	ET0_ERXD 1/ RMII0_RX D1		LCD_DAT A0-B	IRQ12	
62	VSS										
63		PA7	A7	TIOCB2/PO23		MISOA-B	ET0_WOL		LCD_DAT A1-B		
64		PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE10#	GTETRGB	CTS5#/ RTS5#/ SS5#/ MOSIA-B	ET0_EXOU T		LCD_DAT A2-B		
65		PA5	A5	MTIOC6B/ TIOCB1/PO21	GTIOC0A	RSPCKA-B	ET0_LINK STA		LCD_DAT A3-B		
66		PA4	A4	MTIC5U/ MTCLKA/ TIOCA1/ TMRI0/PO20		TXD5/ SMOSI5/ SSDA5/ SSLA0-B	ET0_MDC/ PMGI0_MD C		LCD_DAT A4-B	IRQ5-DS	
67		PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19		RXD5/ SMISO5/ SSCL5	ET0_MDIO / PMGI0_MD IO		LCD_DAT A5-B	IRQ6-DS	
68		PA2	A2	MTIOC7A/ PO18	GTIOC1A	RXD5/ SMISO5/ SSCL5/ SSLA3-B			LCD_DAT A6-B		
69		PA1	A1	MTIOC0B/ MTCLKC/ MTIOC7B/ TIOCB0/PO17	GTIOC2A	SCK5/ SSLA2-B	ET0_WOL		LCD_DAT A7-B	IRQ11	
70		PA0	BC0#/A0	MTIOC4A/ MTIOC6D/ TIOCA0/PO16/ CACREF	GTIOC0B	SSLA1-B	ET0_TX_E N/ RMII0_TXD _EN		LCD_DAT A8-B		
71		PE7	D15[A15/ D15]/D7[A7/ D7]	MTIOC6A/ TOC1	GTIOC3A	MISOB-B		SDHI_WP/ MMC_RES#-B	LCD_DAT A9-B	IRQ7	AN105

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (5/6)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
100-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF)			
72		PE6	D14[A14/D14]/D6[A6/D6]	MTIOC6C/TIC1	GTIOC3B	MOSIB-B		SDHI_CD/MMC_CD-B	LCD_DATA10-B	IRQ6	AN104
73		PE5	D13[A13/D13]/D5[A5/D5]	MTIOC4C/MTIOC2B	GTIOC0A	RSPCKB-B	ET0_RX_CLK/REF50CK0		LCD_DATA11-B	IRQ5	AN103
74		PE4	D12[A12/D12]/D4[A4/D4]	MTIOC4D/MTIOC1A/PO28	GTIOC1A	SSLB0-B	ET0_ERXD2		LCD_DATA12-B		AN102
75		PE3	D11[A11/D11]/D3[A3/D3]	MTIOC4B/PO26/TOC3/POE8#	GTIOC2A	CTS12#/RTS12#/SS12#	ET0_ERXD3	MMC_D7-B	LCD_DATA13-B		AN101
76		PE2	D10[A10/D10]/D2[A2/D2]	MTIOC4A/PO23/TIC3	GTIOC0B	RXD12/SMISO12/SSCL12/RXDX12/SSLB3-B		MMC_D6-B	LCD_DATA14-B	IRQ7-DS	AN100
77		PE1	D9[A9/D9]/D1[A1/D1]	MTIOC4C/MTIOC3B/PO18	GTIOC1B	TXD12/SMOSI12/SSDA12/TXDX12/SIOX12/SSLB2-B		MMC_D5-B	LCD_DATA15-B		ANEX1
78		PE0	D8[A8/D8]/D0[A0/D0]	MTIOC3D	GTIOC2B	SCK12/SSLB1-B		MMC_D4-B	LCD_DATA16-B		ANEX0
79		PD7	D7[A7/D7]	MTIC5U/POE0#		SSLC3-A		QMI-B/QIO1-B/SDHI_D1-B/MMC_D1-B	LCD_DATA17-B	IRQ7	AN107
80		PD6	D6[A6/D6]	MTIC5V/MTIOC8A/POE4#		SSLC2-A		QMO-B/QIO0-B/SDHI_D0-B/MMC_D0-B	LCD_DATA18-B	IRQ6	AN106
81		PD5	D5[A5/D5]	MTIC5W/MTIOC8C/MTCLKA/POE10#		SSLC1-A		QSPCLK-B/SDHI_CLK-B/MMC_CLK-B	LCD_DATA19-B	IRQ5	AN113
82		PD4	D4[A4/D4]	MTIOC8B/POE11#		SSLC0-A		QSSL-B/SDHI_CMD-B/MMC_CMD-B	LCD_DATA20-B	IRQ4	AN112
83		PD3	D3[A3/D3]	MTIOC8D/TOC2/POE8#	GTIOC0A	RSPCKC-A		QIO3-B/SDHI_D3-B/MMC_D3-B	LCD_DATA21-B	IRQ3	AN111
84		PD2	D2[A2/D2]	MTIOC4D/TIC2	GTIOC0B	MISOC-A/CRX0		QIO2-B/SDHI_D2-B/MMC_D2-B	LCD_DATA22-B	IRQ2	AN110
85		PD1	D1[A1/D1]	MTIOC4B/POE0#	GTIOC1A	MOSIC-A/CTX0			LCD_DATA23-B	IRQ1	AN109
86		PD0	D0[A0/D0]	POE4#	GTIOC1B				LCD_EXTCLK-B	IRQ0	AN108
87		P47								IRQ15-DS	AN007
88		P46								IRQ14-DS	AN006
89		P45								IRQ13-DS	AN005
90		P44								IRQ12-DS	AN004
91		P43								IRQ11-DS	AN003
92		P42								IRQ10-DS	AN002
93		P41								IRQ9-DS	AN001
94	VREFL0										
95		P40								IRQ8-DS	AN000
96	VREFH0										
97	AVCC0										
98		P07								IRQ15	ADTRG0#

Table 1.10 List of Pin and Pin Functions (100-Pin LFQFP) (6/6)

Pin Number	Power Supply Clock System Control	I/O Port	Bus EXDMAC	Timer		Communication		Memory I/F Camera I/F	GLCDC	Interrupt	A/D D/A
100-Pin LFQFP				(MTU, TPU, TMR, PPG, RTC, CMTW, POE, CAC)	(GPTW, POEG)	(SCI, RSPI, RIIC, CAN, USB, SSIE)	(ETHERC, PMGI)	(QSPI, SDHI, MMCIF)			
99	AVSS0										
100		P05				SSILRCK1				IRQ13	DA1

Note 1. P53 is multiplexed with the BCLK pin function, so cannot be used as an I/O port pin when the external bus is enabled.

2. CPU

The RXv3 CPU is based on the RXv3 instruction set architecture. Its instruction processing efficiency has been improved relative to that of the RXv2 CPU, so it delivers higher performance.
The RXv3 instruction set architecture (RXv3) provides upward compatibility from the RXv2 instruction set architecture (RXv2) and the RXv1 instruction set architecture (RXv1).


- Adoption of variable-length instruction format
  The CPU has short formats for frequently used instructions, facilitating the development of efficient programs that take up less memory.
- Powerful instruction set
  DSP instructions and floating-point operation instructions realize high-speed arithmetic processing.
- Versatile addressing modes
  The CPU has versatile addressing modes, with register-register operations, register-memory operations, and bitwise operations included. Data transfer between memory locations is also possible.

2.1 Features

- Minimum instruction execution rate: One clock cycle
- Address space: 4-Gbyte linear addresses
- Register set of the CPU
  General purpose: Sixteen 32-bit registers
  Control: Ten 32-bit registers
  Accumulator: Two 72-bit registers
- Variable-length instruction format (lengths from one to eight bytes)
- 113 instructions
  Standard provided instructions: 111
    Basic instructions: 77
    Single-precision floating point instructions: 11
    DSP instructions: 23
  Instructions for register bank save function: 2
- Processor modes
  Supervisor mode and user mode
- Vector tables
  Exception vector table and interrupt vector table
- Memory protection unit
- Data arrangement
  Selectable as little endian or big endian
- On-chip double-precision floating point coprocessor
  Double-precision floating-point processing instructions: 21

2.2 Register Set of the CPU

The CPU has sixteen general-purpose registers, ten control registers, and two accumulator used for DSP instructions.



Note 1. The stack pointer (SP) is switchable between the interrupt stack pointer (ISP) and user stack pointer (USP) by changing the value of the U bit in the PSW.

Figure 2.1 Register Set of the CPU

2.2.1 General-Purpose Registers (R0 to R15)


This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers.
R0, a general-purpose register, also functions as the stack pointer (SP).
The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2.2 Control Registers

This CPU has the following ten control registers.


- Interrupt stack pointer (ISP)
- User stack pointer (USP)
- Exception table register (EXTB)
- Interrupt table register (INTB)
- Program counter (PC)
- Processor status word (PSW)
- Backup PC (BPC)
- Backup PSW (BPSW)
- Fast interrupt vector register (FINTV)
- Single-precision floating-point status word (FPSW)

2.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)




The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2.2.2 Exception Table Register (EXTB)




The exception table register (EXTB) specifies the address where the exception vector table starts.

2.2.2.3 Interrupt Table Register (INTB)



The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

2.2.2.4 Program Counter (PC)



The program counter (PC) indicates the address of the instruction being executed.

2.2.2.5 Processor Status Word (PSW)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	IPL[3:0]				—	—	—	PM	—	—	U	I
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	O	S	Z	C
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	C	Carry Flag	0: No carry has occurred. 1: A carry has occurred.	R/W
b1	Z	Zero Flag	0: Result is non-zero. 1: Result is 0.	R/W
b2	S	Sign Flag	0: Result is a positive value or 0. 1: Result is a negative value.	R/W
b3	O	Overflow Flag	0: No overflow has occurred. 1: An overflow has occurred.	R/W
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	I*1	Interrupt Enable	0: Interrupt disabled. 1: Interrupt enabled.	R/W
b17	U*1	Stack Pointer Select	0: Interrupt stack pointer (ISP) is selected. 1: User stack pointer (USP) is selected.	R/W
b19, b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b20	PM*1, *2, *3	Processor Mode Select	0: Supervisor mode is selected. 1: User mode is selected.	R/W
b23 to b21	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b27 to b24	IPL[3:0]*1	Processor Interrupt Priority Level	b27 b24 0 0 0 0: Priority level 0 (lowest) 0 0 0 1: Priority level 1 0 0 1 0: Priority level 2 0 0 1 1: Priority level 3 0 1 0 0: Priority level 4 0 1 0 1: Priority level 5 0 1 1 0: Priority level 6 0 1 1 1: Priority level 7 1 0 0 0: Priority level 8 1 0 0 1: Priority level 9 1 0 1 0: Priority level 10 1 0 1 1: Priority level 11 1 1 0 0: Priority level 12 1 1 0 1: Priority level 13 1 1 1 0: Priority level 14 1 1 1 1: Priority level 15 (highest)	R/W
b31 to b28	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. In user mode, writing to the IPL[3:0], PM, U, and I bits by an MVTC or a POPC instruction is ignored. Writing to the IPL[3:0] bits by an MVTIPL instruction generates a privileged instruction exception.
Note 2. In supervisor mode, writing to the PM bit by an MVTC or a POPC instruction is ignored, but writing to the other bits is possible.
Note 3. Switching from supervisor mode to user mode requires execution of an RTE instruction after having set the PSW.PM bit saved on the stack to 1 or executing an RTFI instruction after having set the BPSW.PM bit to 1.

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

C Flag (Carry Flag)

This flag retains the state of the bit after a carry, borrow, or shift-out has occurred.

Z Flag (Zero Flag)

This flag is set to 1 if the result of an operation is 0; otherwise its value is set to 0.

S Flag (Sign Flag)

This flag is set to 1 if the result of an operation is negative; otherwise its value is set to 0.

O Flag (Overflow Flag)

This flag is set to 1 if the result of an operation overflows; otherwise its value is set to 0.

I Bit (Interrupt Enable)

This bit enables interrupt requests. When a WAIT instruction is executed, the value of this bit becomes 1. It becomes 0 when an exception is accepted.

U Bit (Stack Pointer Select)

This bit specifies the stack pointer as either the ISP or USP. When an exception request is accepted, this bit is set to 0. When the processor mode is switched from supervisor mode to user mode, this bit is set to 1.


PM Bit (Processor Mode Select)

This bit specifies the processor mode. When an exception is accepted, the value of this bit becomes 0.

IPL[3:0] Bits (Processor Interrupt Priority Level)

The IPL[3:0] bits specify the processor interrupt priority level as one of sixteen levels from zero to fifteen, wherein priority level zero is the lowest and priority level fifteen the highest. When the priority level of a requested interrupt is higher than the processor interrupt priority level, the interrupt is enabled. Setting the IPL[3:0] bits to level fifteen (Fh) disables all interrupt requests. The IPL[3:0] bits are set to level fifteen (Fh) when a non-maskable interrupt is generated. When interrupts in general are generated, the bits are set to the priority levels of accepted interrupts.


2.2.2.6 Backup PC (BPC)



Value after reset: Undefined

The backup PC (BPC) is provided to speed up response to interrupts.
After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.


2.2.2.7 Backup PSW (BPSW)



Value after reset: Undefined

The backup PSW (BPSW) is provided to speed up response to interrupts.
After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

2.2.2.8 Fast Interrupt Vector Register (FINTV)



Value after reset: Undefined

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.
The FINTV register specifies a branch destination address when a fast interrupt has been generated.

2.2.2.9 Single-Precision Floating-Point Status Word (FPSW)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	FS	FX	FU	FZ	FO	FV	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	EX	EU	EZ	EO	EV	—	DN	CE	CX	CU	CZ	CO	CV	RM[1:0]	
Value after reset:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	RM[1:0]	Single-Precision Floating-Point Rounding-Mode Setting	b1 b0 0 0: Rounding towards the nearest value 0 1: Rounding towards 0 1 0: Rounding towards +∞ 1 1: Rounding towards –∞	R/W
b2	CV	Invalid Operation Cause Flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.	R/(W) *1
b3	CO	Overflow Cause Flag	0: No overflow has occurred. 1: Overflow has occurred.	R/(W) *1
b4	CZ	Division-by-Zero Cause Flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.	R/(W) *1
b5	CU	Underflow Cause Flag	0: No underflow has occurred. 1: Underflow has occurred.	R/(W) *1
b6	CX	Inexact Cause Flag	0: No inexact exception has been generated. 1: Inexact exception has been generated.	R/(W) *1
b7	CE	Unimplemented Processing Cause Flag	0: No unimplemented processing has been encountered. 1: Unimplemented process has been encountered.	R/(W) *1
b8	DN	0 Flush Bit of Denormalized Number	0: A denormalized number is handled as a denormalized number. 1: A denormalized number is handled as 0.*2	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	EV	Invalid Operation Exception Enable	0: Invalid operation exception is masked. 1: Invalid operation exception is enabled.	R/W
b11	EO	Overflow Exception Enable	0: Overflow exception is masked. 1: Overflow exception is enabled.	R/W
b12	EZ	Division-by-Zero Exception Enable	0: Division-by-zero exception is masked. 1: Division-by-zero exception is enabled.	R/W
b13	EU	Underflow Exception Enable	0: Underflow exception is masked. 1: Underflow exception is enabled.	R/W
b14	EX	Inexact Exception Enable	0: Inexact exception is masked. 1: Inexact exception is enabled.	R/W
b25 to b15	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b26	FV*3	Invalid Operation Flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.*8	R/W
b27	FO*4	Overflow Flag	0: No overflow has occurred. 1: Overflow has occurred.*8	R/W
b28	FZ*5	Division-by-Zero Flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.*8	R/W
b29	FU*6	Underflow Flag	0: No underflow has occurred. 1: Underflow has occurred.*8	R/W
b30	FX*7	Inexact Flag	0: No inexact exception has been generated. 1: Inexact exception has been generated.*8	R/W
b31	FS	Single-Precision Floating-Point Error Summary Flag	This bit reflects the logical OR of the FU, FZ, FO, and FV flags.	R

Note 1. Writing 0 to the bit clears it. Writing 1 to the bit does not affect its value.
Note 2. Positive denormalized numbers are treated as +0, negative denormalized numbers as –0.
Note 3. When the EV bit is set to 0, the FV flag is enabled.
Note 4. When the EO bit is set to 0, the FO flag is enabled.
Note 5. When the EZ bit is set to 0, the FZ flag is enabled.
Note 6. When the EU bit is set to 0, the FU flag is enabled.
Note 7. When the EX bit is set to 0, the FX flag is enabled.
Note 8. Once the bit has been set to 1, this value is retained until it is set to 0 by software.

The single-precision floating-point status word (FPSW) indicates the results of single-precision floating-point arithmetic operations.
When the corresponding exception handling enable bits (Ej) are set to enable processing of the exceptions (Ej = 1), the Cj flags can be used by the exception handling routine to identify the source of that exception. If handling of an exception is masked (Ej = 0), the Fj flag can be used to check for the generation of the exception at the end of a sequence of processing. The Fj flags operate in an accumulative fashion (j = X, U, Z, O, or V).

RM[1:0] Bits (Single-Precision Floating-Point Rounding-Mode Setting)

These bits specify the single-precision floating-point rounding-mode.

Explanation of Single-Precision Floating-Point Rounding Modes

- Rounding towards the nearest value (the default behavior): An inexact result is rounded to the available value that is closest to the result of a hypothetical calculation with infinite precision. If two available values are equally close, rounding is to the even alternative.
- Rounding towards 0: An inexact result is rounded to the smallest available absolute value, i.e. in the direction of zero (simple truncation).
- Rounding towards +∞: An inexact result is rounded to the nearest available value in the direction of positive infinity.
- Rounding towards –∞: An inexact result is rounded to the nearest available value in the direction of negative infinity.

(1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
(2) Modes such as rounding towards 0, rounding towards +∞, and rounding towards –∞ are used to ensure precision when interval arithmetic is employed.

CV Flag (Invalid Operation Cause Flag), CO Flag (Overflow Cause Flag), CZ Flag (Division-by-Zero Cause Flag), CU Flag (Underflow Cause Flag), CX Flag (Inexact Cause Flag), and CE Flag (Unimplemented Processing Cause Flag)

Single-precision floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further single-precision floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (CE) is set to 1.

- If an exception or processing that is not implemented is not encountered in the execution of a single-precision floating-point arithmetic instruction, the corresponding flags become 0.
- When 0 is written to the bit by the MVTC and POPC instructions, the bit is set to 0; the bit retains the previous value when 1 is written by the instruction.

DN Bit (0 Flush Bit of Denormalized Number)

When this bit is set to 0, a denormalized number is handled as a denormalized number. When this bit is set to 1, a denormalized number is handled as 0.

EV Bit (Invalid Operation Exception Enable), EO Bit (Overflow Exception Enable), EZ Bit (Division-by-Zero Exception Enable), EU Bit (Underflow Exception Enable), and EX Bit (Inexact Exception Enable)

When any of five single-precision floating-point exceptions specified in the IEEE754 standard is generated by the single-precision floating-point operation instruction, the bit decides whether the CPU will start handling the exception. When the bit is set to 0, the exception handling is masked; when the bit is set to 1, the exception handling is enabled.

FV Flag (Invalid Operation Flag), FO Flag (Overflow Flag), FZ Flag (Division-by-Zero Flag), FU Flag (Underflow Flag), and FX Flag (Inexact Flag)

While the exception handling enable bit (Ej) is 0 (exception handling is masked), if any of five single-precision floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1.

- When Ej is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1, it remains 1 until it is set to 0 by software (accumulation flag).

FS Flag (Single-Precision Floating-Point Error Summary Flag)


This bit reflects the logical OR of the FU, FZ, FO, and FV flags.

2.2.3 Accumulator

The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU, MVTACHI, and MVTACLO instructions write data to bits 95 to 64, the higher-order 32 bits (bits 63 to 32), and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator. The MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), higher-order 32 bits (bits 63 to 32), the middle 32 bits (bits 47 to 16), and the lower-order 32 bits (bits 31 to 0), respectively.



Note: The value of bit 71 is sign extended for bits 95 to 72 and the extended value is always read. Writing to this area is ignored.

2.3 Processor Mode

The CPU supports two processor modes, supervisor and user. These processor modes and the memory protection function enable the realization of a hierarchical CPU resource protection and memory protection mechanism. Each processor mode imposes a level on rights of access to memory and the instructions that can be executed. Supervisor mode carries greater rights than user mode. The initial state after a reset is supervisor mode.

2.3.1 Supervisor Mode

In supervisor mode, all CPU resources are accessible and all instructions are available. However, writing to the processor mode select bit (PM) in the processor status word (PSW) by executing an MVTC or a POPC instruction will be ignored. For details on how to write to the PM bit, refer to section 2.2.2.5, Processor Status Word (PSW).

2.3.2 User Mode

In user mode, write access to the CPU resources listed below is restricted. The restriction applies to any instruction capable of write access.

- Some bits (bits IPL[3:0], PM, U, and I) in the processor status word (PSW)
- Interrupt stack pointer (ISP)
- Exception table register (EXTB)
- Interrupt table register (INTB)
- Backup PSW (BPSW)
- Backup PC (BPC)
- Fast interrupt vector register (FINTV)

2.3.3 Privileged Instruction

Privileged instructions can only be executed in supervisor mode. Executing a privileged instruction in user mode produces a privileged instruction exception. Privileged instructions include the RTFI, MVTIPL, RTE, WAIT, SAVE, and RSTR instructions.

2.3.4 Switching Between Processor Modes

Manipulating the processor mode select bit (PM) in the processor status word (PSW) switches the processor mode. However, rewriting to the PM bit by executing an MVTC or a POPC instruction is prohibited. Switch the processor mode by following the procedures described below.

(1) Switching from user mode to supervisor mode

After an exception has been generated, the PSW.PM bit is set to 0 and the CPU switches to supervisor mode. The hardware pre-processing is executed in supervisor mode. The state of the processor mode before the exception was generated is retained in the copy of PSW.PM bit is saved on the stack.

(2) Switching from supervisor mode to user mode

Executing an RTE instruction when the value of the copy of the PSW.PM bit that has been preserved on the stack is 1 or an RTFI instruction when the value of the copy of the PSW.PM bit that has been preserved in the backup PSW (BPSW) is 1 causes a transition to user mode. In the transition to user mode, the value of the stack pointer designation bit (the U bit in the PSW) becomes 1.

2.4 Data Types

The CPU can handle four types of data: integer, single-precision floating-point number, bit, and string.
For details, refer to RX Family RXv3 Instruction Set Architecture User's Manual: Software.

2.4.1 Integer

An integer can be signed or unsigned. For signed integers, negative values are represented by two's complements.




Figure 2.2 Integer

2.4.2 Single-Precision Floating-Point Numbers

The single-precision floating-point number is compliant with that specified in the IEEE754 standard; operands of this type can be used in eleven single-precision floating-point operation instructions: FADD, FCMP, FDIV, FMUL, FSQRT, FSUB, FTOI, FTOU, ITOF, ROUND, and UTOF.




Figure 2.3 Single-Precision Floating-Point Number

The single-precision floating-point number can represent the values listed below.

- 0 < E < 255 (normal numbers)
- E = 0 and F = 0 (signed zero)
- E = 0 and F > 0 (denormalized numbers)*1
- E = 255 and F = 0 (infinity)
- E = 255 and F > 0 (NaN: Not-a-Number)

Note 1. The number is treated as 0 when the FPSW.DN bit is 1. When the DN bit is 0, an unimplemented processing exception is generated.

2.4.3 Bitwise Operations

Five bit-manipulation instructions are provided for bitwise operations: BCLR, BM*Cnd*, BNOT, BSET, and BTST.
A bit in a register is specified as the destination register and a bit number in the range from 31 to 0.
A bit in memory is specified as the destination address and a bit number from 7 to 0. The addressing modes available to specify addresses are register indirect and register relative.




Figure 2.4 Bit

2.4.4 Strings

The string data type consists of an arbitrary number of consecutive byte (8-bit), word (16-bit), or longword (32-bit) units. Seven string manipulation instructions are provided for use with strings: SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE.




Figure 2.5 String

2.5 Endian

For the CPU, instructions are little endian, but the treatment of data is selectable as little or big endian.

2.5.1 Switching the Endian

As arrangements of bytes, this MCU supports both big endian, where the higher-order byte (MSB) is at location 0, and little endian, where the lower-order byte (LSB) is at location 0.
For details on the endian setting, see section 3, Operating Modes.
Operations for access differ according to the endian setting and, depending on the instruction, whether 8-, 16- or 32-bit access has been selected. Operations for access in the various possible cases are described in Table 2.1 to Table 2.12.
In the tables,

LL indicates bits D7 to D0 of the general-purpose register,
LH indicates bits D15 to D8 of the general-purpose register,
HL indicates bits D23 to D16 of the general-purpose register, and
HH indicates bits D31 to D24 of the general-purpose register.

	D31 to D24	D23 to D16	D15 to D8	D7 to D0
General purpose register: Rm	HH	HL	LH	LL

Table 2.1 32-Bit Read Operations when Little Endian has been Selected

Operation / Address of src	Reading a 32-bit unit from address 0	Reading a 32-bit unit from address 1	Reading a 32-bit unit from address 2	Reading a 32-bit unit from address 3	Reading a 32-bit unit from address 4
Address 0	Transfer to LL	—	—	—	—
Address 1	Transfer to LH	Transfer to LL	—	—	—
Address 2	Transfer to HL	Transfer to LH	Transfer to LL	—	—
Address 3	Transfer to HH	Transfer to HL	Transfer to LH	Transfer to LL	—
Address 4	—	Transfer to HH	Transfer to HL	Transfer to LH	Transfer to LL
Address 5	—	—	Transfer to HH	Transfer to HL	Transfer to LH
Address 6	—	—	—	Transfer to HH	Transfer to HL
Address 7	—	—	—	—	Transfer to HH

Table 2.2 32-Bit Read Operations when Big Endian has been Selected

Operation / Address of src	Reading a 32-bit unit from address 0	Reading a 32-bit unit from address 1	Reading a 32-bit unit from address 2	Reading a 32-bit unit from address 3	Reading a 32-bit unit from address 4
Address 0	Transfer to HH	—	—	—	—
Address 1	Transfer to HL	Transfer to HH	—	—	—
Address 2	Transfer to LH	Transfer to HL	Transfer to HH	—	—
Address 3	Transfer to LL	Transfer to LH	Transfer to HL	Transfer to HH	—
Address 4	—	Transfer to LL	Transfer to LH	Transfer to HL	Transfer to HH
Address 5	—	—	Transfer to LL	Transfer to LH	Transfer to HL
Address 6	—	—	—	Transfer to LL	Transfer to LH
Address 7	—	—	—	—	Transfer to LL

Table 2.3 32-Bit Write Operations when Little Endian has been Selected

Operation / Address of dest	Writing a 32-bit unit to address 0	Writing a 32-bit unit to address 1	Writing a 32-bit unit to address 2	Writing a 32-bit unit to address 3	Writing a 32-bit unit to address 4
Address 0	Transfer from LL	—	—	—	—
Address 1	Transfer from LH	Transfer from LL	—	—	—
Address 2	Transfer from HL	Transfer from LH	Transfer from LL	—	—
Address 3	Transfer from HH	Transfer from HL	Transfer from LH	Transfer from LL	—
Address 4	—	Transfer from HH	Transfer from HL	Transfer from LH	Transfer from LL
Address 5	—	—	Transfer from HH	Transfer from HL	Transfer from LH
Address 6	—	—	—	Transfer from HH	Transfer from HL
Address 7	—	—	—	—	Transfer from HH

Table 2.4 32-Bit Write Operations when Big Endian has been Selected

Operation / Address of dest	Writing a 32-bit unit to address 0	Writing a 32-bit unit to address 1	Writing a 32-bit unit to address 2	Writing a 32-bit unit to address 3	Writing a 32-bit unit to address 4
Address 0	Transfer from HH	—	—	—	—
Address 1	Transfer from HL	Transfer from HH	—	—	—
Address 2	Transfer from LH	Transfer from HL	Transfer from HH	—	—
Address 3	Transfer from LL	Transfer from LH	Transfer from HL	Transfer from HH	—
Address 4	—	Transfer from LL	Transfer from LH	Transfer from HL	Transfer from HH
Address 5	—	—	Transfer from LL	Transfer from LH	Transfer from HL
Address 6	—	—	—	Transfer from LL	Transfer from LH
Address 7	—	—	—	—	Transfer from LL

Table 2.5 16-Bit Read Operations when Little Endian has been Selected

Operation / Address of src	Reading a 16-bit unit from address 0	Reading a 16-bit unit from address 1	Reading a 16-bit unit from address 2	Reading a 16-bit unit from address 3	Reading a 16-bit unit from address 4	Reading a 16-bit unit from address 5	Reading a 16-bit unit from address 6
Address 0	Transfer to LL	—	—	—	—	—	—
Address 1	Transfer to LH	Transfer to LL	—	—	—	—	—
Address 2	—	Transfer to LH	Transfer to LL	—	—	—	—
Address 3	—	—	Transfer to LH	Transfer to LL	—	—	—
Address 4	—	—	—	Transfer to LH	Transfer to LL	—	—
Address 5	—	—	—	—	Transfer to LH	Transfer to LL	—
Address 6	—	—	—	—	—	Transfer to LH	Transfer to LL
Address 7	—	—	—	—	—	—	Transfer to LH

Table 2.6 16-Bit Read Operations when Big Endian has been Selected

Operation / Address of src	Reading a 16-bit unit from address 0	Reading a 16-bit unit from address 1	Reading a 16-bit unit from address 2	Reading a 16-bit unit from address 3	Reading a 16-bit unit from address 4	Reading a 16-bit unit from address 5	Reading a 16-bit unit from address 6
Address 0	Transfer to LH	—	—	—	—	—	—
Address 1	Transfer to LL	Transfer to LH	—	—	—	—	—
Address 2	—	Transfer to LL	Transfer to LH	—	—	—	—
Address 3	—	—	Transfer to LL	Transfer to LH	—	—	—
Address 4	—	—	—	Transfer to LL	Transfer to LH	—	—
Address 5	—	—	—	—	Transfer to LL	Transfer to LH	—
Address 6	—	—	—	—	—	Transfer to LL	Transfer to LH
Address 7	—	—	—	—	—	—	Transfer to LL

Table 2.7 16-Bit Write Operations when Little Endian has been Selected

Operation / Address of dest	Writing a 16-bit unit to address 0	Writing a 16-bit unit to address 1	Writing a 16-bit unit to address 2	Writing a 16-bit unit to address 3	Writing a 16-bit unit to address 4	Writing a 16-bit unit to address 5	Writing a 16-bit unit to address 6
Address 0	Transfer from LL	—	—	—	—	—	—
Address 1	Transfer from LH	Transfer from LL	—	—	—	—	—
Address 2	—	Transfer from LH	Transfer from LL	—	—	—	—
Address 3	—	—	Transfer from LH	Transfer from LL	—	—	—
Address 4	—	—	—	Transfer from LH	Transfer from LL	—	—
Address 5	—	—	—	—	Transfer from LH	Transfer from LL	—
Address 6	—	—	—	—	—	Transfer from LH	Transfer from LL
Address 7	—	—	—	—	—	—	Transfer from LH

Table 2.8 16-Bit Write Operations when Big Endian has been Selected

Operation / Address of dest	Writing a 16-bit unit to address 0	Writing a 16-bit unit to address 1	Writing a 16-bit unit to address 2	Writing a 16-bit unit to address 3	Writing a 16-bit unit to address 4	Writing a 16-bit unit to address 5	Writing a 16-bit unit to address 6
Address 0	Transfer from LH	—	—	—	—	—	—
Address 1	Transfer from LL	Transfer from LH	—	—	—	—	—
Address 2	—	Transfer from LL	Transfer from LH	—	—	—	—
Address 3	—	—	Transfer from LL	Transfer from LH	—	—	—
Address 4	—	—	—	Transfer from LL	Transfer from LH	—	—
Address 5	—	—	—	—	Transfer from LL	Transfer from LH	—
Address 6	—	—	—	—	—	Transfer from LL	Transfer from LH
Address 7	—	—	—	—	—	—	Transfer from LL

Table 2.9 8-Bit Read Operations when Little Endian has been Selected

Operation / Address of src	Reading an 8-bit unit from address 0	Reading an 8-bit unit from address 1	Reading an 8-bit unit from address 2	Reading an 8-bit unit from address 3
Address 0	Transfer to LL	—	—	—
Address 1	—	Transfer to LL	—	—
Address 2	—	—	Transfer to LL	—
Address 3	—	—	—	Transfer to LL

Table 2.10 8-Bit Read Operations when Big Endian has been Selected

Operation / Address of src	Reading an 8-bit unit from address 0	Reading an 8-bit unit from address 1	Reading an 8-bit unit from address 2	Reading an 8-bit unit from address 3
Address 0	Transfer to LL	—	—	—
Address 1	—	Transfer to LL	—	—
Address 2	—	—	Transfer to LL	—
Address 3	—	—	—	Transfer to LL

Table 2.11 8-Bit Write Operations when Little Endian has been Selected

Operation / Address of dest	Writing an 8-bit unit to address 0	Writing an 8-bit unit to address 1	Writing an 8-bit unit to address 2	Writing an 8-bit unit to address 3
Address 0	Transfer from LL	—	—	—
Address 1	—	Transfer from LL	—	—
Address 2	—	—	Transfer from LL	—
Address 3	—	—	—	Transfer from LL

Table 2.12 8-Bit Write Operations when Big Endian has been Selected

Operation / Address of dest	Writing an 8-bit unit to address 0	Writing an 8-bit unit to address 1	Writing an 8-bit unit to address 2	Writing an 8-bit unit to address 3
Address 0	Transfer from LL	—	—	—
Address 1	—	Transfer from LL	—	—
Address 2	—	—	Transfer from LL	—
Address 3	—	—	—	Transfer from LL

2.5.2 Access to I/O Registers

The addresses of I/O registers are fixed, and this is regardless of whether the setting is for little endian or big endian. Accordingly, changes to the endian do not affect access to I/O registers. For the arrangements of I/O registers, refer to the descriptions of registers in the relevant sections.

2.5.3 Notes on Access to I/O Registers

Ensure that access to I/O registers is in accord with the following rules.

- With I/O registers for which a bus width of eight bits is indicated, use instructions having operands of the same width (eight bits). That is, access these registers by using instructions with .B as the size specifier (.size), or with .B or .UB as the size-extension specifier (.memex).
- With I/O registers for which a bus width of 16 bits is indicated, use instructions having operands of the same width (16 bits). That is, access these registers by using instructions with .W as the size specifier (.size), or with .W or .UW as the size-extension specifier (.memex).
- With I/O registers for which a bus width of 32 bits is indicated, use instructions having operands of the same width (32 bits). That is, access these registers by using instructions with .L as the size specifier (.size), or with .L size-extension specifier (.memex).

2.5.4 Data Arrangement

2.5.4.1 Data Arrangement in Registers

Figure 2.6 shows the relation between the sizes of registers and bit numbers.




Figure 2.6 Data Arrangement in Registers

2.5.4.2 Data Arrangement in Memory

Data in memory have three sizes: byte (8-bit), word (16-bit), and longword (32-bit). The data arrangement is selectable as little endian or big endian. Figure 2.7 shows the arrangement of data in memory.




Figure 2.7 Data Arrangement in Memory

2.5.5 Notes on the Allocation of Instruction Codes

The allocation of instruction codes to an external space where the endian differs from that of the chip is prohibited. If the instruction codes are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.

2.6 Vector Table

There are two types of vector table: exception and interrupt. Each vector in the vector table consists of four bytes and specifies the address where the corresponding exception handling routine starts.

2.6.1 Exception Vector Table

In the exception vector table, the individual vectors for the privileged instruction exception, access exception, address exception, undefined instruction exception, single-precision floating-point exception, and non-maskable interrupt are allocated to the 124-byte area where the value indicated by the exception table register (EXTB) is used as the starting address (ExtBase). The reset vector is always allocated to FFFFFFFCh, regardless of the value of the exception vector table.

Figure 2.8 shows the exception vector table.




Figure 2.8 Exception Vector Table

2.6.2 Interrupt Vector Table

The address where the interrupt vector table is placed can be adjusted. The table is a 1,024-byte region that contains all vectors for unconditional traps and interrupts and starts at the address (IntBase) specified in the interrupt table register (INTB). Figure 2.9 shows the interrupt vector table.

Each vector in the interrupt vector table has a vector number from 0 to 255. Each of the INT instructions, which act as the sources of unconditional traps, is allocated to the vector that has the same number as is specified as the operand of the instruction itself (from 0 to 255). The BRK instruction is allocated to the vector with number 0. Furthermore, vector numbers (from 0 to 255) are allocated to interrupt requests in a fixed way for each product. For more on interrupt vector numbers, see section 15.3.1, Interrupt Vector Table.




Figure 2.9 Interrupt Vector Table

2.7 Register Bank Save Function

The CPU has dedicated save register banks and functionality for using them for the fast saving and restoring of the values of CPU registers (see Figure 2.10). The save register banks enable the fast collective saving at the start of the exception handling routine and fast collective restoring of register values at the end of the exception handling routine.
The save register banks are only accessible by the SAVE and RSTR instructions, and are independent of the 4-Gbyte address space. Each of the multiple banks is used to save and restore the values of the following CPU registers: all general purpose registers except R0, the USP, FPSW, and accumulators (ACC0, ACC1). Values in the save register banks are undefined after a reset.
A unique number (bank number) is allocated to each save register bank.
The MCU has 16 save register banks, to which the bank numbers 0 to 15 are assigned.




Figure 2.10 Save Register Banks

2.8 Double-Precision Floating-Point Coprocessor

The double-precision floating-point coprocessor operates as a coprocessor of the CPU, and executes double-precision floating-point processing instructions. Using the double-precision floating-point coprocessor considerably accelerates the processing of double-precision floating point arithmetic.

2.8.1 Features

- Double-precision floating-point register set
  Double-precision floating-point data registers: Sixteen 64-bit registers
  Double-precision floating-point control registers: Four 32-bit registers
- Double-precision floating-point processing instructions: 21
- Notifying the interrupt controller of double-precision floating-point exceptions

2.8.2 Double-Precision Floating-Point Register Set

The double-precision floating-point coprocessor consists of 16 double-precision floating-point data registers and 4 double-precision floating-point control registers.




Figure 2.11 Double-Precision Floating-Point Register Set

2.8.2.1 Double-Precision Floating-Point Data Registers (DR0 to DR15)

16 double-precision floating-point data registers with 64-bit width are provided (DR0 to DR15). To specify 32-bit values, use the upper 32 bits (DRH0 to DRH15) or lower 32 bits (DRL0 to DRL15) as separate units.

2.8.2.2 Double-Precision Floating-Point Control Registers

Four double-precision floating-point control registers are provided.

- Double-precision floating-point status word (DPSW)
- Double-precision floating-point comparison result register (DCMR)
- Double-precision floating-point exception handling control register (DECNT)
- Double-precision floating-point exception program counter (DEPC)

(1) Double-Precision Floating-Point Status Word (DPSW)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	DFS	DFX	DFU	DFZ	DFO	DFV	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	DEX	DEU	DEZ	DEO	DEV	—	DDN	DCE	DCX	DCU	DCZ	DCO	DCV	DRM[1:0]	
Value after reset:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DRM[1:0]	Double-Precision Floating-Point Rounding-Mode Setting	b1 b0 0 0: Round to the nearest value 0 1: Round towards 0 1 0: Round towards +∞ 1 1: Round towards –∞	R/W
b2	DCV	Invalid Operation Cause Flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.	R/(W)*1
b3	DCO	Overflow Cause Flag	0: No overflow has occurred. 1: Overflow has occurred.	R/(W)*1
b4	DCZ	Division-by-Zero Cause Flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.	R/(W)*1
b5	DCU	Underflow Cause Flag	0: No underflow has occurred. 1: Underflow has occurred.	R/(W)*1
b6	DCX	Inexact Cause Flag	0: No inexact exception has been generated. 1: Inexact exception has been generated.	R/(W)*1
b7	DCE	Unimplemented Processing Cause Flag	0:No unimplemented processing has been encountered. 1:Unimplemented processing has been encountered.	R/(W)*1
b8	DDN	0 Flush Bit of Denormalized Number	0:A denormalized number is handled as a denormalized number. 1:A denormalized number is handled as 0.*2	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	DEV	Invalid Operation Exception Enable	0: Invalid operation exception is masked. 1: Invalid operation exception is enabled.	R/W
b11	DEO	Overflow Exception Enable	0: Overflow exception is masked. 1: Overflow exception is enabled.	R/W
b12	DEZ	Division-by-Zero Exception Enable	0: Division-by-zero exception is masked. 1: Division-by-zero exception is enabled.	R/W
b13	DEU	Underflow Exception Enable	0: Underflow exception is masked. 1: Underflow exception is enabled.	R/W
b14	DEX	Inexact Exception Enable	0: Inexact exception is masked. 1: Inexact exception is enabled.	R/W
b25 to b15	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b26	DFV	Invalid Operation Flag*3	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.*8	R/W
b27	DFO	Overflow Flag*4	0: No overflow has occurred. 1: Overflow has occurred.*8	R/W
b28	DFZ	Division-by-Zero Flag*5	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.*8	R/W
b29	DFU	Underflow Flag*6	0: No underflow has occurred. 1: Underflow has occurred.*8	R/W
b30	DFX	Inexact Flag*7	0: No inexact exception has been generated. 1: Inexact exception has been generated.*8	R/W

Bit	Symbol	Bit Name	Description	R/W
b31	DFS	Double-Precision Floating-Point Error Summary Flag	This bit reflects the logical OR of the DFU, DFZ, DFO, and DFV flags.	R

Note 1. When 0 is written to the bit, the setting of the bit will be 0; the bit retains the previous value in response to the writing of 1.
Note 2. Positive denormalized numbers are treated as +0, negative denormalized numbers as –0.
Note 3. When the DEV bit is set to 0, the DFV flag is enabled.
Note 4. When the DEO bit is set to 0, the DFO flag is enabled.
Note 5. When the DEZ bit is set to 0, the DFZ flag is enabled.
Note 6. When the DEU bit is set to 0, the DFU flag is enabled.
Note 7. When the DEX bit is set to 0, the DFX flag is enabled.
Note 8. Once the bit has been set to 1, this value is retained until it is set to 0 by software.

The double-precision floating-point status word (DPSW) indicates the results of double-precision floating-point arithmetic operations.
When the corresponding exception handling enable bits (DEj) are set to enable processing of the exceptions (DEj = 1), the DCj flags can be used by the exception handling routine (the interrupt handling routine with the double-precision floating-point exception as its source) to identify the source of that exception. If handling of an exception is masked (DEj = 0), the DFj flag can be used to check for the generation of the exception at the end of a sequence of processing. The DFj flags operate in an accumulative fashion (j =X, U, Z, O, or V).
The single-precision floating-point status word (FPSW) is neither referred to nor updated in double-precision floating-point arithmetic operations.

DRM[1:0] Bits (Double-Precision Floating-Point Rounding-Mode Setting)

These bits specify the double-precision floating-point rounding-mode.

Explanation of Double-Precision Floating-Point Rounding Modes

- Rounding to the nearest value (the default behavior): An inexact result is rounded to the available value that is closest to the result of a hypothetical calculation with infinite precision. If two available values are equally close, rounding is to the even alternative.
- Rounding towards 0: An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
- Rounding towards +∞: An inexact result is rounded to the nearest available value in the direction of positive infinity.
- Rounding towards –∞: An inexact result is rounded to the nearest available value in the direction of negative infinity.

(1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
(2) Modes such as rounding towards 0, rounding towards +∞, and rounding towards –∞ are used to ensure precision when interval arithmetic is employed.

DCV Flag (Invalid Operation Cause Flag), DCO Flag (Overflow Cause Flag), DCZ Flag (Division-by-Zero Cause Flag), DCU Flag (Underflow Cause Flag), DCX Flag (Inexact Cause Flag), and DCE Flag (Unimplemented Processing Cause Flag)

Double-precision floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further double-precision floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (DCE) is set to 1.

- If an exception or processing that is not implemented is not encountered in the execution of a double-precision floating-point arithmetic instruction other than DABS or DNEG, the corresponding flags become 0.
- When 0 is written to the bit by the MVTDC instruction, the bit is set to 0; the bit retains the previous value when 1 is written by the instruction.

DDN Bit (0 Flush Bit of Denormalized Number)

When this bit is set to 0, a denormalized number is handled as a denormalized number.
When this bit is set to 1, a denormalized number is handled as 0.

DEV Bit (Invalid Operation Exception Enable), DEO Bit (Overflow Exception Enable), DEZ Bit (Division-by-Zero Exception Enable), DEU Bit (Underflow Exception Enable), and DEX Bit (Inexact Exception Enable)

When any of the five floating-point exceptions specified in the IEEE754 standard is generated in the execution of a double-precision floating-point operation instructions, these bits determine whether the CPU will start handling the exception (i.e., whether an interrupt request will be sent to the interrupt controller). When the bit corresponding to an exception is 0, interrupt requests are not generated. When the bit corresponding to an exception is 1, interrupt requests are generated.

DFV Flag (Invalid Operation Flag), DFO Flag (Overflow Flag), DFZ Flag (Division-by-Zero Flag), DFU Flag (Underflow Flag), and DFX Flag (Inexact Flag)

While the exception handling enable bit (DEj) is 0 (exception handling is masked), if any of five floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1.

- When DEj is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1, it remains 1 until it is set to 0 by software (Accumulation flag).

DFS Flag (Double-Precision Floating-Point Error Summary Flag)

This bit reflects the logical OR of the DFU, DFZ, DFO, and DFV flags.

The value of this register is not updated when the EHM and EHS bits in the DECNT register are 1.

(2) Double-Precision Floating-Point Comparison Result Register (DCMR)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	RES
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RES	Double-Precision Floating-Point Compare Instruction Result Flag	0: Condition for comparison was not satisfied. 1: Condition for comparison was satisfied.	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

(3) Double-Precision Floating-Point Exception Handling Control Register (DECNT)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	EHS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	EHM
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	EHM	Double-Precision Floating-Point Exception Information Preservation Mode	0: Mode in which information on the sources of exceptions is not preserved. Information on the generation of double-precision floating-point exceptions is not preserved when they occur. 1: Mode in which information on the generation of exceptions is preserved. When a double-precision floating-point exception is generated and an interrupt request is sent to the interrupt controller, the EHS bit is changed to 1 to preserve the information that an exception has been generated.	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	EHS	Double-Precision Floating-Point Exception Information Preservation Status	0: Exception information is not being preserved. 1: Exception information is being preserved. Updating of the following registers stops when the EHM and EHS bits are 1, and interrupts due to double-precision floating-point exceptions do not occur. • Double-precision floating-point status word • Double-precision floating-point exception program counter Writing 0 to this bit releases the exception information at the time the exception was generated from preservation.	R/W
b31 to b17	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

(4) Double-Precision Floating-Point Exception Program Counter (DEPC)

	b31	b0
Value after reset:	Undefined	

The DEPC register holds the value of the program counter for the instruction that caused the most recent exception when a double-precision floating-point exception is generated and an interrupt request is sent to the interrupt controller. This register is read-only. The value of this register is not updated when the value of the EHS bit in the DECNT register is 1 while that of the EHM bit in the same register is also 1.

2.8.3 Data Types (for the Double-Precision Floating-Point Coprocessor)

The double-precision floating-point coprocessor can handle double-precision floating-point numbers.
In addition, it can handle single-precision floating-point numbers with the DTOF and FTOD instructions, and 32-bit integers with the DROUND, DTOI, DTOU, ITOD and UTOD instructions.
For single-precision floating-point numbers, refer to section 2.4.2, Single-Precision Floating-Point Numbers, and for 32-bit integers, refer to section 2.4.1, Integer.

2.8.3.1 Double-Precision Floating-Point Numbers

The double-precision floating-point number is compliant with that specified in the IEEE754 standard. Operands of this type can be used in fifteen double-precision floating-point arithmetic instructions: DABS, DADD, DCMPcm, DDIV, DMUL, DNEG, DROUND, DSUB, DSQRT, DTOF, DTOI, DTOU, FTOD, ITOD, and UTOD.



Figure 2.12 Double-Precision Floating-Point Number

The double-precision floating-point number can represent the values listed below.
0 < E < 2047 (normal numbers)
E = 0 and F = 0 (signed zero)
E = 0 and F > 0 (denormalized numbers)*1
E = 2047 and F = 0 (infinity (∞))
E = 2047 and F > 0 (Not-a-Number (NaN))
Note 1. The number is treated as 0 when the DPSW.DDN bit is 1. When the DDN bit is 0, an unimplemented processing exception is generated.

2.8.4 Data Arrangement (for the Double-Precision Floating-Point Coprocessor)

The double-precision floating-point coprocessor can handle 32-bit and 64-bit values.
For 32-bit values, refer to section 2.5.4, Data Arrangement, and section 2.5.1, Switching the Endian.

2.8.4.1 Arrangement of Data in the Double-Precision Floating-Point Registers

Figure 2.13 shows the relationship between the sizes of registers DR0 to DR15 and the bit numbers.




Figure 2.13 Data Arrangement in Registers

2.8.4.2 Arrangement of Data for Double-Precision Floating-Point Numbers in Memory

A double-precision floating-point number is always represented as a double-longword (64 bits) in memory. The data arrangement is selectable as little endian or big endian. Figure 2.14 shows the arrangement of data in memory.




Figure 2.14 Data Arrangement in Memory

2.8.5 Switching the Endian (for the Double-Precision Floating-Point Coprocessor)

The operation in access with 64-bit values by double-precision floating-point processing instructions depends on the endian setting. Table 2.13 to Table 2.16 show operations in access for each endian and in the cases of reading and writing.

Address exceptions are generated in response to 64-bit access to addresses that are not on 32-bit boundaries.

In the tables,

LLL indicates bits D7 to D0 of the double-precision floating-point data registers,
LLH indicates bits D15 to D8 of the double-precision floating-point data registers,
LHL indicates bits D23 to D16 of the double-precision floating-point data registers,
LHH indicates bits D31 to D24 of the double-precision floating-point data registers,
HLL indicates bits D39 to D32 of the double-precision floating-point data registers,
HLH indicates bits D47 to D40 of the double-precision floating-point data registers,
HHL indicates bits D55 to D48 of the double-precision floating-point data registers, and
HHH indicates bits D63 to D56 of the double-precision floating-point data registers.

Double-precision floating-point data register: DRm	**D63 to D56**	**D55 to D48**	**D47 to D40**	**D39 to D32**
	HHH	HHL	HLH	HLL
	D31 to D24	**D23 to D16**	**D15 to D8**	**D7 to D0**
	LHH	LHL	LLH	LLL

Table 2.13 64-Bit Read Operations when Little Endian has been Selected

Operation / Address of src	**Reading a 64-bit unit from address 0**	**Reading a 64-bit unit from address 4**	**Reading a 64-bit unit from address 8**
Address 0	Transfer to LLL	—	—
Address 1	Transfer to LLH	—	—
Address 2	Transfer to LHL	—	—
Address 3	Transfer to LHH	—	—
Address 4	Transfer to HLL	Transfer to LLL	—
Address 5	Transfer to HLH	Transfer to LLH	—
Address 6	Transfer to HHL	Transfer to LHL	—
Address 7	Transfer to HHH	Transfer to LHH	—
Address 8	—	Transfer to HLL	Transfer to LLL
Address 9	—	Transfer to HLH	Transfer to LLH
Address A	—	Transfer to HHL	Transfer to LHL
Address B	—	Transfer to HHH	Transfer to LHH
Address C	—	—	Transfer to HLL
Address D	—	—	Transfer to HLH
Address E	—	—	Transfer to HHL
Address F	—	—	Transfer to HHH

Table 2.14 64-Bit Read Operations when Big Endian has been Selected

Operation / Address of src	Reading a 64-bit unit from address 0	Reading a 64-bit unit from address 4	Reading a 64-bit unit from address 8
Address 0	Transfer to HHH	—	—
Address 1	Transfer to HHL	—	—
Address 2	Transfer to HLH	—	—
Address 3	Transfer to HLL	—	—
Address 4	Transfer to LHH	Transfer to HHH	—
Address 5	Transfer to LHL	Transfer to HHL	—
Address 6	Transfer to LLH	Transfer to HLH	—
Address 7	Transfer to LLL	Transfer to HLL	—
Address 8	—	Transfer to LHH	Transfer to HHH
Address 9	—	Transfer to LHL	Transfer to HHL
Address A	—	Transfer to LLH	Transfer to HLH
Address B	—	Transfer to LLL	Transfer to HLL
Address C	—	—	Transfer to LHH
Address D	—	—	Transfer to LHL
Address E	—	—	Transfer to LLH
Address F	—	—	Transfer to LLL

Table 2.15 64-Bit Write Operations when Little Endian has been Selected

Operation / Address of dest	Writing a 64-bit unit to address 0	Writing a 64-bit unit to address 4	Writing a 64-bit unit to address 8
Address 0	Transfer to LLL	—	—
Address 1	Transfer to LLH	—	—
Address 2	Transfer to LHL	—	—
Address 3	Transfer to LHH	—	—
Address 4	Transfer to HLL	Transfer to LLL	—
Address 5	Transfer to HLH	Transfer to LLH	—
Address 6	Transfer to HHL	Transfer to LHL	—
Address 7	Transfer to HHH	Transfer to LHH	—
Address 8	—	Transfer to HLL	Transfer to LLL
Address 9	—	Transfer to HLH	Transfer to LLH
Address A	—	Transfer to HHL	Transfer to LHL
Address B	—	Transfer to HHH	Transfer to LHH
Address C	—	—	Transfer to HLL
Address D	—	—	Transfer to HLH
Address E	—	—	Transfer to HHL
Address F	—	—	Transfer to HHH

Table 2.16 64-Bit Write Operations when Big Endian has been Selected

Operation / Address of dest	Writing a 64-bit unit to address 0	Writing a 64-bit unit to address 4	Writing a 64-bit unit to address 8
Address 0	Transfer to HHH	—	—
Address 1	Transfer to HHL	—	—
Address 2	Transfer to HLH	—	—
Address 3	Transfer to HLL	—	—
Address 4	Transfer to LHH	Transfer to HHH	—
Address 5	Transfer to LHL	Transfer to HHL	—
Address 6	Transfer to LLH	Transfer to HLH	—
Address 7	Transfer to LLL	Transfer to HLL	—
Address 8	—	Transfer to LHH	Transfer to HHH
Address 9	—	Transfer to LHL	Transfer to HHL
Address A	—	Transfer to LLH	Transfer to HLH
Address B	—	Transfer to LLL	Transfer to HLL
Address C	—	—	Transfer to LHH
Address D	—	—	Transfer to LHL
Address E	—	—	Transfer to LLH
Address F	—	—	Transfer to LLL

2.9 Operation of Instructions

2.9.1 Restrictions on RMPA and String-Manipulation Instructions

2.9.1.1 Transfer Size and Data Prefetching

The RMPA instruction and the string-manipulation instructions (SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions) transfer data in longword units to speed up the reading of data from and writing of data to the memory. If the last of the data to be processed is less than a longword, data transfer proceeds with the sizes described below:

- RMPA, SSTR, SUNTIL, and SWHILE instructions: Size specified by the size specifier
- SCMPU, SMOVB, SMOVF, and SMOVU instructions: Byte

Additionally, in the above processing, the RMPA instruction and the string-manipulation instructions other than the SSTR instruction (that is, the SCMPU, SMOVB, SMOVF, SMOVU, SUNTIL, and SWHILE instructions) prefetch data when reading data from the memory. Data is prefetched from the prefetching start position with three bytes as the upper limit. The prefetching start positions of each operation are shown below.

- RMPA instruction: The multiplicand address specified by R1, and the multiplier address specified by R2
- SCMPU instruction: The source address specified by R1 for comparison, and the destination address specified by R2 for comparison
- SUNTIL and SWHILE instructions: The destination address specified by R1 for comparison
- SMOVB, SMOVF, and SMOVU instructions: The source address specified by R2 for transfer

2.9.1.2 Access to the External Space

Although the external space has a per-area ending-switching facility (only for data), the allocation of data to be handled by RMPA or string-manipulation instructions (SCMPU, SMOVB, SMOVF, SMOVU,SSTR, SUNTIL, and SWHILE instructions) to an area where the endian differs from that of the chip is prohibited, and operation is not guaranteed if this restriction is not observed. If data to be handled by RMPA or string-manipulation instructions are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.

2.9.1.3 Access to I/O Registers

The allocation of data to be handled by RMPA or string-manipulation instructions (SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions) to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

2.10 Numbers of Cycles

2.10.1 Instruction and Numbers of Cycles

Table 2.17 to Table 2.25 show the numbers of cycles in operation of each instruction. The listed numbers of cycles for access to memory are the numbers of cycles during no-wait access. The operands in the table below indicate the following meanings.

#IMM: Immediate
flag: bit, flag
Rs, Rs2, Rd, Rd2, Ri, Rb: General-purpose register
As, Ad: Accumulator
CR: Control register
dsp: displacement
pcdsp: displacement

Table 2.17 Numbers of Cycles for Arithmetic/logic Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Arithmetic/logic instructions (register-register, immediate-register)	• {ABS, NEG, NOT} “Rd”/“Rs, Rd” • {ADC, MAX, MIN, ROTL, ROTR} “#IMM, Rd”/“Rs, Rd” • ADD “#IMM, Rd”/“Rs, Rd”/“#IMM, Rs, Rd”/“Rs, Rs2, Rd” • {AND, MUL, OR, SUB, XOR} “#IMM, Rd”/“Rs, Rd”/“Rs, Rs2, Rd” • {CMP, TST} “#IMM, Rs”/“Rs, Rs2” • NOP • {ROLC, RORC, SAT} “Rd” • SBB “Rs, Rd” • {SHAR, SHLL, SHLR} “#IMM, Rd”/“Rs, Rd”/“#IMM, Rs, Rd”	1
	• DIV “#IMM, Rd”/“Rs, Rd”	3 to 20*1
	• DIVU “#IMM, Rd”/“Rs, Rd”	2 to 18*1
	• {EMUL, EMULU} “#IMM, Rd”/“Rs, Rd”	2
	• SATR	3
Arithmetic/logic instructions (memory source operand)	• {ADC, ADD, AND, MAX, MIN, MUL, OR, SBB, SUB, XOR} “[Rs], Rd”/“dsp[Rs], Rd” • {CMP, TST} “[Rs], Rs2”/“dsp[Rs], Rs2”	3
	• DIV “[Rs], Rd / dsp[Rs], Rd”	5 to 22*1
	• DIVU“[Rs], Rd / dsp[Rs], Rd”	4 to 20*1
	• {EMUL, EMULU} “[Rs], Rd”/“dsp[Rs], Rd”	4
	• RMPA.B	6+7×floor(n/4)+4×(n%4) n: Number of processing bytes*2
	• RMPA.W	6+5×floor(n/2)+4×(n%2) n: Number of processing words*2
	• RMPA.L	6+4n n: Number of processing longwords

Note 1. The numbers of cycles for the dividing instruction varies according to the divisor and dividend.
Note 2. floor (x): Max. integer that is smaller than x.

Table 2.18 Numbers of Cycles for Transfer Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Transfer instructions (register-register, immediate-register)	• MOV “#IMM, Rd”/“Rs, Rd” • {MOVU, REVL, REVW} “Rs, Rd” • SC*Cnd* “Rd” • {STNZ, STZ} “#IMM, Rd”/ “Rs, Rd”	1
	• XCHG “Rs, Rd”	2
Transfer instructions (load operation)	• {MOV, MOVU} “[Rs], Rd”/“dsp[Rs], Rd”/“[Rs+], Rd”/“[-Rs], Rd”/“[Ri, Rb], Rd” • MOVLI “[Rs], Rd” • POP “Rd”	Throughput: 1 Latency: 2*1
	• POPC “CR”	Throughput: 3 Latency: 4*1
	• POPM “Rd-Rd2”	Throughput: n Latency: n+1 n: Number of registers*1, *2
Transfer instructions (store operation)	• MOV “Rs, [Rd]”/“Rs, dsp[Rd]”/“Rs, [Rd+]”/“Rs, [-Rd]”/“Rs, [Ri, Rb]”/“#IMM, dsp[Rd]”/“#IMM, [Rd]” • PUSH “Rs” • PUSHC “CR” • SC*Cnd* “[Rd]”/“dsp[Rd]” • MOVCO “Rs, [Rd]”	1
	• PUSHM “Rs-Rs2”	n n: Number of registers*3
Transfer instructions (memory-register)	• XCHG “[Rs], Rd”/“dsp[Rs], Rd”	2
Transfer instructions (memory-memory)	• MOV “[Rs], [Rd]”/“dsp[Rs], [Rd]”/“[Rs], dsp[Rd]”/“dsp[Rs], dsp[Rd]” • PUSH “[Rs]”/“dsp[Rs]”	3
Transfer instructions (bit field)	• {BFMOV, BFMOVZ} “#IMM, #IMM, #IMM, R, R”	1

Note 1. When the load data is used by the subsequent instruction, the numbers of cycles described as “latency” is counted as the numbers of cycles for the memory load instruction. For the cycles other than the memory load instruction, the numbers of cycles described as “throughput” is counted.

Note 2. The POPM instruction is converted into multiple load operations. The processing is the same as the one for the load operations of the MOV instruction, where the operation is repeated for the number of specified registers.

Note 3. The PUSHM instruction is converted into multiple store operations. The processing is the same as the one for the store operations of the MOV instruction, where the operation is repeated for the number of specified registers.

Table 2.19 Numbers of Cycles for Bit Manipulation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Bit manipulation instructions (register)	• {BCLR, BNOT, BSET} “#IMM, Rd”/“Rs, Rd” • BM*Cnd* “#IMM, Rd” • BTST “#IMM, Rs”/“Rs, Rs2”	1
Bit manipulation instructions (memory source operand)	• {BCLR, BNOT, BSET} “#IMM, [Rd]”/“#IMM, dsp[Rd]”/“Rs, [Rd]”/“Rs, dsp[Rd]” • BM*Cnd* “#IMM, [Rd]”/“#IMM, dsp[Rd]” • BTST “#IMM, [Rs]”/“#IMM, dsp[Rs]”/“Rs, [Rs2]”/“Rs, dsp[Rs2]”	3

Table 2.20 Numbers of Cycles for Branch Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Branch instructions	• B*Cnd* “pcdsp” • {BRA, BSR} “pcdsp”/“Rs” • {JMP, JSR} “Rs”	Branch taken: 3 Branch not taken: 1
	• RTE	6
	• RTFI	3
	• RTS	5
	• RTSD “#IMM”	5
	• RTSD “#IMM, Rd-Rd2”	Throughput: n<5?5:1+n Latency: n<4?5:2+n n: Number of registers*1

?: Conditional operator

Note 1. When the load data is used by the subsequent instruction, the numbers of cycles described as “latency” is counted as the numbers of cycles for the memory load instruction. For the cycles other than the memory load instruction, the numbers of cycles described as “throughput” is counted.

Table 2.21 Numbers of Cycles for Single-Precision Floating-Point Operation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Single-precision floating-point operation instructions (register-register, immediate-register)	• {FADD, FSUB} “#IMM, Rd”/ “Rs, Rd”/ “Rs, Rs2, Rd”	2
	• FCMP “#IMM, Rs”/“Rs, Rs2”	1
	• FDIV “#IMM, Rd”/“Rs, Rd”	16
	• FMUL “#IMM, Rd”/ “Rs, Rd” / “Rs, Rs2, Rd”	2
	• FSQRT “Rs, Rd”	16
	• {FTOI, ROUND, ITOF} “Rs, Rd”	2
	• {FTOU, UTOF} “Rs, Rd”	2
Single-precision floating-point operation instructions (memory source operand)	• {FADD, FSUB} “[Rs], Rd”/“dsp[Rs], Rd”	4
	• FCMP “[Rs], Rs2”/“dsp[Rs], Rs2”	3
	• FDIV “[Rs], Rd”/“dsp[Rs], Rd”	18
	• FMUL “[Rs], Rd”/“dsp[Rs], Rd”	4
	• FSQRT “[Rs], Rd”/“dsp[Rs], Rd”	18
	• {FTOI, ROUND, ITOF} “[Rs], Rd”/“dsp[Rs], Rd”	4
	• {FTOU, UTOF} “[Rs], Rd”/“dsp[Rs], Rd”	4

Table 2.22 Numbers of Cycles for DSP Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
DSP instructions	• {EMULA, EMACA, EMSBA, MULLH, MULHI, MULLO, MACLH, MACHI, MACLO, MSBLH, MSBHI, MSBLO}“Rs, Rs2, Ad” • {MVFACHI, MVFACMI, MVFACLO, MVFACGU} “#IMM, As, Rd” • {MVTACHI, MVTACLO, MVTACGU} “Rs, Ad” • {RDACW, RDACL, RACW, RACL} “#IMM, Ad”	1

Table 2.23 Numbers of Cycles for String Manipulation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
String manipulation instructions*1	• SCMPU	2+4×floor(n/4)+4×(n%4) n: Number of comparison bytes*2
	• SMOVB	n>3?6+3×floor(n/4)+3×(n%4):2+3n n: Number of transfer bytes*2
	• SMOVF, SMOVU	2+3×floor(n/4)+3×(n%4) n: Number of transfer bytes*2
	• SSTR.B	2+floor(n/4)+n%4 n: Number of transfer bytes*2
	• SSTR.W	2+floor(n/2)+n%2 n: Number of transfer words*2
	• SSTR.L	2+n n: Number of transfer longwords
	• SUNTIL.B, SWHILE.B	3+3×floor(n/4)+3×(n%4) n: Number of comparison bytes*2
	• SUNTIL.W, SWHILE.W	3+3×floor(n/2)+3×(n%2) n: Number of comparison words*2
	• SUNTIL.L, SWHILE.L	3+3×n n: Number of comparison longwords

?: Conditional operator

Note 1. Each of the SCMPU, SMOVU, SWHILE, and SUNTIL instructions ends the execution regardless of the specified cycles, if the end condition is satisfied during execution.
Note 2. floor (x): Max. integer that is smaller than x.

Table 2.24 Numbers of Cycles for System Manipulation Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
System manipulation instructions	• {CLRPSW, SETPSW}“flag” • MVTC “#IMM, CR”/“Rs, CR” • MVFC “CR, Rd” • MVTIPL “#IMM”	1
	• RTE	6
	• RTFI	3

Table 2.25 Numbers of Cycles for Instructions for Register Bank Save Function

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Instructions for register bank save function	• SAVE “#IMM”/“R”	1
	• RSTR “#IMM”/“R”	3 to 6

2.10.2 Instruction and Numbers of Cycles (for the Double-Precision Floating-Point Coprocessor)

Table 2.26 shows the numbers of cycles for the double-precision floating-point related instructions. The listed numbers of cycles for access to memory are the numbers of cycles during no-wait access. The operands in the table below indicate the following meanings.

#IMM: Immediate
Rs, Rd: General-purpose register
dsp: displacement
DRs, DRs2, DRd, DRd2: Double-precision floating-point data register
DRHs, DRHd: Upper 32 bits in the double-precision floating-point data register
DRLs, DRLd: Lower 32 bits in the double-precision floating-point data register
DCRs, DCRs2, DCRd, DCRd2: Double-precision floating-point control register

Table 2.26 Numbers of Cycles for the Double-Precision Floating-Point Related Instructions

Instruction	Mnemonic (indicates the common operation when the size is omitted)	Numbers of Cycles
Double-precision floating-point processing instructions	• {DADD, DSUB} “DRs, DRs2, DRd”	4*1
	• {DABS, DNEG} “DRs, DRd”	1
	• DCMPcm “DRs, DRs2”	4*1
	• DDIV “DRs, DRs2, DRd”	33*1
	• DMUL “DRs, DRs2, DRd”	5*1
	• DSQRT “DRs, DRd”	33*1
	• {DTOF, DTOI, DTOU, DROUND} “DRs, DRd”	4*1
	• {FTOD, ITOD, UTOD} “Rs, DRd”	4*1
Double-precision floating-point data transfer instructions	• DMOV “Rs, DRHd”/ “Rs, DRLd” / “DRHs, Rd” / “DRLs, Rd” / “DRs, DRd”/“#IMM, DRHd”/ “#IMM, DRLd”	1
	• DMOV “DRs, [Rd]”/ “DRs, dsp[Rd]”	1
	• DMOV “[Rs], DRd”/ “dsp[Rs], DRd”	Throughput: 1 Latency: 2*2
	• DPUSHM “DRs-DRs2” / “DCRs-DCRs2”	n n: Number of registers*4
	• DPOPM “DRd-DRd2” / “DCRd-DCRd2”	Throughput: n Latency: n + 1 n: Number of registers*2, *3
	• MVFDC “DCRs, Rd”	1
	• MVFDR	1
	• MVTDC “Rs, DCRd”	1

Note 1. The numbers of cycles for reference to the results of arithmetic operations by double-precision floating-point data transfer instructions and the DABS and DNEG instructions are the listed numbers of cycles plus 1.
Note 2. When the load data is used by the subsequent instruction, the numbers of cycles described as “latency” is counted as the numbers of cycles for the memory load instruction. For the cycles other than the memory load instruction, the numbers of cycles described as “throughput” is counted.
Note 3. The DPOPM instruction is converted into multiple load operations. The processing is the same as the one for the load operations of the DMOV instruction, where the operation is repeated for the number of specified registers.
Note 4. The DPUSHM instruction is converted into multiple store operations. The processing is the same as the one for the store operations of the DMOV instruction, where the operation is repeated for the number of specified registers.

2.10.3 Numbers of Cycles for Response to Interrupts

Table 2.27 lists numbers of cycles taken by processing for response to interrupts.

Table 2.27 Numbers of Cycles for Response to Interrupts

Type of Interrupt Request/Details of Processing	Fast Interrupt	Other Interrupts
ICU Judgment of priority order	2 cycles	
CPU Numbers of cycles from notification to acceptance of the interrupt request	N cycles (varies with the instruction being executed at the time the interrupt was received)	
CPU Pre-processing by hardware Saving the current PC and PSW values in RAM (or in control registers in the case of the fast interrupt) Reading of the vector Branching to the start of the exception handling routine	4 cycles	6 cycles

Times calculated from the values in Table 2.27 will be applicable when access to memory from the CPU is processed with no waiting. This MCU has a RAM that allows no-wait access and code flash memory incorporating a ROM Cache. Numbers of cycles for response to interrupts can be minimized by placing program code (and vectors) in code flash memory and the stack in RAM. Furthermore, place the addresses where the exception handling routine start on 8-byte boundaries.

For information on the numbers of cycles from notification to acceptance of the interrupt request, indicated by N in the table above, see Table 2.17 to Table 2.26.

The timing of interrupt acceptance depends on the execution state of the instruction. For more information on this, see section 14.3.1, Acceptance Timing and Saved PC Value.

2.11 Usage Note

2.11.1 Notes on Self-Diagnosis of the RAM for the Save Register Banks

The save register banks in this MCU are configured of RAM. As the save register banks are equipped with a buffer, data may be read from the buffer rather than from the memory cells of the RAM when the same address is to be read by a RSTR instruction after a write operation by the SAVE instruction. When running self-diagnosis of the RAM in the save register banks, confirm that the data have actually been written to the memory by following the procedure below so that data will not be read from the buffer.

(1) Write data to the bank targeted for diagnosis with the SAVE instruction.
(2) Write data to a bank different from the bank in the procedure (1) with the SAVE instruction.
(3) Read the data from the bank in the procedure (1) with the RSTR instruction.

3. Operating Modes

3.1 Operating Mode Types and Selection

There are two types of operating-mode selection: one is be selected by the level on pins at the time of release from the reset state, and the other is selected by software after release from the reset state.
Table 3.1 lists the relationship between levels on the mode-setting pins (MD and UB) on release from the reset state and the operating mode selected at that time. For details on each of the operating modes, refer to section 3.3, Details of Operating Modes. Operation starts with the on-chip ROM (code flash memory and data flash memory) enabled and the external bus disabled, regardless of the mode in which operation started. Set the SYSCR0.EXBE bit to 1 (external bus enabled) to enable the external bus.

Table 3.1 Selection of Operating Modes by the Mode-Setting Pins on Release from the Reset State

Mode-Setting Pin			SYSCR0 Initial State	
MD*1	UB*2	Operating Mode	ROME	EXBE
High	—	Single-chip mode	1 (On-chip ROM enabled)	0 (External bus disabled)
Low	Low	Boot mode (SCI interface)		
	High	Boot mode (USB interface)		
Low → High*3	Low	Boot mode (FINE interface)		

Note 1. Do not change the level on the MD pin while the MCU is operating.
Note 2. The PC7 pin, which is multiplexed with the UB pin function, may also be used as a general port pin or as an input or output pin for peripheral functions.
Note 3. After release the reset state while the MD pin is at the low level, switch it to the high level within 20 to 100 msec.

Table 3.2 gives a list of the operating mode settings that can be made with system control register 0 (SYSCR0). For details on each of the operating modes, refer to section 3.3, Details of Operating Modes.

Table 3.2 Selection of Operating Modes by Register Setting

SYSCR0		
ROME	EXBE	Operating Mode
0 (On-chip ROM disabled)*1	0 (external bus disabled)	Single-chip mode
1 (On-chip ROM enabled)	0 (external bus disabled)	
0 (On-chip ROM disabled)*1	1 (external bus enabled)	On-chip ROM disabled extended mode
1 (On-chip ROM enabled)	1 (external bus enabled)	On-chip ROM enabled extended mode

Note 1. Once the ROME bit is set to 0, it cannot be reverted to 1.

The endian is selectable in single-chip mode. Endian is selected by the endian selection bits (MDE[2:0]) in the endian select register (MDE). Table 3.3 lists the correspondence between the setting and endian. For details on selection of endian, refer to section 7.2.5, Endian Select Register (MDE).

Table 3.3 Selection of Endian

Setting of the MDE[2:0] Bits	Selected Endian
000b	Big endian
111b	Little endian

3.2 Register Descriptions

3.2.1 Mode Monitor Register (MDMONR)

Address(es): 0008 0000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MD
Value after reset:	0	0	0	0	0	0	0	x	0	0	0	0	0	0	0	0/1*1

Bit	Symbol	Bit Name	Description	R/W
b0	MD	MD Pin Status Flag	0: The MD pin is low. 1: The MD pin is high.	R
b7 to b1	—	Reserved	These bits are read as 0.	R
b8	—	Reserved	The read value is undefined.	R
b15 to b9	—	Reserved	These bits are read as 0.	R

Note 1. This affects the level on the MD pin at the time of release from the reset state.

3.2.2 System Control Register 0 (SYSCR0)

Address(es): 0008 0006h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	KEY[7:0]								—	—	—	—	—	—	EXBE	ROME
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	ROME	On-Chip ROM Enable	0: The on-chip ROM is disabled. 1: The on-chip ROM is enabled.	R/W
b1	EXBE	External Bus Enable	0: The external bus is disabled. 1: The external bus is enabled.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	KEY[7:0]	SYSCR0 Key Code	These bits control permission and prohibition of writing to the SYSCR0 register. To modify the SYSCR0 register, write 5Ah to the eight higher-order bits and the desired value to the eight lower-order bits as a 16-bit unit.	R/(W)*1

Note 1. Write data is not retained.

ROME Bit (On-Chip ROM Enable)

The ROME bit enables or disables the on-chip ROM (code flash memory and data flash memory).
Once set to 0, it cannot be reverted to 1.
A 0 should not be written to this bit while a program is being executed from the on-chip ROM (code flash memory and data flash memory). After writing a 0 to this bit, be sure to disable the on-chip ROM by changing the ROME bit to 0 before proceeding with further processing.

EXBE Bit (External Bus Enable)

The EXBE bit enables or disables the external bus.
Do not write 0 to this bit while a program is running from an external address space. Write 0 to this bit after access to the external bus is completed. Furthermore, when an external address space is included in the range of transfer by the bus masters other than the CPU (DMAC, DTC, EXDMAC, and EDMAC), prohibit DMA transfer before writing 0 to this bit. After writing to the EXBE bit, confirm that its value has actually changed before proceeding with further processing.
When the EXBE bit is set to 1, the related I/O port settings must also be changed as required. For details, refer to section 23, Multi-Function Pin Controller (MPC).

3.2.3 System Control Register 1 (SYSCR1)

Address(es): 0008 0008h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	SBYRAME	ECCRAME	—	—	—	—	—	RAME
Value after reset:	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	RAME	RAM Enable	0: The RAM is disabled. 1: The RAM is enabled.	R/W
b5 to b1	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b6	ECCRAME	ECCRAM Enable	0: The ECCRAM is disabled. 1: The ECCRAM is enabled.	R/W
b7	SBYRAME	Standby RAM Enable	0: The standby RAM is disabled. 1: The standby RAM is enabled.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

RAME Bit (RAM Enable)

The RAME bit enables or disables the RAM.

A 0 should not be written to this bit during access to the RAM. When accessing the RAM immediately after changing the RAME bit from 0 to 1, make sure that the RAME bit is 1 before the access.

Even when the RAME bit is set to 0, the RAM retains its value. However, the voltage must be maintained at no less than the specified RAM hold voltage (VRAM), which is stipulated in section 61, Electrical Characteristics.

ECCRAME Bit (ECCRAM Enable)

The ECCRAME bit enables or disables the ECCRAM.

A 0 should not be written to this bit during access to the ECCRAM. When accessing the ECCRAM immediately after changing the ECCRAME bit from 0 to 1, make sure that the ECCRAME bit is 1 before the access.

Even when the ECCRAME bit is set to 0, the ECCRAM retains its value. However, the voltage must be maintained at no less than the specified RAM standby voltage (VRAM), which is stipulated in section 61, Electrical Characteristics.

SBYRAME Bit (Standby RAM Enable)

The SBYRAME bit enables or disables the standby RAM.

A 0 should not be written to this bit during access to the standby RAM. When accessing the standby RAM immediately after changing the SBYRAME bit from 0 to 1, make sure that the SBYRAME bit is 1 before the access.

Even when the SBYRAME bit is set to 0, the standby RAM retains its value. However, the voltage must be maintained at no less than the specified RAM hold voltage (VRAM), which is stipulated in section 61, Electrical Characteristics.

3.3 Details of Operating Modes

3.3.1 Single-Chip Mode

In single-chip mode, the external bus is disabled (SYSCR0.EXBE bit = 0) so that all I/O port pins are available for use as input or output port pins, inputs or outputs for peripheral functions, or as interrupt inputs.
If the high level is on the MD pin at the time of release from the reset state, the chip starts in single-chip mode. The on-chip ROM is enabled (SYSCR0.ROME bit = 1) at this time. The on-chip ROM can be disabled by software (by clearing the SYSCR0.ROME bit to 0), but it cannot be re-enabled (by setting the SYSCR0.ROME bit to 1) once this is done.
Setting the SYSCR0.EXBE bit to 1 (enabling the external bus) causes a transition to on-chip ROM enabled extended mode or to on-chip ROM disabled extended mode, making the external bus available.

3.3.2 On-Chip ROM Enabled Extended Mode

In this mode, the on-chip ROM is enabled (SYSCR0.ROME bit = 1) and the external bus extension is enabled (SYSCR0.EXBE bit = 1). This mode allows some I/O ports to be used as data bus input/output, address bus output, or bus control signal input/output. For details, refer to section 23, Multi-Function Pin Controller (MPC).
After the chip has started up in single-chip mode, setting the SYSCR0.EXBE bit to 1 (external bus enabled) causes it to make the transition to on-chip ROM enabled extended mode.
Writing 0 to the SYSCR0.EXBE bit (external bus disabled) causes a transition to single-chip mode (on-chip ROM enabled).
Writing 0 to the SYSCR0.ROME bit (on-chip ROM disabled) causes a transition to on-chip ROM disabled extended mode.

3.3.3 On-Chip ROM Disabled Extended Mode

In this mode, the on-chip ROM is disabled (SYSCR0.ROME bit = 0) and the external bus extension is enabled (SYSCR0.EXBE bit = 1). This mode allows some I/O ports to be used as data bus input/output, address bus output, or bus control signal input/output. For details, refer to section 23, Multi-Function Pin Controller (MPC).
After the chip has started up in single-chip mode, setting the SYSCR0.EXBE bit to 1 (external bus enabled) and setting the SYSCR0.ROME bit to 0 (on-chip ROM disabled) causes it to make the transition to on-chip ROM disabled extended mode.
In this mode, the on-chip ROM cannot be enabled by setting the SYSCR0.ROME bit to 1.
Writing 0 to the SYSCR0.EXBE bit (external bus disabled) causes a transition to single-chip mode (on-chip ROM disabled).

3.3.4 Boot Mode

In this mode, the on-chip flash memory modifying program (boot program) stored in a dedicated area within the MCU operates. The on-chip ROM (code flash memory and data flash memory) can be modified from outside the MCU by using a universal asynchronous receiver/transmitter (SCI1). For details, refer to section 60, Flash Memory (FLASH).
The chip starts up in boot mode if the low level is on both the MD and UB pins on release from the reset state.

3.3.5 USB Boot Mode

In this mode, the on-chip flash memory modifying program (boot program) stored in a dedicated area within the MCU operates. On-chip ROM (code flash memory and data flash memory) can be modified from outside the MCU by using the USB. For details, refer to section 60, Flash Memory (FLASH).
The chip starts up in boot mode (with the USB interface) if the low level is on the MD pin and the high level is on the UB pin on release from the reset state.

3.3.6 Boot Mode (FINE Interface)


In this mode, the flash memory modifying program (boot program) stored in a dedicated area within the MCU operates. The on-chip ROM (code flash memory and data flash memory) can be modified from outside the MCU by using the FINE. For details, refer to section 60, Flash Memory (FLASH).

The chip starts up in boot mode (FINE interface) when the MD pin is set to the low level at the time of release from the reset state and then is then switched to the high level within 20 to 100 msec.

3.4 Transitions of Operating Modes

3.4.1 Operating Mode Transitions Determined by the Mode-Setting Pins

Figure 3.1 shows operating mode transitions determined by the settings of the MD pin and the UB pin.



Note 1. After release from the reset state, switch the MD pin to high level within 20 to 100 msec.

Figure 3.1 Mode-Setting Pin Level and Operating Mode

3.4.2 Operating Mode Transitions According to Register Setting

Figure 3.2 shows operating mode transitions according to the setting of the ROME and EXBE bits in SYSCR0.





Figure 3.2 Setting of SYSCR0.ROME and EXBE Bits and Operating Modes

4. Address Space

4.1 Address Space

This MCU has a 4-Gbyte address space, consisting of the range of addresses from 0000 0000h to FFFF FFFFh. That is, linear access to an address space of up to 4 Gbytes is possible, and this contains both program and data areas.
Figure 4.1 shows the memory maps in the respective operating modes. Accessible areas will differ according to the operating mode and states of control bits.




Note 1. The address space in boot mode is the same as the address space in single-chip mode.
Note 2. Reserved areas should not be accessed.
Note 3. The on-chip ROM (code flash memory) can be used in linear mode, where the user area forms a single area, or in dual mode, where the user area is divided into two banks. For details, refer to section 60.3, Structure of Memory in section 60, Flash Memory (FLASH).
Note 4. The capacities of the code flash memory differ depending on the products.

Code Flash Memory			Data Flash Memory		RAM	
	Address					
Capacity	Linear mode	Dual mode (BANKSEL.BANKSWP[2:0] = 111b)	Capacity	Address	Capacity	Address
4 Mbytes	FFC0 0000h to FFFF FFFFh	bank 1: FFC0 0000h to FFDF FFFFh	32 Kbytes	0010 0000h to 0010 7FFFh	1 Mbyte	0000 0000h to 0007 FFFFh
		bank 0: FFE0 0000h to FFFF FFFFh				0080 0000h to 0087 FFFFh
2 Mbytes	FFE0 0000h to FFFF FFFFh	bank 1: FFD0 0000h to FFDF FFFFh	32 Kbytes	0010 0000h to 0010 7FFFh	1 Mbyte	0000 0000h to 0007 FFFFh
		bank 0: FFF0 0000h to FFFF FFFFh				0080 0000h to 0087 FFFFh

Figure 4.1 Memory Map in Each Operating Mode

4.2 External Address Space

The external address space is divided into CS areas (CS0 to CS7) and SDRAM area (SDCS). The CS areas are divided into up to eight areas (CS0 to CS7), each corresponding to the CSn# signal output from a CSn# (n = 0 to 7) pin.
Figure 4.2 shows the address ranges corresponding to the individual CS areas (CS0 to CS7) and SDRAM area (SDCS) in on-chip ROM disabled extended mode.



Note 1. Reserved areas should not be accessed.
Note 2. The CS0 area is disabled in on-chip ROM enabled extended mode.
In this mode, the address space for addresses 1000 0000h or above is as shown in figure on this section, Memory Map in Each Operating Mode.

Figure 4.2 Correspondence between External Address Spaces and CS Areas (In On-Chip ROM Disabled Extended Mode)

5. I/O Registers

This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on writing to registers are also given at the end.

(1) I/O Register Addresses (Address Order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

(2) Notes on Writing to I/O Registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.
As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERn of the ICU (interrupt request enable bit) set to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

(a) Write to an I/O register.
(b) Read the value from the I/O register to a general register.
(c) Execute the operation using the value read.
(d) Execute the subsequent instruction.

[Instruction examples]

- Byte-size I/O registers

```
MOV.L  #SFR_ADDR, R1
MOV.B  #SFR_DATA, [R1]
CMP    [R1].UB, R1
;; Next process
```

- Word-size I/O registers

```
MOV.L  #SFR_ADDR, R1
MOV.W  #SFR_DATA, [R1]
CMP    [R1].W, R1
;; Next process
```

- Longword-size I/O registers

```
MOV.L  #SFR_ADDR, R1
MOV.L  #SFR_DATA, [R1]
CMP    [R1].L, R1
;; Next process
```

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary to read or execute operation for all the registers that were written to.

(3) Number of Access Cycles to I/O Registers

For the number of I/O register access cycles, refer to Table 5.1, List of I/O Registers (Address Order).
The number of access cycles to I/O registers is obtained by following equation.*1

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 +
Number of divided clock synchronization cycles +
Number of bus cycles for internal peripheral busses 1 to 6

The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed.
When peripheral functions connected to internal peripheral bus 2 to 6 or registers for the external bus control unit (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.
The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK, BCLK) or bus access timing.
In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access states listed in Table 5.1.
When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.
In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of access cycles listed in Table 5.1.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DMAC or DTC).

(4) Notes on Sleep Mode and Mode Transitions

During sleep mode or mode transitions, do not write to the registers related to system control (indicated by 'SYSTEM' in the Module Symbol column in Table 5.1, List of I/O Registers (Address Order)).

(5) Restrictions in Relation to RMPA and String-Manipulation Instructions

The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

5.1 I/O Register Addresses (Address Order)

Table 5.1 List of I/O Registers (Address Order) (1/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 0000h	SYSTEM	Mode Monitor Register	MDMONR	16	16	4 ICLK		Operating Modes
0008 0006h	SYSTEM	System Control Register 0	SYSCR0	16	16	4 ICLK		Operating Modes
0008 0008h	SYSTEM	System Control Register 1	SYSCR1	16	16	4 ICLK		Operating Modes
0008 000Ch	SYSTEM	Standby Control Register	SBYCR	16	16	4 ICLK		Low Power Consumption
0008 0010h	SYSTEM	Module Stop Control Register A	MSTPCRA	32	32	4 ICLK		Low Power Consumption
0008 0014h	SYSTEM	Module Stop Control Register B	MSTPCRB	32	32	4 ICLK		Low Power Consumption
0008 0018h	SYSTEM	Module Stop Control Register C	MSTPCRC	32	32	4 ICLK		Low Power Consumption
0008 001Ch	SYSTEM	Module Stop Control Register D	MSTPCRD	32	32	4 ICLK		Low Power Consumption
0008 0020h	SYSTEM	System Clock Control Register	SCKCR	32	32	4 ICLK		Clock Generation Circuit
0008 0024h	SYSTEM	System Clock Control Register 2	SCKCR2	16	16	4 ICLK		Clock Generation Circuit
0008 0026h	SYSTEM	System Clock Control Register 3	SCKCR3	16	16	4 ICLK		Clock Generation Circuit
0008 0028h	SYSTEM	PLL Control Register	PLLCR	16	16	4 ICLK		Clock Generation Circuit
0008 002Ah	SYSTEM	PLL Control Register 2	PLLCR2	8	8	4 ICLK		Clock Generation Circuit
0008 0030h	SYSTEM	External Bus Clock Control Register	BCKCR	8	8	4 ICLK		Clock Generation Circuit
0008 0032h	SYSTEM	Main Clock Oscillator Control Register	MOSCCR	8	8	4 ICLK		Clock Generation Circuit
0008 0033h	SYSTEM	Sub-Clock Oscillator Control Register	SOSCCR	8	8	4 ICLK		Clock Generation Circuit
0008 0034h	SYSTEM	Low-Speed On-Chip Oscillator Control Register	LOCOCR	8	8	4 ICLK		Clock Generation Circuit
0008 0035h	SYSTEM	IWDT-Dedicated On-Chip Oscillator Control Register	ILOCOCR	8	8	4 ICLK		Clock Generation Circuit
0008 0036h	SYSTEM	High-Speed On-Chip Oscillator Control Register	HOCOCR	8	8	4 ICLK		Clock Generation Circuit
0008 0037h	SYSTEM	High-Speed On-Chip Oscillator Control Register 2	HOCOCR2	8	8	4 ICLK		Clock Generation Circuit
0008 003Ch	SYSTEM	Oscillation Stabilization Flag Register	OSCOVFSR	8	8	4 ICLK		Clock Generation Circuit
0008 003Eh	SYSTEM	CLKOUT Output Control Register	CKOCR	16	16	4 ICLK		Clock Generation Circuit
0008 0040h	SYSTEM	Oscillation Stop Detection Control Register	OSTDCR	8	8	4 ICLK		Clock Generation Circuit
0008 0041h	SYSTEM	Oscillation Stop Detection Status Register	OSTDSR	8	8	4 ICLK		Clock Generation Circuit

Table 5.1 List of I/O Registers (Address Order) (2/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 0044h	SYSTEM	Specific-Use Clock Control Register	PACKCR	16	16	4 ICLK		Clock Generation Circuit
0008 0048h	SYSTEM	PPLL Control Register	PPLLCR	16	16	4 ICLK		Clock Generation Circuit
0008 004Ah	SYSTEM	PPLL Control Register 2	PPLLCR2	8	8	4 ICLK		Clock Generation Circuit
0008 004Bh	SYSTEM	PPLL Control Register 3	PPLLCR3	8	8	4 ICLK		Clock Generation Circuit
0008 00A0h	SYSTEM	Operating Power Control Register	OPCCR	8	8	4 ICLK		Low Power Consumption
0008 00A1h	SYSTEM	Sleep Mode Return Clock Source Switching Register	RSTCKCR	8	8	4 ICLK		Low Power Consumption
0008 00A2h	SYSTEM	Main Clock Oscillator Wait Control Register	MOSCWTCR	8	8	4 ICLK		Clock Generation Circuit
0008 00A3h	SYSTEM	Sub-Clock Oscillator Wait Control Register	SOSCWTCR	8	8	4 ICLK		Clock Generation Circuit
0008 00C0h	SYSTEM	Reset Status Register 2	RSTSR2	8	8	4 ICLK		Resets
0008 00C2h	SYSTEM	Software Reset Register	SWRR	16	16	4 ICLK		Resets
0008 00E0h	SYSTEM	Voltage Monitoring 1 Circuit Control Register 1	LVD1CR1	8	8	4 ICLK		LVDA
0008 00E1h	SYSTEM	Voltage Monitoring 1 Circuit Status Register	LVD1SR	8	8	4 ICLK		LVDA
0008 00E2h	SYSTEM	Voltage Monitoring 2 Circuit Control Register 1	LVD2CR1	8	8	4 ICLK		LVDA
0008 00E3h	SYSTEM	Voltage Monitoring 2 Circuit Status Register	LVD2SR	8	8	4 ICLK		LVDA
0008 03FEh	SYSTEM	Protect Register	PRCR	16	16	4 ICLK		Register Write Protection Function
0008 1000h	FLASH	ROM Cache Enable Register	ROMCE	16	16	4 ICLK		Flash Memory
0008 1004h	FLASH	ROM Cache Invalidate Register	ROMCIV	16	16	4 ICLK		Flash Memory
0008 1040h	FLASH	Non-Cacheable Area 0 Address Register	NCRG0	32	32	4 ICLK		Flash Memory
0008 1044h	FLASH	Non-Cacheable Area 0 Setting Register	NCRC0	32	32	4 ICLK		Flash Memory
0008 1048h	FLASH	Non-Cacheable Area 1 Address Register	NCRG1	32	32	4 ICLK		Flash Memory
0008 104Ch	FLASH	Non-Cacheable Area 1 Setting Register	NCRC1	32	32	4 ICLK		Flash Memory
0008 1200h	RAM	RAM Operating Mode Control Register	RAMMODE	8	8	3 ICLK		RAM
0008 1201h	RAM	RAM Error Status Register	RAMSTS	8	8	3 ICLK		RAM
0008 1204h	RAM	RAM Protection Register	RAMPRCR	8	8	3 ICLK		RAM
0008 1208h	RAM	RAM Error Address Capture Register	RAMECAD	32	32	3 ICLK		RAM
0008 1240h	RAM	Expansion RAM Operating Mode Control Register	EXRAMMODE	8	8	3 ICLK		RAM
0008 1241h	RAM	Expansion RAM Error Status Register	EXRAMSTS	8	8	3 ICLK		RAM
0008 1244h	RAM	Expansion RAM Protection Register	EXRAMPRCR	8	8	3 ICLK		RAM
0008 1248h	RAM	Expansion RAM Error Address Capture Register	EXRAMECAD	32	32	3 ICLK		RAM
0008 12C0h	ECCRAM	ECCRAM Operating Mode Control Register	ECCRAMMODE	8	8	3 ICLK		RAM
0008 12C1h	ECCRAM	ECCRAM 2-Bit Error Status Register	ECCRAM2STS	8	8	3 ICLK		RAM
0008 12C2h	ECCRAM	ECCRAM 1-Bit Error Information Update Enable Register	ECCRAM1STSEN	8	8	3 ICLK		RAM
0008 12C3h	ECCRAM	ECCRAM 1-Bit Error Status Register	ECCRAM1STS	8	8	3 ICLK		RAM

Table 5.1 List of I/O Registers (Address Order) (3/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 12C4h	ECCRAM	ECCRAM Protection Register	ECCRAMPRCR	8	8	3 ICLK		RAM
0008 12C8h	ECCRAM	ECCRAM 2-Bit Error Address Capture Register	ECCRAM2ECAD	32	32	3 ICLK		RAM
0008 12CCh	ECCRAM	ECCRAM 1-Bit Error Address Capture Register	ECCRAM1ECAD	32	32	3 ICLK		RAM
0008 12D0h	ECCRAM	ECCRAM Protection Register 2	ECCRAMPRCR2	8	8	3 ICLK		RAM
0008 12D4h	ECCRAM	ECCRAM Test Control Register	ECCRAMETST	8	8	3 ICLK		RAM
0008 1300h	BSC	Bus Error Status Clear Register	BERCLR	8	8	3 ICLK		Buses
0008 1304h	BSC	Bus Error Monitoring Enable Register	BEREN	8	8	3 ICLK		Buses
0008 1308h	BSC	Bus Error Status Register 1	BERSR1	8	8	3 ICLK		Buses
0008 130Ah	BSC	Bus Error Status Register 2	BERSR2	16	16	3 ICLK		Buses
0008 1310h	BSC	Bus Priority Control Register	BUSPRI	16	16	3 ICLK		Buses
0008 2000h	DMAC0	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 2004h	DMAC0	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 2008h	DMAC0	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa
0008 200Ch	DMAC0	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 2010h	DMAC0	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 2013h	DMAC0	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 2014h	DMAC0	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 2018h	DMAC0	DMA Offset Register	DMOFR	32	32	3 ICLK		DMACAa
0008 201Ch	DMAC0	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 201Dh	DMAC0	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa
0008 201Eh	DMAC0	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 201Fh	DMAC0	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 2040h	DMAC1	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 2044h	DMAC1	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 2048h	DMAC1	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa
0008 204Ch	DMAC1	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 2050h	DMAC1	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 2053h	DMAC1	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 2054h	DMAC1	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 205Ch	DMAC1	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 205Dh	DMAC1	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa
0008 205Eh	DMAC1	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 205Fh	DMAC1	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 2080h	DMAC2	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 2084h	DMAC2	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 2088h	DMAC2	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa
0008 208Ch	DMAC2	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 2090h	DMAC2	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 2093h	DMAC2	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 2094h	DMAC2	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 209Ch	DMAC2	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 209Dh	DMAC2	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa
0008 209Eh	DMAC2	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 209Fh	DMAC2	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 20C0h	DMAC3	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 20C4h	DMAC3	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 20C8h	DMAC3	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa

Table 5.1 List of I/O Registers (Address Order) (4/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 20CCh	DMAC3	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 20D0h	DMAC3	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 20D3h	DMAC3	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 20D4h	DMAC3	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 20DCh	DMAC3	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 20DDh	DMAC3	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa
0008 20DEh	DMAC3	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 20DFh	DMAC3	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 2100h	DMAC4	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 2104h	DMAC4	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 2108h	DMAC4	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa
0008 210Ch	DMAC4	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 2110h	DMAC4	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 2113h	DMAC4	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 2114h	DMAC4	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 211Ch	DMAC4	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 211Dh	DMAC4	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa
0008 211Eh	DMAC4	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 211Fh	DMAC4	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 2140h	DMAC5	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 2144h	DMAC5	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 2148h	DMAC5	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa
0008 214Ch	DMAC5	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 2150h	DMAC5	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 2153h	DMAC5	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 2154h	DMAC5	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 215Ch	DMAC5	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 215Dh	DMAC5	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa
0008 215Eh	DMAC5	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 215Fh	DMAC5	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 2180h	DMAC6	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 2184h	DMAC6	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 2188h	DMAC6	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa
0008 218Ch	DMAC6	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 2190h	DMAC6	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 2193h	DMAC6	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 2194h	DMAC6	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 219Ch	DMAC6	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 219Dh	DMAC6	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa
0008 219Eh	DMAC6	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 219Fh	DMAC6	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 21C0h	DMAC7	DMA Source Address Register	DMSAR	32	32	3 ICLK		DMACAa
0008 21C4h	DMAC7	DMA Destination Address Register	DMDAR	32	32	3 ICLK		DMACAa
0008 21C8h	DMAC7	DMA Transfer Count Register	DMCRA	32	32	3 ICLK		DMACAa
0008 21CCh	DMAC7	DMA Block Transfer Count Register	DMCRB	16	16	3 ICLK		DMACAa
0008 21D0h	DMAC7	DMA Transfer Mode Register	DMTMD	16	16	3 ICLK		DMACAa
0008 21D3h	DMAC7	DMA Interrupt Setting Register	DMINT	8	8	3 ICLK		DMACAa
0008 21D4h	DMAC7	DMA Address Mode Register	DMAMD	16	16	3 ICLK		DMACAa
0008 21DCh	DMAC7	DMA Transfer Enable Register	DMCNT	8	8	3 ICLK		DMACAa
0008 21DDh	DMAC7	DMA Software Start Register	DMREQ	8	8	3 ICLK		DMACAa

Table 5.1 List of I/O Registers (Address Order) (5/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 21DEh	DMAC7	DMA Status Register	DMSTS	8	8	3 ICLK		DMACAa
0008 21DFh	DMAC7	DMA Request Source Flag Control Register	DMCSL	8	8	3 ICLK		DMACAa
0008 2200h	DMAC	DMAC Module Start Register	DMAST	8	8	3 ICLK		DMACAa
0008 2204h	DMAC	DMAC74 Interrupt Status Monitor Register	DMIST	8	8	3 ICLK		DMACAa
0008 2400h	DTC	DTC Control Register	DTCCR	8	8	3 ICLK		DTCb
0008 2404h	DTC	DTC Vector Base Register	DTCVBR	32	32	3 ICLK		DTCb
0008 2408h	DTC	DTC Address Mode Register	DTCADMOD	8	8	3 ICLK		DTCb
0008 240Ch	DTC	DTC Module Start Register	DTCST	8	8	3 ICLK		DTCb
0008 240Eh	DTC	DTC Status Register	DTCSTS	16	16	3 ICLK		DTCb
0008 2410h	DTC	DTC Index Table Base Register	DTCIBR	32	32	3 ICLK		DTCb
0008 2414h	DTC	DTC Operation Register	DTCOR	8	8	3 ICLK		DTCb
0008 2416h	DTC	DTC Sequence Transfer Enable Register	DTCSQE	16	16	3 ICLK		DTCb
0008 2418h	DTC	DTC Address Displacement Register	DTCDISP	32	32	3 ICLK		DTCb
0008 2800h	EXDMAC0	EXDMA Source Address Register	EDMSAR	32	32	2, 3 BCLK		EXDMACa
0008 2804h	EXDMAC0	EXDMA Destination Address Register	EDMDAR	32	32	2, 3 BCLK		EXDMACa
0008 2808h	EXDMAC0	EXDMA Transfer Count Register	EDMCRA	32	32	2, 3 BCLK		EXDMACa
0008 280Ch	EXDMAC0	EXDMA Block Transfer Count Register	EDMCRB	16	16	2, 3 BCLK		EXDMACa
0008 2810h	EXDMAC0	EXDMA Transfer Mode Register	EDMTMD	16	16	2, 3 BCLK		EXDMACa
0008 2812h	EXDMAC0	EXDMA Output Setting Register	EDMOMD	8	8	2, 3 BCLK		EXDMACa
0008 2813h	EXDMAC0	EXDMA Interrupt Setting Register	EDMINT	8	8	2, 3 BCLK		EXDMACa
0008 2814h	EXDMAC0	EXDMA Address Mode Register	EDMAMD	32	32	2, 3 BCLK		EXDMACa
0008 2818h	EXDMAC0	EXDMA Offset Register	EDMOFR	32	32	2, 3 BCLK		EXDMACa
0008 281Ch	EXDMAC0	EXDMA Transfer Enable Register	EDMCNT	8	8	2, 3 BCLK		EXDMACa
0008 281Dh	EXDMAC0	EXDMA Software Start Register	EDMREQ	8	8	2, 3 BCLK		EXDMACa
0008 281Eh	EXDMAC0	EXDMA Status Register	EDMSTS	8	8	2, 3 BCLK		EXDMACa
0008 2820h	EXDMAC0	EXDMA External Request Sense Mode Register	EDMRMD	8	8	2, 3 BCLK		EXDMACa
0008 2821h	EXDMAC0	EXDMA External Request Flag Register	EDMERF	8	8	2, 3 BCLK		EXDMACa
0008 2822h	EXDMAC0	EXDMA Peripheral Request Flag Register	EDMPRF	8	8	2, 3 BCLK		EXDMACa
0008 2840h	EXDMAC1	EXDMA Source Address Register	EDMSAR	32	32	2, 3 BCLK		EXDMACa
0008 2844h	EXDMAC1	EXDMA Destination Address Register	EDMDAR	32	32	2, 3 BCLK		EXDMACa
0008 2848h	EXDMAC1	EXDMA Transfer Count Register	EDMCRA	32	32	2, 3 BCLK		EXDMACa
0008 284Ch	EXDMAC1	EXDMA Block Transfer Count Register	EDMCRB	16	16	2, 3 BCLK		EXDMACa
0008 2850h	EXDMAC1	EXDMA Transfer Mode Register	EDMTMD	16	16	2, 3 BCLK		EXDMACa
0008 2852h	EXDMAC1	EXDMA Output Setting Register	EDMOMD	8	8	2, 3 BCLK		EXDMACa
0008 2853h	EXDMAC1	EXDMA Interrupt Setting Register	EDMINT	8	8	2, 3 BCLK		EXDMACa
0008 2854h	EXDMAC1	EXDMA Address Mode Register	EDMAMD	32	32	2, 3 BCLK		EXDMACa
0008 285Ch	EXDMAC1	EXDMA Transfer Enable Register	EDMCNT	8	8	2, 3 BCLK		EXDMACa
0008 285Dh	EXDMAC1	EXDMA Software Start Register	EDMREQ	8	8	2, 3 BCLK		EXDMACa
0008 285Eh	EXDMAC1	EXDMA Status Register	EDMSTS	8	8	2, 3 BCLK		EXDMACa
0008 2860h	EXDMAC1	EXDMA External Request Sense Mode Register	EDMRMD	8	8	2, 3 BCLK		EXDMACa
0008 2861h	EXDMAC1	EXDMA External Request Flag Register	EDMERF	8	8	2, 3 BCLK		EXDMACa
0008 2862h	EXDMAC1	EXDMA Peripheral Request Flag Register	EDMPRF	8	8	2, 3 BCLK		EXDMACa
0008 2A00h	EXDMAC	EXDMAC Module Start Register	EDMAST	8	8	2, 3 BCLK		EXDMACa
0008 2BE0h	EXDMAC	Cluster Buffer Register 0	CLSBR0	32	32	2, 3 BCLK		EXDMACa
0008 2BE4h	EXDMAC	Cluster Buffer Register 1	CLSBR1	32	32	2, 3 BCLK		EXDMACa
0008 2BE8h	EXDMAC	Cluster Buffer Register 2	CLSBR2	32	32	2, 3 BCLK		EXDMACa
0008 2BECh	EXDMAC	Cluster Buffer Register 3	CLSBR3	32	32	2, 3 BCLK		EXDMACa
0008 2BF0h	EXDMAC	Cluster Buffer Register 4	CLSBR4	32	32	2, 3 BCLK		EXDMACa
0008 2BF4h	EXDMAC	Cluster Buffer Register 5	CLSBR5	32	32	2, 3 BCLK		EXDMACa
0008 2BF8h	EXDMAC	Cluster Buffer Register 6	CLSBR6	32	32	2, 3 BCLK		EXDMACa

Table 5.1 List of I/O Registers (Address Order) (6/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 2BFCh	EXDMAC	Cluster Buffer Register 7	CLSBR7	32	32	2, 3 BCLK		EXDMACa
0008 3002h	BSC	CS0 Mode Register	CS0MOD	16	16	2, 3 BCLK		Buses
0008 3004h	BSC	CS0 Wait Control Register 1	CS0WCR1	32	32	2, 3 BCLK		Buses
0008 3008h	BSC	CS0 Wait Control Register 2	CS0WCR2	32	32	2, 3 BCLK		Buses
0008 3012h	BSC	CS1 Mode Register	CS1MOD	16	16	2, 3 BCLK		Buses
0008 3014h	BSC	CS1 Wait Control Register 1	CS1WCR1	32	32	2, 3 BCLK		Buses
0008 3018h	BSC	CS1 Wait Control Register 2	CS1WCR2	32	32	2, 3 BCLK		Buses
0008 3022h	BSC	CS2 Mode Register	CS2MOD	16	16	2, 3 BCLK		Buses
0008 3024h	BSC	CS2 Wait Control Register 1	CS2WCR1	32	32	2, 3 BCLK		Buses
0008 3028h	BSC	CS2 Wait Control Register 2	CS2WCR2	32	32	2, 3 BCLK		Buses
0008 3032h	BSC	CS3 Mode Register	CS3MOD	16	16	2, 3 BCLK		Buses
0008 3034h	BSC	CS3 Wait Control Register 1	CS3WCR1	32	32	2, 3 BCLK		Buses
0008 3038h	BSC	CS3 Wait Control Register 2	CS3WCR2	32	32	2, 3 BCLK		Buses
0008 3042h	BSC	CS4 Mode Register	CS4MOD	16	16	2, 3 BCLK		Buses
0008 3044h	BSC	CS4 Wait Control Register 1	CS4WCR1	32	32	2, 3 BCLK		Buses
0008 3048h	BSC	CS4 Wait Control Register 2	CS4WCR2	32	32	2, 3 BCLK		Buses
0008 3052h	BSC	CS5 Mode Register	CS5MOD	16	16	2, 3 BCLK		Buses
0008 3054h	BSC	CS5 Wait Control Register 1	CS5WCR1	32	32	2, 3 BCLK		Buses
0008 3058h	BSC	CS5 Wait Control Register 2	CS5WCR2	32	32	2, 3 BCLK		Buses
0008 3062h	BSC	CS6 Mode Register	CS6MOD	16	16	2, 3 BCLK		Buses
0008 3064h	BSC	CS6 Wait Control Register 1	CS6WCR1	32	32	2, 3 BCLK		Buses
0008 3068h	BSC	CS6 Wait Control Register 2	CS6WCR2	32	32	2, 3 BCLK		Buses
0008 3072h	BSC	CS7 Mode Register	CS7MOD	16	16	2, 3 BCLK		Buses
0008 3074h	BSC	CS7 Wait Control Register 1	CS7WCR1	32	32	2, 3 BCLK		Buses
0008 3078h	BSC	CS7 Wait Control Register 2	CS7WCR2	32	32	2, 3 BCLK		Buses
0008 3802h	BSC	CS0 Control Register	CS0CR	16	16	2, 3 BCLK		Buses
0008 380Ah	BSC	CS0 Recovery Cycle Register	CS0REC	16	16	2, 3 BCLK		Buses
0008 3812h	BSC	CS1 Control Register	CS1CR	16	16	2, 3 BCLK		Buses
0008 381Ah	BSC	CS1 Recovery Cycle Register	CS1REC	16	16	2, 3 BCLK		Buses
0008 3822h	BSC	CS2 Control Register	CS2CR	16	16	2, 3 BCLK		Buses
0008 382Ah	BSC	CS2 Recovery Cycle Register	CS2REC	16	16	2, 3 BCLK		Buses
0008 3832h	BSC	CS3 Control Register	CS3CR	16	16	2, 3 BCLK		Buses
0008 383Ah	BSC	CS3 Recovery Cycle Register	CS3REC	16	16	2, 3 BCLK		Buses
0008 3842h	BSC	CS4 Control Register	CS4CR	16	16	2, 3 BCLK		Buses
0008 384Ah	BSC	CS4 Recovery Cycle Register	CS4REC	16	16	2, 3 BCLK		Buses
0008 3852h	BSC	CS5 Control Register	CS5CR	16	16	2, 3 BCLK		Buses
0008 385Ah	BSC	CS5 Recovery Cycle Register	CS5REC	16	16	2, 3 BCLK		Buses
0008 3862h	BSC	CS6 Control Register	CS6CR	16	16	2, 3 BCLK		Buses
0008 386Ah	BSC	CS6 Recovery Cycle Register	CS6REC	16	16	2, 3 BCLK		Buses
0008 3872h	BSC	CS7 Control Register	CS7CR	16	16	2, 3 BCLK		Buses
0008 387Ah	BSC	CS7 Recovery Cycle Register	CS7REC	16	16	2, 3 BCLK		Buses
0008 3880h	BSC	CS Recovery Cycle Insertion Enable Register	CSRECEN	16	16	2, 3 BCLK		Buses
0008 3C00h	BSC	SDC Control Register	SDCCR	8	8	2, 3 BCLK		Buses
0008 3C01h	BSC	SDC Mode Register	SDCMOD	8	8	2, 3 BCLK		Buses
0008 3C02h	BSC	SDRAM Access Mode Register	SDAMOD	8	8	2, 3 BCLK		Buses
0008 3C10h	BSC	SDRAM Self-Refresh Control Register	SDSELF	8	8	2, 3 BCLK		Buses
0008 3C14h	BSC	SDRAM Refresh Control Register	SDRFCR	16	16	2, 3 BCLK		Buses
0008 3C16h	BSC	SDRAM Auto-Refresh Control Register	SDRFEN	8	8	2, 3 BCLK		Buses
0008 3C20h	BSC	SDRAM Initialization Sequence Control Register	SDICR	8	8	2, 3 BCLK		Buses
0008 3C24h	BSC	SDRAM Initialization Register	SDIR	16	16	2, 3 BCLK		Buses

Table 5.1 List of I/O Registers (Address Order) (7/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 3C40h	BSC	SDRAM Address Register	SDADR	8	8	2, 3 BCLK		Buses
0008 3C44h	BSC	SDRAM Timing Register	SDTR	32	32	2, 3 BCLK		Buses
0008 3C48h	BSC	SDRAM Mode Register	SDMOD	16	16	2, 3 BCLK		Buses
0008 3C50h	BSC	SDRAM Status Register	SDSR	8	8	2, 3 BCLK		Buses
0008 6400h	MPU	Region-0 Start Page Number Register	RSPAGE0	32	32	1 ICLK		MPU
0008 6404h	MPU	Region-0 End Page Number Register	REPAGE0	32	32	1 ICLK		MPU
0008 6408h	MPU	Region-1 Start Page Number Register	RSPAGE1	32	32	1 ICLK		MPU
0008 640Ch	MPU	Region-1 End Page Number Register	REPAGE1	32	32	1 ICLK		MPU
0008 6410h	MPU	Region-2 Start Page Number Register	RSPAGE2	32	32	1 ICLK		MPU
0008 6414h	MPU	Region-2 End Page Number Register	REPAGE2	32	32	1 ICLK		MPU
0008 6418h	MPU	Region-3 Start Page Number Register	RSPAGE3	32	32	1 ICLK		MPU
0008 641Ch	MPU	Region-3 End Page Number Register	REPAGE3	32	32	1 ICLK		MPU
0008 6420h	MPU	Region-4 Start Page Number Register	RSPAGE4	32	32	1 ICLK		MPU
0008 6424h	MPU	Region-4 End Page Number Register	REPAGE4	32	32	1 ICLK		MPU
0008 6428h	MPU	Region-5 Start Page Number Register	RSPAGE5	32	32	1 ICLK		MPU
0008 642Ch	MPU	Region-5 End Page Number Register	REPAGE5	32	32	1 ICLK		MPU
0008 6430h	MPU	Region-6 Start Page Number Register	RSPAGE6	32	32	1 ICLK		MPU
0008 6434h	MPU	Region-6 End Page Number Register	REPAGE6	32	32	1 ICLK		MPU
0008 6438h	MPU	Region-7 Start Page Number Register	RSPAGE7	32	32	1 ICLK		MPU
0008 643Ch	MPU	Region-7 End Page Number Register	REPAGE7	32	32	1 ICLK		MPU
0008 6500h	MPU	Memory-Protection Enable Register	MPEN	32	32	1 ICLK		MPU
0008 6504h	MPU	Background Access Control Register	MPBAC	32	32	1 ICLK		MPU
0008 6508h	MPU	Memory-Protection Error Status-Clearing Register	MPECLR	32	32	1 ICLK		MPU
0008 650Ch	MPU	Memory-Protection Error Status Register	MPESTS	32	32	1 ICLK		MPU
0008 6514h	MPU	Data Memory-Protection Error Address Register	MPDEA	32	32	1 ICLK		MPU
0008 6520h	MPU	Region Search Address Register	MPSA	32	32	1 ICLK		MPU
0008 6524h	MPU	Region Search Operation Register	MPOPS	16	16	1 ICLK		MPU
0008 6526h	MPU	Region Invalidation Operation Register	MPOPI	16	16	1 ICLK		MPU
0008 6528h	MPU	Instruction-Hit Region Register	MHITI	32	32	1 ICLK		MPU
0008 652Ch	MPU	Data-Hit Region Register	MHITD	32	32	1 ICLK		MPU
0008 7010h to 0008 70FFh	ICU	Interrupt Request Register 016 to Interrupt Request Register 255	IR016 to IR255	8	8	3 ICLK		ICUD
0008 711Ah to 0008 71FFh	ICU	DTC Transfer Request Enable Register 026 to DTC Transfer Request Enable Register 255	DTCER026 to DTCER255	8	8	3 ICLK		ICUD
0008 7202h to 0008 721Fh	ICU	Interrupt Request Enable Register 02 to Interrupt Request Enable Register 1F	IER02 to IER1F	8	8	3 ICLK		ICUD
0008 72E0h	ICU	Software Interrupt Generation Register	SWINTR	8	8	3 ICLK		ICUD
0008 72E1h	ICU	Software Interrupt 2 Generation Register	SWINT2R	8	8	3 ICLK		ICUD
0008 72F0h	ICU	Fast Interrupt Set Register	FIR	16	16	3 ICLK		ICUD
0008 7300h to 0008 73FFh	ICU	Interrupt Source Priority Register 000 to Interrupt Source Priority Register 255	IPR000 to IPR255	8	8	3 ICLK		ICUD
0008 7400h	ICU	DMAC Trigger Select Register 0	DMRSR0	8	8	3 ICLK		ICUD
0008 7404h	ICU	DMAC Trigger Select Register 1	DMRSR1	8	8	3 ICLK		ICUD
0008 7408h	ICU	DMAC Trigger Select Register 2	DMRSR2	8	8	3 ICLK		ICUD
0008 740Ch	ICU	DMAC Trigger Select Register 3	DMRSR3	8	8	3 ICLK		ICUD
0008 7410h	ICU	DMAC Trigger Select Register 4	DMRSR4	8	8	3 ICLK		ICUD
0008 7414h	ICU	DMAC Trigger Select Register 5	DMRSR5	8	8	3 ICLK		ICUD
0008 7418h	ICU	DMAC Trigger Select Register 6	DMRSR6	8	8	3 ICLK		ICUD
0008 741Ch	ICU	DMAC Trigger Select Register 7	DMRSR7	8	8	3 ICLK		ICUD
0008 7500h to 0008 750Fh	ICU	IRQ Control Register 0 to IRQ Control Register 15	IRQCR0 to IRQCR15	8	8	3 ICLK		ICUD

Table 5.1 List of I/O Registers (Address Order) (8/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 7520h	ICU	IRQ Pin Digital Filter Enable Register 0	IRQFLTE0	8	8	3 ICLK		ICUD
0008 7521h	ICU	IRQ Pin Digital Filter Enable Register 1	IRQFLTE1	8	8	3 ICLK		ICUD
0008 7528h	ICU	IRQ Pin Digital Filter Setting Register 0	IRQFLTC0	16	16	3 ICLK		ICUD
0008 752Ah	ICU	IRQ Pin Digital Filter Setting Register 1	IRQFLTC1	16	16	3 ICLK		ICUD
0008 7580h	ICU	Non-Maskable Interrupt Status Register	NMISR	8	8	3 ICLK		ICUD
0008 7581h	ICU	Non-Maskable Interrupt Enable Register	NMIER	8	8	3 ICLK		ICUD
0008 7582h	ICU	Non-Maskable Interrupt Status Clear Register	NMICLR	8	8	3 ICLK		ICUD
0008 7583h	ICU	NMI Pin Interrupt Control Register	NMICR	8	8	3 ICLK		ICUD
0008 7584h	ICU	Expanded Non-Maskable Interrupt Status Register	EXNMISR	8	8	3 ICLK		ICUD
0008 7585h	ICU	Expanded Non-Maskable Interrupt Enable Register	EXNMIER	8	8	3 ICLK		ICUD
0008 7586h	ICU	Expanded Non-Maskable Interrupt Status Clear Register	EXNMICLR	8	8	3 ICLK		ICUD
0008 7590h	ICU	NMI Pin Digital Filter Enable Register	NMIFLTE	8	8	3 ICLK		ICUD
0008 7594h	ICU	NMI Pin Digital Filter Setting Register	NMIFLTC	8	8	3 ICLK		ICUD
0008 75B0h	ICU	Group IE0 Interrupt Request Register	GRPIE0	32	32	3 ICLK		ICUD
0008 75B4h	ICU	Group IE0 Interrupt Request Enable Register	GENIE0	32	32	3 ICLK		ICUD
0008 75B8h	ICU	Group IE0 Interrupt Clear Register	GCRIE0	32	32	3 ICLK		ICUD
0008 7600h	ICU	Group BE0 Interrupt Request Register	GRPBE0	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7630h	ICU	Group BL0 Interrupt Request Register	GRPBL0	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7634h	ICU	Group BL1 Interrupt Request Register	GRPBL1	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7638h	ICU	Group BL2 Interrupt Request Register	GRPBL2	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7640h	ICU	Group BE0 Interrupt Request Enable Register	GENBE0	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7670h	ICU	Group BL0 Interrupt Request Enable Register	GENBL0	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7674h	ICU	Group BL1 Interrupt Request Enable Register	GENBL1	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7678h	ICU	Group BL2 Interrupt Request Enable Register	GENBL2	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7680h	ICU	Group BE0 Interrupt Clear Register	GCRBE0	32	32	1 to 3 PCLKB	3 ICLK	ICUD
0008 7700h	ICU	Software Configurable Interrupt B Request Register 0	PIBR0	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7701h	ICU	Software Configurable Interrupt B Request Register 1	PIBR1	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7702h	ICU	Software Configurable Interrupt B Request Register 2	PIBR2	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7703h	ICU	Software Configurable Interrupt B Request Register 3	PIBR3	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7704h	ICU	Software Configurable Interrupt B Request Register 4	PIBR4	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7705h	ICU	Software Configurable Interrupt B Request Register 5	PIBR5	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7706h	ICU	Software Configurable Interrupt B Request Register 6	PIBR6	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7707h	ICU	Software Configurable Interrupt B Request Register 7	PIBR7	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7708h	ICU	Software Configurable Interrupt B Request Register 8	PIBR8	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7709h	ICU	Software Configurable Interrupt B Request Register 9	PIBR9	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 770Ah	ICU	Software Configurable Interrupt B Request Register A	PIBRA	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 770Bh	ICU	Software Configurable Interrupt B Request Register B	PIBRB	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7780h	ICU	Software Configurable Interrupt B Source Select Register X128	SLIBXR128	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7781h	ICU	Software Configurable Interrupt B Source Select Register X129	SLIBXR129	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7782h	ICU	Software Configurable Interrupt B Source Select Register X130	SLIBXR130	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7783h	ICU	Software Configurable Interrupt B Source Select Register X131	SLIBXR131	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7784h	ICU	Software Configurable Interrupt B Source Select Register X132	SLIBXR132	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7785h	ICU	Software Configurable Interrupt B Source Select Register X133	SLIBXR133	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7786h	ICU	Software Configurable Interrupt B Source Select Register X134	SLIBXR134	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7787h	ICU	Software Configurable Interrupt B Source Select Register X135	SLIBXR135	8	8	1 to 3 PCLKB	3 ICLK	ICUD

Table 5.1 List of I/O Registers (Address Order) (9/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 7788h	ICU	Software Configurable Interrupt B Source Select Register X136	SLIBXR136	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7789h	ICU	Software Configurable Interrupt B Source Select Register X137	SLIBXR137	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 778Ah	ICU	Software Configurable Interrupt B Source Select Register X138	SLIBXR138	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 778Bh	ICU	Software Configurable Interrupt B Source Select Register X139	SLIBXR139	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 778Ch	ICU	Software Configurable Interrupt B Source Select Register X140	SLIBXR140	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 778Dh	ICU	Software Configurable Interrupt B Source Select Register X141	SLIBXR141	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 778Eh	ICU	Software Configurable Interrupt B Source Select Register X142	SLIBXR142	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 778Fh	ICU	Software Configurable Interrupt B Source Select Register X143	SLIBXR143	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7790h	ICU	Software Configurable Interrupt B Source Select Register 144	SLIBR144	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7791h	ICU	Software Configurable Interrupt B Source Select Register 145	SLIBR145	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7792h	ICU	Software Configurable Interrupt B Source Select Register 146	SLIBR146	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7793h	ICU	Software Configurable Interrupt B Source Select Register 147	SLIBR147	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7794h	ICU	Software Configurable Interrupt B Source Select Register 148	SLIBR148	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7795h	ICU	Software Configurable Interrupt B Source Select Register 149	SLIBR149	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7796h	ICU	Software Configurable Interrupt B Source Select Register 150	SLIBR150	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7797h	ICU	Software Configurable Interrupt B Source Select Register 151	SLIBR151	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7798h	ICU	Software Configurable Interrupt B Source Select Register 152	SLIBR152	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7799h	ICU	Software Configurable Interrupt B Source Select Register 153	SLIBR153	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 779Ah	ICU	Software Configurable Interrupt B Source Select Register 154	SLIBR154	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 779Bh	ICU	Software Configurable Interrupt B Source Select Register 155	SLIBR155	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 779Ch	ICU	Software Configurable Interrupt B Source Select Register 156	SLIBR156	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 779Dh	ICU	Software Configurable Interrupt B Source Select Register 157	SLIBR157	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 779Eh	ICU	Software Configurable Interrupt B Source Select Register 158	SLIBR158	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 779Fh	ICU	Software Configurable Interrupt B Source Select Register 159	SLIBR159	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A0h	ICU	Software Configurable Interrupt B Source Select Register 160	SLIBR160	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A1h	ICU	Software Configurable Interrupt B Source Select Register 161	SLIBR161	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A2h	ICU	Software Configurable Interrupt B Source Select Register 162	SLIBR162	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A3h	ICU	Software Configurable Interrupt B Source Select Register 163	SLIBR163	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A4h	ICU	Software Configurable Interrupt B Source Select Register 164	SLIBR164	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A5h	ICU	Software Configurable Interrupt B Source Select Register 165	SLIBR165	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A6h	ICU	Software Configurable Interrupt B Source Select Register 166	SLIBR166	8	8	1 to 3 PCLKB	3 ICLK	ICUD

Table 5.1 List of I/O Registers (Address Order) (10/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 77A7h	ICU	Software Configurable Interrupt B Source Select Register 167	SLIBR167	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A8h	ICU	Software Configurable Interrupt B Source Select Register 168	SLIBR168	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77A9h	ICU	Software Configurable Interrupt B Source Select Register 169	SLIBR169	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77AAh	ICU	Software Configurable Interrupt B Source Select Register 170	SLIBR170	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77ABh	ICU	Software Configurable Interrupt B Source Select Register 171	SLIBR171	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77ACh	ICU	Software Configurable Interrupt B Source Select Register 172	SLIBR172	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77ADh	ICU	Software Configurable Interrupt B Source Select Register 173	SLIBR173	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77AEh	ICU	Software Configurable Interrupt B Source Select Register 174	SLIBR174	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77AFh	ICU	Software Configurable Interrupt B Source Select Register 175	SLIBR175	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B0h	ICU	Software Configurable Interrupt B Source Select Register 176	SLIBR176	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B1h	ICU	Software Configurable Interrupt B Source Select Register 177	SLIBR177	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B2h	ICU	Software Configurable Interrupt B Source Select Register 178	SLIBR178	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B3h	ICU	Software Configurable Interrupt B Source Select Register 179	SLIBR179	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B4h	ICU	Software Configurable Interrupt B Source Select Register 180	SLIBR180	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B5h	ICU	Software Configurable Interrupt B Source Select Register 181	SLIBR181	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B6h	ICU	Software Configurable Interrupt B Source Select Register 182	SLIBR182	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B7h	ICU	Software Configurable Interrupt B Source Select Register 183	SLIBR183	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B8h	ICU	Software Configurable Interrupt B Source Select Register 184	SLIBR184	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77B9h	ICU	Software Configurable Interrupt B Source Select Register 185	SLIBR185	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77BAh	ICU	Software Configurable Interrupt B Source Select Register 186	SLIBR186	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77BBh	ICU	Software Configurable Interrupt B Source Select Register 187	SLIBR187	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77BCh	ICU	Software Configurable Interrupt B Source Select Register 188	SLIBR188	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77BDh	ICU	Software Configurable Interrupt B Source Select Register 189	SLIBR189	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77BEh	ICU	Software Configurable Interrupt B Source Select Register 190	SLIBR190	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77BFh	ICU	Software Configurable Interrupt B Source Select Register 191	SLIBR191	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C0h	ICU	Software Configurable Interrupt B Source Select Register 192	SLIBR192	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C1h	ICU	Software Configurable Interrupt B Source Select Register 193	SLIBR193	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C2h	ICU	Software Configurable Interrupt B Source Select Register 194	SLIBR194	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C3h	ICU	Software Configurable Interrupt B Source Select Register 195	SLIBR195	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C4h	ICU	Software Configurable Interrupt B Source Select Register 196	SLIBR196	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C5h	ICU	Software Configurable Interrupt B Source Select Register 197	SLIBR197	8	8	1 to 3 PCLKB	3 ICLK	ICUD

Table 5.1 List of I/O Registers (Address Order) (11/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 77C6h	ICU	Software Configurable Interrupt B Source Select Register 198	SLIBR198	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C7h	ICU	Software Configurable Interrupt B Source Select Register 199	SLIBR199	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C8h	ICU	Software Configurable Interrupt B Source Select Register 200	SLIBR200	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77C9h	ICU	Software Configurable Interrupt B Source Select Register 201	SLIBR201	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77CAh	ICU	Software Configurable Interrupt B Source Select Register 202	SLIBR202	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77CBh	ICU	Software Configurable Interrupt B Source Select Register 203	SLIBR203	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77CCh	ICU	Software Configurable Interrupt B Source Select Register 204	SLIBR204	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77CDh	ICU	Software Configurable Interrupt B Source Select Register 205	SLIBR205	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77CEh	ICU	Software Configurable Interrupt B Source Select Register 206	SLIBR206	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 77CFh	ICU	Software Configurable Interrupt B Source Select Register 207	SLIBR207	8	8	1 to 3 PCLKB	3 ICLK	ICUD
0008 7830h	ICU	Group AL0 Interrupt Request Register	GRPAL0	32	32	1 to 3 PCLKA	3 ICLK	ICUD
0008 7834h	ICU	Group AL1 Interrupt Request Register	GRPAL1	32	32	1 to 3 PCLKA	3 ICLK	ICUD
0008 7870h	ICU	Group AL0 Interrupt Request Enable Register	GENAL0	32	32	1 to 3 PCLKA	3 ICLK	ICUD
0008 7874h	ICU	Group AL1 Interrupt Request Enable Register	GENAL1	32	32	1 to 3 PCLKA	3 ICLK	ICUD
0008 7900h	ICU	Software Configurable Interrupt A Request Register 0	PIAR0	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7901h	ICU	Software Configurable Interrupt A Request Register 1	PIAR1	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7902h	ICU	Software Configurable Interrupt A Request Register 2	PIAR2	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7903h	ICU	Software Configurable Interrupt A Request Register 3	PIAR3	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7904h	ICU	Software Configurable Interrupt A Request Register 4	PIAR4	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7905h	ICU	Software Configurable Interrupt A Request Register 5	PIAR5	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7906h	ICU	Software Configurable Interrupt A Request Register 6	PIAR6	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7907h	ICU	Software Configurable Interrupt A Request Register 7	PIAR7	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7908h	ICU	Software Configurable Interrupt A Request Register 8	PIAR8	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7909h	ICU	Software Configurable Interrupt A Request Register 9	PIAR9	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 790Ah	ICU	Software Configurable Interrupt A Request Register A	PIARA	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 790Ch	ICU	Software Configurable Interrupt A Request Register C	PIARC	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D0h	ICU	Software Configurable Interrupt A Source Select Register 208	SLIAR208	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D1h	ICU	Software Configurable Interrupt A Source Select Register 209	SLIAR209	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D2h	ICU	Software Configurable Interrupt A Source Select Register 210	SLIAR210	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D3h	ICU	Software Configurable Interrupt A Source Select Register 211	SLIAR211	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D4h	ICU	Software Configurable Interrupt A Source Select Register 212	SLIAR212	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D5h	ICU	Software Configurable Interrupt A Source Select Register 213	SLIAR213	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D6h	ICU	Software Configurable Interrupt A Source Select Register 214	SLIAR214	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D7h	ICU	Software Configurable Interrupt A Source Select Register 215	SLIAR215	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D8h	ICU	Software Configurable Interrupt A Source Select Register 216	SLIAR216	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79D9h	ICU	Software Configurable Interrupt A Source Select Register 217	SLIAR217	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79DAh	ICU	Software Configurable Interrupt A Source Select Register 218	SLIAR218	8	8	1 to 3 PCLKA	3 ICLK	ICUD

Table 5.1 List of I/O Registers (Address Order) (12/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 79DBh	ICU	Software Configurable Interrupt A Source Select Register 219	SLIAR219	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79DCh	ICU	Software Configurable Interrupt A Source Select Register 220	SLIAR220	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79DDh	ICU	Software Configurable Interrupt A Source Select Register 221	SLIAR221	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79DEh	ICU	Software Configurable Interrupt A Source Select Register 222	SLIAR222	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79DFh	ICU	Software Configurable Interrupt A Source Select Register 223	SLIAR223	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E0h	ICU	Software Configurable Interrupt A Source Select Register 224	SLIAR224	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E1h	ICU	Software Configurable Interrupt A Source Select Register 225	SLIAR225	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E2h	ICU	Software Configurable Interrupt A Source Select Register 226	SLIAR226	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E3h	ICU	Software Configurable Interrupt A Source Select Register 227	SLIAR227	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E4h	ICU	Software Configurable Interrupt A Source Select Register 228	SLIAR228	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E5h	ICU	Software Configurable Interrupt A Source Select Register 229	SLIAR229	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E6h	ICU	Software Configurable Interrupt A Source Select Register 230	SLIAR230	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E7h	ICU	Software Configurable Interrupt A Source Select Register 231	SLIAR231	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E8h	ICU	Software Configurable Interrupt A Source Select Register 232	SLIAR232	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79E9h	ICU	Software Configurable Interrupt A Source Select Register 233	SLIAR233	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79EAh	ICU	Software Configurable Interrupt A Source Select Register 234	SLIAR234	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79EBh	ICU	Software Configurable Interrupt A Source Select Register 235	SLIAR235	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79ECh	ICU	Software Configurable Interrupt A Source Select Register 236	SLIAR236	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79EDh	ICU	Software Configurable Interrupt A Source Select Register 237	SLIAR237	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79EEh	ICU	Software Configurable Interrupt A Source Select Register 238	SLIAR238	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79EFh	ICU	Software Configurable Interrupt A Source Select Register 239	SLIAR239	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F0h	ICU	Software Configurable Interrupt A Source Select Register 240	SLIAR240	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F1h	ICU	Software Configurable Interrupt A Source Select Register 241	SLIAR241	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F2h	ICU	Software Configurable Interrupt A Source Select Register 242	SLIAR242	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F3h	ICU	Software Configurable Interrupt A Source Select Register 243	SLIAR243	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F4h	ICU	Software Configurable Interrupt A Source Select Register 244	SLIAR244	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F5h	ICU	Software Configurable Interrupt A Source Select Register 245	SLIAR245	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F6h	ICU	Software Configurable Interrupt A Source Select Register 246	SLIAR246	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F7h	ICU	Software Configurable Interrupt A Source Select Register 247	SLIAR247	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F8h	ICU	Software Configurable Interrupt A Source Select Register 248	SLIAR248	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79F9h	ICU	Software Configurable Interrupt A Source Select Register 249	SLIAR249	8	8	1 to 3 PCLKA	3 ICLK	ICUD

Table 5.1 List of I/O Registers (Address Order) (13/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 79FAh	ICU	Software Configurable Interrupt A Source Select Register 250	SLIAR250	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79FBh	ICU	Software Configurable Interrupt A Source Select Register 251	SLIAR251	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79FCh	ICU	Software Configurable Interrupt A Source Select Register 252	SLIAR252	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79FDh	ICU	Software Configurable Interrupt A Source Select Register 253	SLIAR253	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79FEh	ICU	Software Configurable Interrupt A Source Select Register 254	SLIAR254	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 79FFh	ICU	Software Configurable Interrupt A Source Select Register 255	SLIAR255	8	8	1 to 3 PCLKA	3 ICLK	ICUD
0008 7A00h	ICU	Software Configurable Interrupt Source Select Register Write Protect Register	SLIPRCR	8	8	1 to 3 PCLKA/B	3 ICLK	ICUD
0008 7A01h	ICU	EXDMAC Trigger Select Register	SELEXDR	8	8	1 to 3 PCLKA/B	3 ICLK	ICUD
0008 8000h	CMT	Compare Match Timer Start Register 0	CMSTR0	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8002h	CMT0	Compare Match Timer Control Register	CMCR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8004h	CMT0	Compare Match Counter	CMCNT	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8006h	CMT0	Compare Match Constant Register	CMCOR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8008h	CMT1	Compare Match Timer Control Register	CMCR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 800Ah	CMT1	Compare Match Counter	CMCNT	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 800Ch	CMT1	Compare Match Constant Register	CMCOR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8010h	CMT	Compare Match Timer Start Register 1	CMSTR1	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8012h	CMT2	Compare Match Timer Control Register	CMCR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8014h	CMT2	Compare Match Counter	CMCNT	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8016h	CMT2	Compare Match Constant Register	CMCOR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8018h	CMT3	Compare Match Timer Control Register	CMCR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 801Ah	CMT3	Compare Match Counter	CMCNT	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 801Ch	CMT3	Compare Match Constant Register	CMCOR	16	16	3, 4 PCLKB	2, 3 ICLK	CMT
0008 8020h	WDT	WDT Refresh Register	WDTRR	8	8	3, 4 PCLKB	2, 3 ICLK	WDTA
0008 8022h	WDT	WDT Control Register	WDTCR	16	16	3, 4 PCLKB	2, 3 ICLK	WDTA
0008 8024h	WDT	WDT Status Register	WDTSR	16	16	3, 4 PCLKB	2, 3 ICLK	WDTA
0008 8026h	WDT	WDT Reset Control Register	WDTRCR	8	8	3, 4 PCLKB	2, 3 ICLK	WDTA
0008 8030h	IWDT	IWDT Refresh Register	IWDTRR	8	8	3, 4 PCLKB	2, 3 ICLK	IWDTa
0008 8032h	IWDT	IWDT Control Register	IWDTCR	16	16	3, 4 PCLKB	2, 3 ICLK	IWDTa
0008 8034h	IWDT	IWDT Status Register	IWDTSR	16	16	3, 4 PCLKB	2, 3 ICLK	IWDTa
0008 8036h	IWDT	IWDT Reset Control Register	IWDTRCR	8	8	3, 4 PCLKB	2, 3 ICLK	IWDTa
0008 8038h	IWDT	IWDT Count Stop Control Register	IWDTCSTPR	8	8	3, 4 PCLKB	2, 3 ICLK	IWDTa
0008 8040h	DA	D/A Data Register 0	DADR0	16	16	3, 4 PCLKB	2, 3 ICLK	R12DAa
0008 8042h	DA	D/A Data Register 1	DADR1	16	16	3, 4 PCLKB	2, 3 ICLK	R12DAa
0008 8044h	DA	D/A Control Register	DACR	8	8	3, 4 PCLKB	2, 3 ICLK	R12DAa
0008 8045h	DA	Data Register Format Select Register	DADPR	8	8	3, 4 PCLKB	2, 3 ICLK	R12DAa
0008 8046h	DA	D/A A/D Synchronous Start Control Register	DAADSCR	8	8	3, 4 PCLKB	2, 3 ICLK	R12DAa
0008 8048h	DA	D/A Output Amplifier Control Register	DAAMPCR	8	8	3, 4 PCLKB	2, 3 ICLK	R12DAa
0008 805Ch	DA	D/A Output Amplifier Stabilization Wait Control Register	DAASWCR	8	8	3, 4 PCLKB	2, 3 ICLK	R12DAa
0008 8100h	TPUA	Timer Start Register	TSTR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8101h	TPUA	Timer Synchronous Register	TSYR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8108h	TPU0	Noise Filter Control Register	NFCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8109h	TPU1	Noise Filter Control Register	NFCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 810Ah	TPU2	Noise Filter Control Register	NFCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 810Bh	TPU3	Noise Filter Control Register	NFCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 810Ch	TPU4	Noise Filter Control Register	NFCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa

Table 5.1 List of I/O Registers (Address Order) (14/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 810Dh	TPU5	Noise Filter Control Register	NFCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8110h	TPU0	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8111h	TPU0	Timer Mode Register	TMDR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8112h	TPU0	Timer I/O Control Register H	TIORH	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8113h	TPU0	Timer I/O Control Register L	TIORL	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8114h	TPU0	Timer Interrupt Enable Register	TIER	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8115h	TPU0	Timer Status Register	TSR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8116h	TPU0	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8118h	TPU0	Timer General Register A	TGRA	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 811Ah	TPU0	Timer General Register B	TGRB	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 811Ch	TPU0	Timer General Register C	TGRC	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 811Eh	TPU0	Timer General Register D	TGRD	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8120h	TPU1	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8121h	TPU1	Timer Mode Register	TMDR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8122h	TPU1	Timer I/O Control Register	TIOR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8124h	TPU1	Timer Interrupt Enable Register	TIER	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8125h	TPU1	Timer Status Register	TSR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8126h	TPU1	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8128h	TPU1	Timer General Register A	TGRA	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 812Ah	TPU1	Timer General Register B	TGRB	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8130h	TPU2	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8131h	TPU2	Timer Mode Register	TMDR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8132h	TPU2	Timer I/O Control Register	TIOR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8134h	TPU2	Timer Interrupt Enable Register	TIER	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8135h	TPU2	Timer Status Register	TSR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8136h	TPU2	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8138h	TPU2	Timer General Register A	TGRA	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 813Ah	TPU2	Timer General Register B	TGRB	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8140h	TPU3	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8141h	TPU3	Timer Mode Register	TMDR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8142h	TPU3	Timer I/O Control Register H	TIORH	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8143h	TPU3	Timer I/O Control Register L	TIORL	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8144h	TPU3	Timer Interrupt Enable Register	TIER	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8145h	TPU3	Timer Status Register	TSR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8146h	TPU3	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8148h	TPU3	Timer General Register A	TGRA	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 814Ah	TPU3	Timer General Register B	TGRB	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 814Ch	TPU3	Timer General Register C	TGRC	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 814Eh	TPU3	Timer General Register D	TGRD	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8150h	TPU4	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8151h	TPU4	Timer Mode Register	TMDR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8152h	TPU4	Timer I/O Control Register	TIOR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8154h	TPU4	Timer Interrupt Enable Register	TIER	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8155h	TPU4	Timer Status Register	TSR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8156h	TPU4	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8158h	TPU4	Timer General Register A	TGRA	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 815Ah	TPU4	Timer General Register B	TGRB	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8160h	TPU5	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8161h	TPU5	Timer Mode Register	TMDR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8162h	TPU5	Timer I/O Control Register	TIOR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa

Table 5.1 List of I/O Registers (Address Order) (15/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8164h	TPU5	Timer Interrupt Enable Register	TIER	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8165h	TPU5	Timer Status Register	TSR	8	8	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8166h	TPU5	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 8168h	TPU5	Timer General Register A	TGRA	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 816Ah	TPU5	Timer General Register B	TGRB	16	16	3, 4 PCLKB	2, 3 ICLK	TPUa
0008 81E6h	PPG0	PPG Output Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81E7h	PPG0	PPG Output Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81E8h	PPG0	Next Data Enable Register H	NDERH	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81E9h	PPG0	Next Data Enable Register L	NDERL	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81EAh	PPG0	Output Data Register H	PODRH	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81EBh	PPG0	Output Data Register L	PODRL	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81ECh	PPG0	Next Data Register H	NDRH	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81EDh	PPG0	Next Data Register L	NDRL	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81EEh	PPG0	Next Data Register H2	NDRH2	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81EFh	PPG0	Next Data Register L2	NDRL2	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81F0h	PPG1	PPG Trigger Select Register	PTRSLR	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81F6h	PPG1	PPG Output Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81F7h	PPG1	PPG Output Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81F8h	PPG1	Next Data Enable Register H	NDERH	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81F9h	PPG1	Next Data Enable Register L	NDERL	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81FAh	PPG1	Output Data Register H	PODRH	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81FBh	PPG1	Output Data Register L	PODRL	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81FCh	PPG1	Next Data Register H	NDRH	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81FDh	PPG1	Next Data Register L	NDRL	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81FEh	PPG1	Next Data Register H2	NDRH2	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 81FFh	PPG1	Next Data Register L2	NDRL2	8	8	3, 4 PCLKB	2, 3 ICLK	PPG
0008 8200h	TMR0	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8201h	TMR1	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8202h	TMR0	Timer Control/Status Register	TCSR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8203h	TMR1	Timer Control/Status Register	TCSR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8204h	TMR0	Time Constant Register A	TCORA	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8204h	TMR01	Time Constant Register A	TCORA	16	16	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8205h	TMR1	Time Constant Register A	TCORA	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8206h	TMR0	Time Constant Register B	TCORB	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8206h	TMR01	Time Constant Register B	TCORB	16	16	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8207h	TMR1	Time Constant Register B	TCORB	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8208h	TMR0	Timer Counter	TCNT	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8208h	TMR01	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8209h	TMR1	Timer Counter	TCNT	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 820Ah	TMR0	Timer Counter Control Register	TCCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 820Ah	TMR01	Timer Counter Control Register	TCCR	16	16	3, 4 PCLKB	2, 3 ICLK	TMR
0008 820Bh	TMR1	Timer Counter Control Register	TCCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 820Ch	TMR0	Timer Counter Start Register	TCSTR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 820Dh	TMR1	Timer Counter Start Register	TCSTR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8210h	TMR2	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8211h	TMR3	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8212h	TMR2	Timer Control/Status Register	TCSR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8213h	TMR3	Timer Control/Status Register	TCSR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8214h	TMR2	Time Constant Register A	TCORA	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8214h	TMR23	Time Constant Register A	TCORA	16	16	3, 4 PCLKB	2, 3 ICLK	TMR

Table 5.1 List of I/O Registers (Address Order) (16/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 8215h	TMR3	Time Constant Register A	TCORA	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8216h	TMR2	Time Constant Register B	TCORB	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8216h	TMR23	Time Constant Register B	TCORB	16	16	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8217h	TMR3	Time Constant Register B	TCORB	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8218h	TMR2	Timer Counter	TCNT	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8218h	TMR23	Timer Counter	TCNT	16	16	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8219h	TMR3	Timer Counter	TCNT	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 821Ah	TMR2	Timer Counter Control Register	TCCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 821Ah	TMR23	Timer Counter Control Register	TCCR	16	16	3, 4 PCLKB	2, 3 ICLK	TMR
0008 821Bh	TMR3	Timer Counter Control Register	TCCR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 821Ch	TMR2	Timer Counter Start Register	TCSTR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 821Dh	TMR3	Timer Counter Start Register	TCSTR	8	8	3, 4 PCLKB	2, 3 ICLK	TMR
0008 8280h	CRC	CRC Control Register	CRCCR	8	8	3, 4 PCLKB	2, 3 ICLK	CRCA
0008 8284h	CRC	CRC Data Input Register	CRCDIR	32	8, 32	3, 4 PCLKB	2, 3 ICLK	CRCA
0008 8288h	CRC	CRC Data Output Register	CRCDOR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CRCA
0008 8300h	RIIC0	I²C-bus Control Register 1	ICCR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8301h	RIIC0	I²C-bus Control Register 2	ICCR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8302h	RIIC0	I²C-bus Mode Register 1	ICMR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8303h	RIIC0	I²C-bus Mode Register 2	ICMR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8304h	RIIC0	I²C-bus Mode Register 3	ICMR3	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8305h	RIIC0	I²C-bus Function Enable Register	ICFER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8306h	RIIC0	I²C-bus Status Enable Register	ICSER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8307h	RIIC0	I²C-bus Interrupt Enable Register	ICIER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8308h	RIIC0	I²C-bus Status Register 1	ICSR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8309h	RIIC0	I²C-bus Status Register 2	ICSR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 830Ah	RIIC0	Slave Address Register L0	SARL0	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 830Bh	RIIC0	Slave Address Register U0	SARU0	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 830Ch	RIIC0	Slave Address Register L1	SARL1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 830Dh	RIIC0	Slave Address Register U1	SARU1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 830Eh	RIIC0	Slave Address Register L2	SARL2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 830Fh	RIIC0	Slave Address Register U2	SARU2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8310h	RIIC0	I²C-bus Bit Rate Low-Level Register	ICBRL	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8311h	RIIC0	I²C-bus Bit Rate High-Level Register	ICBRH	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8312h	RIIC0	I²C-bus Transmit Data Register	ICDRT	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8313h	RIIC0	I²C-bus Receive Data Register	ICDRR	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8320h	RIIC1	I²C-bus Control Register 1	ICCR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8321h	RIIC1	I²C-bus Control Register 2	ICCR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8322h	RIIC1	I²C-bus Mode Register 1	ICMR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8323h	RIIC1	I²C-bus Mode Register 2	ICMR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8324h	RIIC1	I²C-bus Mode Register 3	ICMR3	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8325h	RIIC1	I²C-bus Function Enable Register	ICFER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8326h	RIIC1	I²C-bus Status Enable Register	ICSER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8327h	RIIC1	I²C-bus Interrupt Enable Register	ICIER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8328h	RIIC1	I²C-bus Status Register 1	ICSR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8329h	RIIC1	I²C-bus Status Register 2	ICSR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 832Ah	RIIC1	Slave Address Register L0	SARL0	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 832Bh	RIIC1	Slave Address Register U0	SARU0	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 832Ch	RIIC1	Slave Address Register L1	SARL1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 832Dh	RIIC1	Slave Address Register U1	SARU1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa

Table 5.1 List of I/O Registers (Address Order) (17/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 832Eh	RIIC1	Slave Address Register L2	SARL2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 832Fh	RIIC1	Slave Address Register U2	SARU2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8330h	RIIC1	I2C-bus Bit Rate Low-Level Register	ICBRL	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8331h	RIIC1	I2C-bus Bit Rate High-Level Register	ICBRH	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8332h	RIIC1	I2C-bus Transmit Data Register	ICDRT	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8333h	RIIC1	I2C-bus Receive Data Register	ICDRR	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8340h	RIIC2	I2C-bus Control Register 1	ICCR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8341h	RIIC2	I2C-bus Control Register 2	ICCR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8342h	RIIC2	I2C-bus Mode Register 1	ICMR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8343h	RIIC2	I2C-bus Mode Register 2	ICMR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8344h	RIIC2	I2C-bus Mode Register 3	ICMR3	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8345h	RIIC2	I2C-bus Function Enable Register	ICFER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8346h	RIIC2	I2C-bus Status Enable Register	ICSER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8347h	RIIC2	I2C-bus Interrupt Enable Register	ICIER	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8348h	RIIC2	I2C-bus Status Register 1	ICSR1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8349h	RIIC2	I2C-bus Status Register 2	ICSR2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 834Ah	RIIC2	Slave Address Register L0	SARL0	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 834Bh	RIIC2	Slave Address Register U0	SARU0	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 834Ch	RIIC2	Slave Address Register L1	SARL1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 834Dh	RIIC2	Slave Address Register U1	SARU1	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 834Eh	RIIC2	Slave Address Register L2	SARL2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 834Fh	RIIC2	Slave Address Register U2	SARU2	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8350h	RIIC2	I2C-bus Bit Rate Low-Level Register	ICBRL	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8351h	RIIC2	I2C-bus Bit Rate High-Level Register	ICBRH	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8352h	RIIC2	I2C-bus Transmit Data Register	ICDRT	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8353h	RIIC2	I2C-bus Receive Data Register	ICDRR	8	8	3, 4 PCLKB	2, 3 ICLK	RIICa
0008 8500h	MMCIF	Command Setting Register	CECMDSET	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8508h	MMCIF	Argument Register	CEARG	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 850Ch	MMCIF	Automatically Issued CMD12 Argument Register	CEARGCMD12	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8510h	MMCIF	Command Control Register	CECMDCTRL	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8514h	MMCIF	Transfer Block Setting Register	CEBLOCKSET	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8518h	MMCIF	Clock Control Register	CECLKCTRL	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 851Ch	MMCIF	Buffer Access Setting Register	CEBUFACC	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8520h	MMCIF	Response Register 3	CERESP3	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8524h	MMCIF	Response Register 2	CERESP2	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8528h	MMCIF	Response Register 1	CERESP1	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 852Ch	MMCIF	Response Register 0	CERESP0	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8530h	MMCIF	Automatically Issued CMD12 Response Register	CERESPCMD12	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8534h	MMCIF	Data Register	CEDATA	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 853Ch	MMCIF	Boot Operation Setting Register	CEBOOT	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8540h	MMCIF	Interrupt Status Flag Register	CEINT	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8544h	MMCIF	Interrupt Request Enable Register	CEINTEN	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8548h	MMCIF	Status Register 1	CEHOSTSTS1	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 854Ch	MMCIF	Status Register 2	CEHOSTSTS2	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8570h	MMCIF	MMC Detection and Port Control Register	CEDETECT	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 8574h	MMCIF	Special Mode Setting Register	CEADDMODE	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF

Table 5.1 List of I/O Registers (Address Order) (18/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 857Ch	MMCIF	Version Register	CEVERSION	32	32	3, 4 PCLKB	2, 3 ICLK	MMCIF
0008 9000h	S12AD	A/D Control Register	ADCSR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9004h	S12AD	A/D Channel Select Register A0	ADANSA0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9008h	S12AD	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 900Ch	S12AD	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 900Eh	S12AD	A/D Control Extended Register	ADCER	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9010h	S12AD	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9014h	S12AD	A/D Channel Select Register B0	ADANSB0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9018h	S12AD	A/D Data Duplication Register	ADDBLDR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 901Eh	S12AD	A/D Self-Diagnosis Data Register	ADRD	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9020h	S12AD	A/D Data Register 0	ADDR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9022h	S12AD	A/D Data Register 1	ADDR1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9024h	S12AD	A/D Data Register 2	ADDR2	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9026h	S12AD	A/D Data Register 3	ADDR3	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9028h	S12AD	A/D Data Register 4	ADDR4	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 902Ah	S12AD	A/D Data Register 5	ADDR5	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 902Ch	S12AD	A/D Data Register 6	ADDR6	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 902Eh	S12AD	A/D Data Register 7	ADDR7	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9063h	S12AD	A/D Conversion Time Setting Protection Release Register	ADSAMPR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9066h	S12AD	A/D Sample-and-Hold Circuit Control Register	ADSHCR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 906Eh	S12AD	A/D Conversion Time Setting Register	ADSAM	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 907Ah	S12AD	A/D Disconnection Detection Control Register	ADDISCR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 907Ch	S12AD	A/D Sample-and-Hold Operating Mode Select Register	ADSHMSR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9080h	S12AD	A/D Group Scan Priority Control Register	ADGSPCR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9084h	S12AD	A/D Data Duplication Register A	ADDBLDRA	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9086h	S12AD	A/D Data Duplication Register B	ADDBLDRB	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 908Ch	S12AD	A/D Comparison Function Window A/B Status Monitoring Register	ADWINMON	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9090h	S12AD	A/D Comparison Function Control Register	ADCMPCR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9094h	S12AD	A/D Comparison Function Window A Channel Select Register 0	ADCMPANSR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9098h	S12AD	A/D Comparison Function Window A Comparison Condition Setting Register 0	ADCMPLR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 909Ch	S12AD	A/D Comparison Function Window A Lower Level Setting Register	ADCMPDR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 909Eh	S12AD	A/D Comparison Function Window A Upper Level Setting Register	ADCMPDR1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90A0h	S12AD	A/D Comparison Function Window A Channel Status Register 0	ADCMPSR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90A6h	S12AD	A/D Comparison Function Window B Channel Select Register	ADCMPBNSR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90A8h	S12AD	A/D Comparison Function Window B Lower Level Setting Register	ADWINLLB	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90AAh	S12AD	A/D Comparison Function Window B Upper Level Setting Register	ADWINULB	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90ACh	S12AD	A/D Comparison Function Window B Channel Status Register	ADCMPBSR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90D4h	S12AD	A/D Channel Select Register C0	ADANSC0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90D9h	S12AD	A/D Group C Trigger Select Register	ADGCTRGR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90E0h	S12AD	A/D Sampling State Register 0	ADSSTR0	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90E1h	S12AD	A/D Sampling State Register 1	ADSSTR1	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90E2h	S12AD	A/D Sampling State Register 2	ADSSTR2	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa

Table 5.1 List of I/O Registers (Address Order) (19/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 90E3h	S12AD	A/D Sampling State Register 3	ADSSTR3	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90E4h	S12AD	A/D Sampling State Register 4	ADSSTR4	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90E5h	S12AD	A/D Sampling State Register 5	ADSSTR5	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90E6h	S12AD	A/D Sampling State Register 6	ADSSTR6	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 90E7h	S12AD	A/D Sampling State Register 7	ADSSTR7	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9100h	S12AD1	A/D Control Register	ADCSR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9104h	S12AD1	A/D Channel Select Register A0	ADANSA0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9106h	S12AD1	A/D Channel Select Register A1	ADANSA1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9108h	S12AD1	A/D-Converted Value Addition/Average Function Channel Select Register 0	ADADS0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 910Ah	S12AD1	A/D-Converted Value Addition/Average Function Channel Select Register 1	ADADS1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 910Ch	S12AD1	A/D-Converted Value Addition/Average Count Select Register	ADADC	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 910Eh	S12AD1	A/D Control Extended Register	ADCER	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9110h	S12AD1	A/D Conversion Start Trigger Select Register	ADSTRGR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9112h	S12AD1	A/D Conversion Extended Input Control Register	ADEXICR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9114h	S12AD1	A/D Channel Select Register B0	ADANSB0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9116h	S12AD1	A/D Channel Select Register B1	ADANSB1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9118h	S12AD1	A/D Data Duplication Register	ADDBLDR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 911Ah	S12AD1	A/D Temperature Sensor Data Register	ADTSDR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 911Ch	S12AD1	A/D Internal Reference Voltage Data Register	ADOCDR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 911Eh	S12AD1	A/D Self-Diagnosis Data Register	ADRD	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9120h	S12AD1	A/D Data Register 0	ADDR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9122h	S12AD1	A/D Data Register 1	ADDR1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9124h	S12AD1	A/D Data Register 2	ADDR2	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9126h	S12AD1	A/D Data Register 3	ADDR3	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9128h	S12AD1	A/D Data Register 4	ADDR4	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 912Ah	S12AD1	A/D Data Register 5	ADDR5	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 912Ch	S12AD1	A/D Data Register 6	ADDR6	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 912Eh	S12AD1	A/D Data Register 7	ADDR7	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9130h	S12AD1	A/D Data Register 8	ADDR8	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9132h	S12AD1	A/D Data Register 9	ADDR9	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9134h	S12AD1	A/D Data Register 10	ADDR10	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9136h	S12AD1	A/D Data Register 11	ADDR11	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9138h	S12AD1	A/D Data Register 12	ADDR12	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 913Ah	S12AD1	A/D Data Register 13	ADDR13	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 913Ch	S12AD1	A/D Data Register 14	ADDR14	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 913Eh	S12AD1	A/D Data Register 15	ADDR15	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9140h	S12AD1	A/D Data Register 16	ADDR16	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9142h	S12AD1	A/D Data Register 17	ADDR17	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9144h	S12AD1	A/D Data Register 18	ADDR18	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9146h	S12AD1	A/D Data Register 19	ADDR19	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9148h	S12AD1	A/D Data Register 20	ADDR20	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9163h	S12AD1	A/D Conversion Time Setting Protection Release Register	ADSAMPR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 916Eh	S12AD1	A/D Conversion Time Setting Register	ADSAM	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 917Ah	S12AD1	A/D Disconnection Detection Control Register	ADDISCR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9180h	S12AD1	A/D Group Scan Priority Control Register	ADGSPCR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9184h	S12AD1	A/D Data Duplication Register A	ADDBLDRA	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9186h	S12AD1	A/D Data Duplication Register B	ADDBLDRB	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa

Table 5.1 List of I/O Registers (Address Order) (20/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 918Ch	S12AD1	A/D Comparison Function Window A/B Status Monitoring Register	ADWINMON	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9190h	S12AD1	A/D Comparison Function Control Register	ADCMPCR	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9192h	S12AD1	A/D Comparison Function Window A Extended Input Select Register	ADCMPANSER	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9193h	S12AD1	A/D Comparison Function Window A Extended Input Comparison Condition Setting Register	ADCMPLER	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9194h	S12AD1	A/D Comparison Function Window A Channel Select Register 0	ADCMPANSR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9196h	S12AD1	A/D Comparison Function Window A Channel Select Register 1	ADCMPANSR1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9198h	S12AD1	A/D Comparison Function Window A Comparison Condition Setting Register 0	ADCMPLR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 919Ah	S12AD1	A/D Comparison Function Window A Comparison Condition Setting Register 1	ADCMPLR1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 919Ch	S12AD1	A/D Comparison Function Window A Lower Level Setting Register	ADCMPDR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 919Eh	S12AD1	A/D Comparison Function Window A Upper Level Setting Register	ADCMPDR1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91A0h	S12AD1	A/D Comparison Function Window A Channel Status Register 0	ADCMPSR0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91A2h	S12AD1	A/D Comparison Function Window A Channel Status Register 1	ADCMPSR1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91A4h	S12AD1	A/D Comparison Function Window A Extended Input Channel Status Register	ADCMPSER	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91A6h	S12AD1	A/D Comparison Function Window B Channel Select Register	ADCMPBNSR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91A8h	S12AD1	A/D Comparison Function Window B Lower Level Setting Register	ADWINLLB	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91AAh	S12AD1	A/D Comparison Function Window B Upper Level Setting Register	ADWINULB	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91ACh	S12AD1	A/D Comparison Function Window B Channel Status Register	ADCMPBSR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91D4h	S12AD1	A/D Channel Select Register C0	ADANSC0	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91D6h	S12AD1	A/D Channel Select Register C1	ADANSC1	16	16	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91D8h	S12AD1	A/D Group C Extended Input Control Register	ADGCEXCR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91D9h	S12AD1	A/D Group C Trigger Select Register	ADGCTRGR	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91DDh	S12AD1	A/D Sampling State Register L	ADSSTRL	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91DEh	S12AD1	A/D Sampling State Register T	ADSSTRT	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91DFh	S12AD1	A/D Sampling State Register O	ADSSTRO	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E0h	S12AD1	A/D Sampling State Register 0	ADSSTR0	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E1h	S12AD1	A/D Sampling State Register 1	ADSSTR1	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E2h	S12AD1	A/D Sampling State Register 2	ADSSTR2	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E3h	S12AD1	A/D Sampling State Register 3	ADSSTR3	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E4h	S12AD1	A/D Sampling State Register 4	ADSSTR4	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E5h	S12AD1	A/D Sampling State Register 5	ADSSTR5	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E6h	S12AD1	A/D Sampling State Register 6	ADSSTR6	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E7h	S12AD1	A/D Sampling State Register 7	ADSSTR7	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E8h	S12AD1	A/D Sampling State Register 8	ADSSTR8	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91E9h	S12AD1	A/D Sampling State Register 9	ADSSTR9	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91EAh	S12AD1	A/D Sampling State Register 10	ADSSTR10	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91EBh	S12AD1	A/D Sampling State Register 11	ADSSTR11	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91ECh	S12AD1	A/D Sampling State Register 12	ADSSTR12	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91EDh	S12AD1	A/D Sampling State Register 13	ADSSTR13	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91EEh	S12AD1	A/D Sampling State Register 14	ADSSTR14	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 91EFh	S12AD1	A/D Sampling State Register 15	ADSSTR15	8	8	3, 4 PCLKB	2, 3 ICLK	S12ADFa
0008 9E00h	QSPI	QSPI Control Register	SPCR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI

Table 5.1 List of I/O Registers (Address Order) (21/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 9E01h	QSPI	QSPI Slave Select Polarity Register	SSLP	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E02h	QSPI	QSPI Pin Control Register	SPPCR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E03h	QSPI	QSPI Status Register	SPSR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E04h	QSPI	QSPI Data Register	SPDR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E08h	QSPI	QSPI Sequence Control Register	SPSCR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E09h	QSPI	QSPI Sequence Status Register	SPSSR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E0Ah	QSPI	QSPI Bit Rate Register	SPBR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E0Bh	QSPI	QSPI Data Control Register	SPDCR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E0Ch	QSPI	QSPI Clock Delay Register	SPCKD	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E0Dh	QSPI	QSPI Slave Select Negation Delay Register	SSLND	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E0Eh	QSPI	QSPI Next-Access Delay Register	SPND	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E10h	QSPI	QSPI Command Register 0	SPCMD0	16	16	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E12h	QSPI	QSPI Command Register 1	SPCMD1	16	16	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E14h	QSPI	QSPI Command Register 2	SPCMD2	16	16	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E16h	QSPI	QSPI Command Register 3	SPCMD3	16	16	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E18h	QSPI	QSPI Buffer Control Register	SPBFCR	8	8	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E1Ah	QSPI	QSPI Buffer Data Count Set Register	SPBDCR	16	16	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E1Ch	QSPI	QSPI Transfer Data Length Multiplier Setting Register 0	SPBMUL0	32	32	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E20h	QSPI	QSPI Transfer Data Length Multiplier Setting Register 1	SPBMUL1	32	32	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E24h	QSPI	QSPI Transfer Data Length Multiplier Setting Register 2	SPBMUL2	32	32	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 9E28h	QSPI	QSPI Transfer Data Length Multiplier Setting Register 3	SPBMUL3	32	32	3, 4 PCLKB	2, 3 ICLK	QSPI
0008 A000h	SCI0	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A000h	SMCI0	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A001h	SCI0	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A002h	SCI0	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A002h	SMCI0	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A003h	SCI0	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A004h	SCI0	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A004h	SMCI0	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A005h	SCI0	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A006h	SCI0	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A006h	SMCI0	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A007h	SCI0	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A008h	SCI0	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A009h	SCI0	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A00Ah	SCI0	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A00Bh	SCI0	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (22/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A00Ch	SCI0	I²C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A00Dh	SCI0	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A00Eh	SCI0	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A00Fh	SCI0	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A00Eh	SCI0	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A010h	SCI0	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A011h	SCI0	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A010h	SCI0	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A012h	SCI0	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A013h	SCI0	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A01Ah	SCI0	Comparison Data Register	CDR.H	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A01Bh	SCI0	Comparison Data Register	CDR.L	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A01Ah	SCI0	Comparison Data Register	CDR	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A01Ch	SCI0	Serial Port Register	SPTR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A020h	SCI1	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A020h	SMCI1	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A021h	SCI1	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A022h	SCI1	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A022h	SMCI1	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A023h	SCI1	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A024h	SCI1	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A024h	SMCI1	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A025h	SCI1	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A026h	SCI1	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A026h	SMCI1	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A027h	SCI1	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A028h	SCI1	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A029h	SCI1	I²C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A02Ah	SCI1	I²C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A02Bh	SCI1	I²C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A02Ch	SCI1	I²C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (23/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A02Dh	SCI1	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A02Eh	SCI1	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A02Fh	SCI1	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A02Eh	SCI1	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A030h	SCI1	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A031h	SCI1	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A030h	SCI1	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A032h	SCI1	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A033h	SCI1	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A03Ah	SCI1	Comparison Data Register	CDR.H	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A03Bh	SCI1	Comparison Data Register	CDR.L	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A03Ah	SCI1	Comparison Data Register	CDR	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A03Ch	SCI1	Serial Port Register	SPTR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A040h	SCI2	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A040h	SMCI2	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A041h	SCI2	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A042h	SCI2	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A042h	SMCI2	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A043h	SCI2	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A044h	SCI2	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A044h	SMCI2	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A045h	SCI2	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A046h	SCI2	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A046h	SMCI2	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A047h	SCI2	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A048h	SCI2	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A049h	SCI2	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A04Ah	SCI2	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A04Bh	SCI2	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A04Ch	SCI2	I^2C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A04Dh	SCI2	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (24/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A04Eh	SCI2	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A04Fh	SCI2	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A04Eh	SCI2	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A050h	SCI2	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A051h	SCI2	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A050h	SCI2	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A052h	SCI2	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A053h	SCI2	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A05Ah	SCI2	Comparison Data Register	CDR.H	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A05Bh	SCI2	Comparison Data Register	CDR.L	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A05Ah	SCI2	Comparison Data Register	CDR	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A05Ch	SCI2	Serial Port Register	SPTR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A060h	SCI3	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A060h	SMCI3	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A061h	SCI3	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A062h	SCI3	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A062h	SMCI3	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A063h	SCI3	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A064h	SCI3	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A064h	SMCI3	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A065h	SCI3	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A066h	SCI3	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A066h	SMCI3	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A067h	SCI3	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A068h	SCI3	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A069h	SCI3	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A06Ah	SCI3	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A06Bh	SCI3	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A06Ch	SCI3	I^2C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A06Dh	SCI3	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A06Eh	SCI3	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (25/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A06Fh	SCI3	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A06Eh	SCI3	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A070h	SCI3	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A071h	SCI3	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A070h	SCI3	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A072h	SCI3	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A073h	SCI3	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A07Ah	SCI3	Comparison Data Register	CDR.H	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A07Bh	SCI3	Comparison Data Register	CDR.L	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A07Ah	SCI3	Comparison Data Register	CDR	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A07Ch	SCI3	Serial Port Register	SPTR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A080h	SCI4	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A080h	SMCI4	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A081h	SCI4	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A082h	SCI4	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A082h	SMCI4	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A083h	SCI4	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A084h	SCI4	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A084h	SMCI4	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A085h	SCI4	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A086h	SCI4	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A086h	SMCI4	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A087h	SCI4	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A088h	SCI4	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A089h	SCI4	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A08Ah	SCI4	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A08Bh	SCI4	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A08Ch	SCI4	I^2C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A08Dh	SCI4	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A08Eh	SCI4	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A08Fh	SCI4	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (26/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A08Eh	SCI4	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A090h	SCI4	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A091h	SCI4	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A090h	SCI4	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A092h	SCI4	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A093h	SCI4	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A09Ah	SCI4	Comparison Data Register	CDR.H	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A09Bh	SCI4	Comparison Data Register	CDR.L	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A09Ah	SCI4	Comparison Data Register	CDR	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A09Ch	SCI4	Serial Port Register	SPTR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A0h	SCI5	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A0h	SMCI5	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A1h	SCI5	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A2h	SCI5	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A2h	SMCI5	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A3h	SCI5	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A4h	SCI5	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A4h	SMCI5	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A5h	SCI5	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A6h	SCI5	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A6h	SMCI5	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A7h	SCI5	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A8h	SCI5	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0A9h	SCI5	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0AAh	SCI5	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0ABh	SCI5	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0ACh	SCI5	I^2C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0ADh	SCI5	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0AEh	SCI5	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0AFh	SCI5	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0AEh	SCI5	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (27/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A0B0h	SCI5	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0B1h	SCI5	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0B0h	SCI5	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A0B2h	SCI5	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0B3h	SCI5	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0BAh	SCI5	Comparison Data Register	CDR.H	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0BBh	SCI5	Comparison Data Register	CDR.L	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0BAh	SCI5	Comparison Data Register	CDR	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A0BCh	SCI5	Serial Port Register	SPTR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C0h	SCI6	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C0h	SMCI6	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C1h	SCI6	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C2h	SCI6	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C2h	SMCI6	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C3h	SCI6	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C4h	SCI6	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C4h	SMCI6	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C5h	SCI6	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C6h	SCI6	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C6h	SMCI6	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C7h	SCI6	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C8h	SCI6	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0C9h	SCI6	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0CAh	SCI6	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0CBh	SCI6	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0CCh	SCI6	I^2C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0CDh	SCI6	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0CEh	SCI6	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0CFh	SCI6	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0CEh	SCI6	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A0D0h	SCI6	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (28/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 A0D1h	SCI6	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0D0h	SCI6	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A0D2h	SCI6	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0D3h	SCI6	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0DAh	SCI6	Comparison Data Register	CDR.H	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0DBh	SCI6	Comparison Data Register	CDR.L	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A0DAh	SCI6	Comparison Data Register	CDR	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 A0DCh	SCI6	Serial Port Register	SPTR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 A500h	SSIE0	Control Register	SSICR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A504h	SSIE0	Status Register	SSISR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A510h	SSIE0	FIFO Control Register	SSIFCR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A514h	SSIE0	FIFO Status Register	SSIFSR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A518h	SSIE0	Transmit FIFO Data Register	SSIFTDR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A51Ch	SSIE0	Receive FIFO Data Register	SSIFRDR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A520h	SSIE0	Audio Format Register	SSIOFR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A524h	SSIE0	FIFO Status Control Register	SSISCR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A540h	SSIE1	Control Register	SSICR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A544h	SSIE1	Status Register	SSISR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A550h	SSIE1	FIFO Control Register	SSIFCR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A554h	SSIE1	FIFO Status Register	SSIFSR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A558h	SSIE1	Transmit FIFO Data Register	SSIFTDR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A55Ch	SSIE1	Receive FIFO Data Register	SSIFRDR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A560h	SSIE1	Audio Format Register	SSIOFR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 A564h	SSIE1	FIFO Status Control Register	SSISCR	32	32	3, 4 PCLKB	2, 3 ICLK	SSIE
0008 AC00h	SDHI	Command Register	SDCMD	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC08h	SDHI	Argument Register	SDARG	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC10h	SDHI	Data Stop Register	SDSTOP	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC14h	SDHI	Block Count Register	SDBLKCNT	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC18h	SDHI	Response Register 10	SDRSP10	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC20h	SDHI	Response Register 32	SDRSP32	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC28h	SDHI	Response Register 54	SDRSP54	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC30h	SDHI	Response Register 76	SDRSP76	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC38h	SDHI	SD Status Register 1	SDSTS1	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC3Ch	SDHI	SD Status Register 2	SDSTS2	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC40h	SDHI	SD Interrupt Mask Register 1	SDIMSK1	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC44h	SDHI	SD Interrupt Mask Register 2	SDIMSK2	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC48h	SDHI	SDHI Clock Control Register	SDCLKCR	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC4Ch	SDHI	Transfer Data Size Register	SDSIZE	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC50h	SDHI	Card Access Option Register	SDOPT	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC58h	SDHI	SD Error Status Register 1	SDERSTS1	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC5Ch	SDHI	SD Error Status Register 2	SDERSTS2	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC60h	SDHI	SD Buffer Register	SDBUFR	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC68h	SDHI	SDIO Mode Control Register	SDIOMD	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI

Table 5.1 List of I/O Registers (Address Order) (29/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 AC6Ch	SDHI	SDIO Status Register	SDIOSTS	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 AC70h	SDHI	SDIO Interrupt Mask Register	SDIOIMSK	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 ADB0h	SDHI	DMA Transfer Enable Register	SDDMAEN	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 ADC0h	SDHI	SDHI Software Reset Register	SDRST	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 ADC4h	SDHI	Version Register	SDVER	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 ADE0h	SDHI	Swap Control Register	SDSWAP	32	32	3, 4 PCLKB	2, 3 ICLK	SDHI
0008 B000h	CAC	CAC Control Register 0	CACR0	8	8	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B001h	CAC	CAC Control Register 1	CACR1	8	8	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B002h	CAC	CAC Control Register 2	CACR2	8	8	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B003h	CAC	CAC Interrupt Request Enable Register	CAICR	8	8	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B004h	CAC	CAC Status Register	CASTR	8	8	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B006h	CAC	CAC Upper-Limit Value Setting Register	CAULVR	16	16	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B008h	CAC	CAC Lower-Limit Value Setting Register	CALLVR	16	16	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B00Ah	CAC	CAC Counter Buffer Register	CACNTBR	16	16	3, 4 PCLKB	2, 3 ICLK	CAC
0008 B080h	DOC	DOC Control Register	DOCR	8	8	3, 4 PCLKB	2, 3 ICLK	DOC
0008 B082h	DOC	DOC Data Input Register	DODIR	16	16	3, 4 PCLKB	2, 3 ICLK	DOC
0008 B084h	DOC	DOC Data Setting Register	DODSR	16	16	3, 4 PCLKB	2, 3 ICLK	DOC
0008 B100h	ELC	Event Link Control Register	ELCR	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B101h	ELC	Event Link Setting Register 0	ELSR0	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B104h	ELC	Event Link Setting Register 3	ELSR3	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B105h	ELC	Event Link Setting Register 4	ELSR4	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B108h	ELC	Event Link Setting Register 7	ELSR7	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B10Bh	ELC	Event Link Setting Register 10	ELSR10	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B10Ch	ELC	Event Link Setting Register 11	ELSR11	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B10Dh	ELC	Event Link Setting Register 12	ELSR12	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B10Eh	ELC	Event Link Setting Register 13	ELSR13	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B110h	ELC	Event Link Setting Register 15	ELSR15	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B111h	ELC	Event Link Setting Register 16	ELSR16	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B113h	ELC	Event Link Setting Register 18	ELSR18	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B114h	ELC	Event Link Setting Register 19	ELSR19	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B115h	ELC	Event Link Setting Register 20	ELSR20	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B116h	ELC	Event Link Setting Register 21	ELSR21	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B117h	ELC	Event Link Setting Register 22	ELSR22	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B118h	ELC	Event Link Setting Register 23	ELSR23	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B119h	ELC	Event Link Setting Register 24	ELSR24	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B11Ah	ELC	Event Link Setting Register 25	ELSR25	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B11Bh	ELC	Event Link Setting Register 26	ELSR26	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B11Ch	ELC	Event Link Setting Register 27	ELSR27	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B11Dh	ELC	Event Link Setting Register 28	ELSR28	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B11Fh	ELC	Event Link Option Setting Register A	ELOPA	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B120h	ELC	Event Link Option Setting Register B	ELOPB	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B121h	ELC	Event Link Option Setting Register C	ELOPC	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B122h	ELC	Event Link Option Setting Register D	ELOPD	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B123h	ELC	Port Group Setting Register 1	PGR1	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B124h	ELC	Port Group Setting Register 2	PGR2	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B125h	ELC	Port Group Control Register 1	PGC1	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B126h	ELC	Port Group Control Register 2	PGC2	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B127h	ELC	Port Buffer Register 1	PDBF1	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B128h	ELC	Port Buffer Register 2	PDBF2	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B129h	ELC	Event Link Port Setting Register 0	PEL0	8	8	3, 4 PCLKB	2, 3 ICLK	ELC

Table 5.1 List of I/O Registers (Address Order) (30/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 B12Ah	ELC	Event Link Port Setting Register 1	PEL1	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B12Bh	ELC	Event Link Port Setting Register 2	PEL2	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B12Ch	ELC	Event Link Port Setting Register 3	PEL3	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B12Dh	ELC	Event Link Software Event Generation Register	ELSEGR	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B131h	ELC	Event Link Setting Register 33	ELSR33	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B133h	ELC	Event Link Setting Register 35	ELSR35	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B134h	ELC	Event Link Setting Register 36	ELSR36	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B135h	ELC	Event Link Setting Register 37	ELSR37	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B136h	ELC	Event Link Setting Register 38	ELSR38	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B13Dh	ELC	Event Link Setting Register 45	ELSR45	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B13Fh	ELC	Event Link Option Setting Register F	ELOPF	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B141h	ELC	Event Link Option Setting Register H	ELOPH	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B146h	ELC	Event Link Setting Register 48	ELSR48	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B147h	ELC	Event Link Setting Register 49	ELSR49	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B148h	ELC	Event Link Setting Register 50	ELSR50	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B149h	ELC	Event Link Setting Register 51	ELSR51	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B14Ah	ELC	Event Link Setting Register 52	ELSR52	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B14Bh	ELC	Event Link Setting Register 53	ELSR53	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B14Ch	ELC	Event Link Setting Register 54	ELSR54	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B14Dh	ELC	Event Link Setting Register 55	ELSR55	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B14Eh	ELC	Event Link Setting Register 56	ELSR56	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B14Fh	ELC	Event Link Setting Register 57	ELSR57	8	8	3, 4 PCLKB	2, 3 ICLK	ELC
0008 B300h	SCI12	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B300h	SMCI12	Serial Mode Register	SMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B301h	SCI12	Bit Rate Register	BRR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B302h	SCI12	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B302h	SMCI12	Serial Control Register	SCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B303h	SCI12	Transmit Data Register	TDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B304h	SCI12	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B304h	SMCI12	Serial Status Register	SSR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B305h	SCI12	Receive Data Register	RDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B306h	SCI12	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B306h	SMCI12	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B307h	SCI12	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B308h	SCI12	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B309h	SCI12	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B30Ah	SCI12	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B30Bh	SCI12	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B30Ch	SCI12	I^2C Status Register	SISR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (31/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 B30Dh	SCI12	SPI Mode Register	SPMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B30Eh	SCI12	Transmit Data Register H	TDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B30Fh	SCI12	Transmit Data Register L	TDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B30Eh	SCI12	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 B310h	SCI12	Receive Data Register H	RDRH	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B311h	SCI12	Receive Data Register L	RDRL	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B310h	SCI12	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKB	2 to 4 ICLK	SCIj, SCIi, SCIh
0008 B312h	SCI12	Modulation Duty Register	MDDR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B320h	SCI12	Extended Serial Module Enable Register	ESMER	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B321h	SCI12	Control Register 0	CR0	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B322h	SCI12	Control Register 1	CR1	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B323h	SCI12	Control Register 2	CR2	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B324h	SCI12	Control Register 3	CR3	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B325h	SCI12	Port Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B326h	SCI12	Interrupt Control Register	ICR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B327h	SCI12	Status Register	STR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B328h	SCI12	Status Clear Register	STCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B329h	SCI12	Control Field 0 Data Register	CF0DR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B32Ah	SCI12	Control Field 0 Compare Enable Register	CF0CR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B32Bh	SCI12	Control Field 0 Receive Data Register	CF0RR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B32Ch	SCI12	Primary Control Field 1 Data Register	PCF1DR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B32Dh	SCI12	Secondary Control Field 1 Data Register	SCF1DR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B32Eh	SCI12	Control Field 1 Compare Enable Register	CF1CR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B32Fh	SCI12	Control Field 1 Receive Data Register	CF1RR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B330h	SCI12	Timer Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B331h	SCI12	Timer Mode Register	TMR	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B332h	SCI12	Timer Prescaler Register	TPRE	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 B333h	SCI12	Timer Count Register	TCNT	8	8	3, 4 PCLKB	2, 3 ICLK	SCIj, SCIi, SCIh
0008 C000h	PORT0	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C001h	PORT1	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C002h	PORT2	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C003h	PORT3	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C004h	PORT4	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C005h	PORT5	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports

Table 5.1 List of I/O Registers (Address Order) (32/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C006h	PORT6	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C007h	PORT7	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C008h	PORT8	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C009h	PORT9	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C00Ah	PORTA	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C00Bh	PORTB	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C00Ch	PORTC	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C00Dh	PORTD	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C00Eh	PORTE	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C00Fh	PORTF	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C010h	PORTG	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C011h	PORTH	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C012h	PORTJ	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C013h	PORTK	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C014h	PORTL	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C015h	PORTM	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C016h	PORTN	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C017h	PORTQ	Port Direction Register	PDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C020h	PORT0	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C021h	PORT1	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C022h	PORT2	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C023h	PORT3	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C024h	PORT4	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C025h	PORT5	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C026h	PORT6	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C027h	PORT7	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C028h	PORT8	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C029h	PORT9	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C02Ah	PORTA	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C02Bh	PORTB	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C02Ch	PORTC	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C02Dh	PORTD	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C02Eh	PORTE	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C02Fh	PORTF	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C030h	PORTG	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C031h	PORTH	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C032h	PORTJ	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C033h	PORTK	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C034h	PORTL	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C035h	PORTM	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C036h	PORTN	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C037h	PORTQ	Port Output Data Register	PODR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C040h	PORT0	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C041h	PORT1	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C042h	PORT2	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C043h	PORT3	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C044h	PORT4	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C045h	PORT5	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C046h	PORT6	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C047h	PORT7	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports

Table 5.1 List of I/O Registers (Address Order) (33/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C048h	PORT8	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C049h	PORT9	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C04Ah	PORTA	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C04Bh	PORTB	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C04Ch	PORTC	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C04Dh	PORTD	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C04Eh	PORTE	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C04Fh	PORTF	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C050h	PORTG	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C051h	PORTH	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C052h	PORTJ	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C053h	PORTK	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C054h	PORTL	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C055h	PORTM	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C056h	PORTN	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C057h	PORTQ	Port Input Register	PIDR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C060h	PORT0	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C061h	PORT1	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C062h	PORT2	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C063h	PORT3	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C064h	PORT4	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C065h	PORT5	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C066h	PORT6	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C067h	PORT7	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C068h	PORT8	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C069h	PORT9	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C06Ah	PORTA	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C06Bh	PORTB	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C06Ch	PORTC	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C06Dh	PORTD	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C06Eh	PORTE	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C06Fh	PORTF	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C070h	PORTG	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C071h	PORTH	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C072h	PORTJ	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C073h	PORTK	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C074h	PORTL	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C075h	PORTM	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C076h	PORTN	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C077h	PORTQ	Port Mode Register	PMR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C080h	PORT0	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C081h	PORT0	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C082h	PORT1	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C083h	PORT1	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C084h	PORT2	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C085h	PORT2	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C086h	PORT3	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C087h	PORT3	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C088h	PORT4	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C089h	PORT4	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports

Table 5.1 List of I/O Registers (Address Order) (34/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C08Ah	PORT5	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C08Bh	PORT5	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C08Ch	PORT6	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C08Dh	PORT6	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C08Eh	PORT7	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C08Fh	PORT7	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C090h	PORT8	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C091h	PORT8	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C092h	PORT9	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C093h	PORT9	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C094h	PORTA	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C095h	PORTA	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C096h	PORTB	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C097h	PORTB	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C098h	PORTC	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C099h	PORTC	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C09Ah	PORTD	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C09Bh	PORTD	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C09Ch	PORTE	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C09Dh	PORTE	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C09Eh	PORTF	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C09Fh	PORTF	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A0h	PORTG	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A1h	PORTG	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A2h	PORTH	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A3h	PORTH	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A4h	PORTJ	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A5h	PORTJ	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A6h	PORTK	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A7h	PORTK	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A8h	PORTL	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0A9h	PORTL	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0AAh	PORTM	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0ABh	PORTM	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0ACh	PORTN	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0ADh	PORTN	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0AEh	PORTQ	Open-Drain Control Register 0	ODR0	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0AFh	PORTQ	Open-Drain Control Register 1	ODR1	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C0h	PORT0	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C1h	PORT1	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C2h	PORT2	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C3h	PORT3	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C4h	PORT4	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C5h	PORT5	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C6h	PORT6	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C7h	PORT7	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C8h	PORT8	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0C9h	PORT9	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0CAh	PORTA	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0CBh	PORTB	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports

Table 5.1 List of I/O Registers (Address Order) (35/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C0CCh	PORTC	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0CDh	PORTD	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0CEh	PORTE	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0CFh	PORTF	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D0h	PORTG	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D1h	PORTH	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D2h	PORTJ	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D3h	PORTK	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D4h	PORTL	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D5h	PORTM	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D6h	PORTN	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0D7h	PORTQ	Pull-Up Resistor Control Register	PCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0E0h	PORT0	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0E1h	PORT1	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0E2h	PORT2	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0E5h	PORT5	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0E7h	PORT7	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0E8h	PORT8	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0E9h	PORT9	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0EAh	PORTA	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0EBh	PORTB	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0ECh	PORTC	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0EDh	PORTD	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0EEh	PORTE	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F0h	PORTG	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F1h	PORTH	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F2h	PORTJ	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F3h	PORTK	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F4h	PORTL	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F5h	PORTM	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F6h	PORTN	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C0F7h	PORTQ	Drive Capacity Control Register	DSCR	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C100h	MPC	CS Output Enable Register	PFCSE	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C102h	MPC	CS Output Pin Select Register 0	PFCSS0	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C103h	MPC	CS Output Pin Select Register 1	PFCSS1	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C104h	MPC	Address Output Enable Register 0	PFAOE0	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C105h	MPC	Address Output Enable Register 1	PFAOE1	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C106h	MPC	External Bus Control Register 0	PFBCR0	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C107h	MPC	External Bus Control Register 1	PFBCR1	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C108h	MPC	External Bus Control Register 2	PFBCR2	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C109h	MPC	External Bus Control Register 3	PFBCR3	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C10Eh	MPC	Ethernet Control Register	PFENET	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C11Fh	MPC	Write-Protect Register	PWPR	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C128h	PORT0	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C129h	PORT1	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C12Ah	PORT2	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C12Bh	PORT3	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C12Dh	PORT5	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C12Eh	PORT6	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C12Fh	PORT7	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports

Table 5.1 List of I/O Registers (Address Order) (36/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C130h	PORT8	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C131h	PORT9	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C132h	PORTA	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C133h	PORTB	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C134h	PORTC	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C135h	PORTD	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C136h	PORTE	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C138h	PORTG	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C139h	PORTH	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C13Ah	PORTJ	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C13Bh	PORTK	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C13Ch	PORTL	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C13Dh	PORTM	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C13Eh	PORTN	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C13Fh	PORTQ	Drive Capacity Control Register 2	DSCR2	8	8	3, 4 PCLKB	2, 3 ICLK	I/O Ports
0008 C140h	MPC	P00 Pin Function Control Register	P00PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C141h	MPC	P01 Pin Function Control Register	P01PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C142h	MPC	P02 Pin Function Control Register	P02PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C143h	MPC	P03 Pin Function Control Register	P03PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C145h	MPC	P05 Pin Function Control Register	P05PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C147h	MPC	P07 Pin Function Control Register	P07PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C148h	MPC	P10 Pin Function Control Register	P10PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C149h	MPC	P11 Pin Function Control Register	P11PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C14Ah	MPC	P12 Pin Function Control Register	P12PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C14Bh	MPC	P13 Pin Function Control Register	P13PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C14Ch	MPC	P14 Pin Function Control Register	P14PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C14Dh	MPC	P15 Pin Function Control Register	P15PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C14Eh	MPC	P16 Pin Function Control Register	P16PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C14Fh	MPC	P17 Pin Function Control Register	P17PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C150h	MPC	P20 Pin Function Control Register	P20PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C151h	MPC	P21 Pin Function Control Register	P21PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C152h	MPC	P22 Pin Function Control Register	P22PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C153h	MPC	P23 Pin Function Control Register	P23PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C154h	MPC	P24 Pin Function Control Register	P24PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C155h	MPC	P25 Pin Function Control Register	P25PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C156h	MPC	P26 Pin Function Control Register	P26PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C157h	MPC	P27 Pin Function Control Register	P27PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C158h	MPC	P30 Pin Function Control Register	P30PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C159h	MPC	P31 Pin Function Control Register	P31PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C15Ah	MPC	P32 Pin Function Control Register	P32PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C15Bh	MPC	P33 Pin Function Control Register	P33PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C15Ch	MPC	P34 Pin Function Control Register	P34PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C160h	MPC	P40 Pin Function Control Register	P40PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C161h	MPC	P41 Pin Function Control Register	P41PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C162h	MPC	P42 Pin Function Control Register	P42PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C163h	MPC	P43 Pin Function Control Register	P43PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C164h	MPC	P44 Pin Function Control Register	P44PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C165h	MPC	P45 Pin Function Control Register	P45PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C166h	MPC	P46 Pin Function Control Register	P46PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C167h	MPC	P47 Pin Function Control Register	P47PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC

Table 5.1 List of I/O Registers (Address Order) (37/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C168h	MPC	P50 Pin Function Control Register	P50PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C169h	MPC	P51 Pin Function Control Register	P51PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C16Ah	MPC	P52 Pin Function Control Register	P52PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C16Ch	MPC	P54 Pin Function Control Register	P54PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C16Dh	MPC	P55 Pin Function Control Register	P55PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C16Eh	MPC	P56 Pin Function Control Register	P56PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C16Fh	MPC	P57 Pin Function Control Register	P57PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C176h	MPC	P66 Pin Function Control Register	P66PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C177h	MPC	P67 Pin Function Control Register	P67PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C179h	MPC	P71 Pin Function Control Register	P71PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C17Ah	MPC	P72 Pin Function Control Register	P72PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C17Bh	MPC	P73 Pin Function Control Register	P73PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C17Ch	MPC	P74 Pin Function Control Register	P74PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C17Dh	MPC	P75 Pin Function Control Register	P75PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C17Eh	MPC	P76 Pin Function Control Register	P76PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C17Fh	MPC	P77 Pin Function Control Register	P77PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C180h	MPC	P80 Pin Function Control Register	P80PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C181h	MPC	P81 Pin Function Control Register	P81PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C182h	MPC	P82 Pin Function Control Register	P82PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C183h	MPC	P83 Pin Function Control Register	P83PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C184h	MPC	P84 Pin Function Control Register	P84PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C185h	MPC	P85 Pin Function Control Register	P85PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C186h	MPC	P86 Pin Function Control Register	P86PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C187h	MPC	P87 Pin Function Control Register	P87PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C188h	MPC	P90 Pin Function Control Register	P90PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C189h	MPC	P91 Pin Function Control Register	P91PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C18Ah	MPC	P92 Pin Function Control Register	P92PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C18Bh	MPC	P93 Pin Function Control Register	P93PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C190h	MPC	PA0 Pin Function Control Register	PA0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C191h	MPC	PA1 Pin Function Control Register	PA1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C192h	MPC	PA2 Pin Function Control Register	PA2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C193h	MPC	PA3 Pin Function Control Register	PA3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C194h	MPC	PA4 Pin Function Control Register	PA4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C195h	MPC	PA5 Pin Function Control Register	PA5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C196h	MPC	PA6 Pin Function Control Register	PA6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C197h	MPC	PA7 Pin Function Control Register	PA7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C198h	MPC	PB0 Pin Function Control Register	PB0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C199h	MPC	PB1 Pin Function Control Register	PB1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C19Ah	MPC	PB2 Pin Function Control Register	PB2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C19Bh	MPC	PB3 Pin Function Control Register	PB3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C19Ch	MPC	PB4 Pin Function Control Register	PB4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C19Dh	MPC	PB5 Pin Function Control Register	PB5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C19Eh	MPC	PB6 Pin Function Control Register	PB6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C19Fh	MPC	PB7 Pin Function Control Register	PB7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A0h	MPC	PC0 Pin Function Control Register	PC0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A1h	MPC	PC1 Pin Function Control Register	PC1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A2h	MPC	PC2 Pin Function Control Register	PC2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A3h	MPC	PC3 Pin Function Control Register	PC3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A4h	MPC	PC4 Pin Function Control Register	PC4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A5h	MPC	PC5 Pin Function Control Register	PC5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC

Table 5.1 List of I/O Registers (Address Order) (38/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C1A6h	MPC	PC6 Pin Function Control Register	PC6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A7h	MPC	PC7 Pin Function Control Register	PC7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A8h	MPC	PD0 Pin Function Control Register	PD0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1A9h	MPC	PD1 Pin Function Control Register	PD1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1AAh	MPC	PD2 Pin Function Control Register	PD2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1ABh	MPC	PD3 Pin Function Control Register	PD3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1ACh	MPC	PD4 Pin Function Control Register	PD4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1ADh	MPC	PD5 Pin Function Control Register	PD5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1AEh	MPC	PD6 Pin Function Control Register	PD6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1AFh	MPC	PD7 Pin Function Control Register	PD7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B0h	MPC	PE0 Pin Function Control Register	PE0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B1h	MPC	PE1 Pin Function Control Register	PE1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B2h	MPC	PE2 Pin Function Control Register	PE2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B3h	MPC	PE3 Pin Function Control Register	PE3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B4h	MPC	PE4 Pin Function Control Register	PE4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B5h	MPC	PE5 Pin Function Control Register	PE5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B6h	MPC	PE6 Pin Function Control Register	PE6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B7h	MPC	PE7 Pin Function Control Register	PE7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B8h	MPC	PF0 Pin Function Control Register	PF0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1B9h	MPC	PF1 Pin Function Control Register	PF1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1BAh	MPC	PF2 Pin Function Control Register	PF2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1BDh	MPC	PF5 Pin Function Control Register	PF5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1C8h	MPC	PH0 Pin Function Control Register	PH0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1C9h	MPC	PH1 Pin Function Control Register	PH1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1CAh	MPC	PH2 Pin Function Control Register	PH2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1CBh	MPC	PH3 Pin Function Control Register	PH3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1CCh	MPC	PH4 Pin Function Control Register	PH4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1CDh	MPC	PH5 Pin Function Control Register	PH5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1CEh	MPC	PH6 Pin Function Control Register	PH6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1CFh	MPC	PH7 Pin Function Control Register	PH7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1D0h	MPC	PJ0 Pin Function Control Register	PJ0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1D1h	MPC	PJ1 Pin Function Control Register	PJ1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1D2h	MPC	PJ2 Pin Function Control Register	PJ2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1D3h	MPC	PJ3 Pin Function Control Register	PJ3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1D5h	MPC	PJ5 Pin Function Control Register	PJ5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1D8h	MPC	PK0 Pin Function Control Register	PK0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1D9h	MPC	PK1 Pin Function Control Register	PK1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1DAh	MPC	PK2 Pin Function Control Register	PK2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1DBh	MPC	PK3 Pin Function Control Register	PK3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1DCh	MPC	PK4 Pin Function Control Register	PK4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1DDh	MPC	PK5 Pin Function Control Register	PK5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1DEh	MPC	PK6 Pin Function Control Register	PK6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1DFh	MPC	PK7 Pin Function Control Register	PK7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E0h	MPC	PL0 Pin Function Control Register	PL0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E1h	MPC	PL1 Pin Function Control Register	PL1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E2h	MPC	PL2 Pin Function Control Register	PL2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E3h	MPC	PL3 Pin Function Control Register	PL3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E4h	MPC	PL4 Pin Function Control Register	PL4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E5h	MPC	PL5 Pin Function Control Register	PL5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E6h	MPC	PL6 Pin Function Control Register	PL6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC

Table 5.1 List of I/O Registers (Address Order) (39/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C1E7h	MPC	PL7 Pin Function Control Register	PL7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E8h	MPC	PM0 Pin Function Control Register	PM0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1E9h	MPC	PM1 Pin Function Control Register	PM1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1EAh	MPC	PM2 Pin Function Control Register	PM2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1EBh	MPC	PM3 Pin Function Control Register	PM3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1ECh	MPC	PM4 Pin Function Control Register	PM4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1EDh	MPC	PM5 Pin Function Control Register	PM5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1EEh	MPC	PM6 Pin Function Control Register	PM6PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1EFh	MPC	PM7 Pin Function Control Register	PM7PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1F4h	MPC	PN4 Pin Function Control Register	PN4PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1F5h	MPC	PN5 Pin Function Control Register	PN5PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1F8h	MPC	PQ0 Pin Function Control Register	PQ0PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1F9h	MPC	PQ1 Pin Function Control Register	PQ1PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1FAh	MPC	PQ2 Pin Function Control Register	PQ2PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C1FBh	MPC	PQ3 Pin Function Control Register	PQ3PFS	8	8	3, 4 PCLKB	2, 3 ICLK	MPC
0008 C280h	SYSTEM	Deep Standby Control Register	DPSBYCR	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C282h	SYSTEM	Deep Standby Interrupt Enable Register 0	DPSIER0	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C283h	SYSTEM	Deep Standby Interrupt Enable Register 1	DPSIER1	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C284h	SYSTEM	Deep Standby Interrupt Enable Register 2	DPSIER2	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C285h	SYSTEM	Deep Standby Interrupt Enable Register 3	DPSIER3	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C286h	SYSTEM	Deep Standby Interrupt Flag Register 0	DPSIFR0	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C287h	SYSTEM	Deep Standby Interrupt Flag Register 1	DPSIFR1	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C288h	SYSTEM	Deep Standby Interrupt Flag Register 2	DPSIFR2	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C289h	SYSTEM	Deep Standby Interrupt Flag Register 3	DPSIFR3	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C28Ah	SYSTEM	Deep Standby Interrupt Edge Register 0	DPSIEGR0	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C28Bh	SYSTEM	Deep Standby Interrupt Edge Register 1	DPSIEGR1	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C28Ch	SYSTEM	Deep Standby Interrupt Edge Register 2	DPSIEGR2	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C28Dh	SYSTEM	Deep Standby Interrupt Edge Register 3	DPSIEGR3	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C290h	SYSTEM	Reset Status Register 0	RSTSR0	8	8	6, 7 PCLKB	2 to 4 ICLK	Resets
0008 C291h	SYSTEM	Reset Status Register 1	RSTSR1	8	8	6, 7 PCLKB	2 to 4 ICLK	Resets
0008 C293h	SYSTEM	Main Clock Oscillator Forced Oscillation Control Register	MOFCR	8	8	6, 7 PCLKB	2 to 4 ICLK	Clock Generation Circuit
0008 C294h	SYSTEM	High-Speed On-Chip Oscillator Power Supply Control Register	HOCOPCR	8	8	6, 7 PCLKB	2 to 4 ICLK	Clock Generation Circuit
0008 C296h	FLASH	Flash P/E Protect Register	FWEPROR	8	8	6, 7 PCLKB	2 to 4 ICLK	Flash Memory
0008 C297h	SYSTEM	Voltage Monitoring Circuit Control Register	LVCMPCR	8	8	6, 7 PCLKB	2 to 4 ICLK	LVDA
0008 C298h	SYSTEM	Voltage Detection Level Select Register	LVDLVLR	8	8	6, 7 PCLKB	2 to 4 ICLK	LVDA
0008 C29Ah	SYSTEM	Voltage Monitoring 1 Circuit Control Register 0	LVD1CR0	8	8	6, 7 PCLKB	2 to 4 ICLK	LVDA
0008 C29Bh	SYSTEM	Voltage Monitoring 2 Circuit Control Register 0	LVD2CR0	8	8	6, 7 PCLKB	2 to 4 ICLK	LVDA
0008 C2A0h to 0008 C2BFh	SYSTEM	Deep Standby Backup Register 0 to Deep Standby Backup Register 31	DPSBKR0 to DPSBKR31	8	8	6, 7 PCLKB	2 to 4 ICLK	Low Power Consumption
0008 C400h	RTC	64-Hz Counter	R64CNT	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd

Table 5.1 List of I/O Registers (Address Order) (40/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C402h	RTC	Second Counter	RSECCNT	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C402h	RTC	Binary Counter 0	BCNT0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C404h	RTC	Minute Counter	RMINCNT	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C404h	RTC	Binary Counter 1	BCNT1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C406h	RTC	Hour Counter	RHRCNT	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C406h	RTC	Binary Counter 2	BCNT2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C408h	RTC	Day-of-Week Counter	RWKCNT	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C408h	RTC	Binary Counter 3	BCNT3	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C40Ah	RTC	Date Counter	RDAYCNT	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C40Ch	RTC	Month Counter	RMONCNT	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C40Eh	RTC	Year Counter	RYRCNT	16	16	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C410h	RTC	Second Alarm Register	RSECAR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C410h	RTC	Binary Counter 0 Alarm Register	BCNT0AR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C412h	RTC	Minute Alarm Register	RMINAR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C412h	RTC	Binary Counter 1 Alarm Register	BCNT1AR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C414h	RTC	Hour Alarm Register	RHRAR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C414h	RTC	Binary Counter 2 Alarm Register	BCNT2AR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C416h	RTC	Day-of-Week Alarm Register	RWKAR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C416h	RTC	Binary Counter 3 Alarm Register	BCNT3AR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C418h	RTC	Date Alarm Register	RDAYAR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C418h	RTC	Binary Counter 0 Alarm Enable Register	BCNT0AER	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C41Ah	RTC	Month Alarm Register	RMONAR	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C41Ah	RTC	Binary Counter 1 Alarm Enable Register	BCNT1AER	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C41Ch	RTC	Year Alarm Register	RYRAR	16	16	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C41Ch	RTC	Binary Counter 2 Alarm Enable Register	BCNT2AER	16	16	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C41Eh	RTC	Year Alarm Enable Register	RYRAREN	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C41Eh	RTC	Binary Counter 3 Alarm Enable Register	BCNT3AER	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C422h	RTC	RTC Control Register 1	RCR1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C424h	RTC	RTC Control Register 2	RCR2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C426h	RTC	RTC Control Register 3	RCR3	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C428h	RTC	RTC Control Register 4	RCR4	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C42Ah	RTC	Frequency Register H	RFRH	16	16	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C42Ch	RTC	Frequency Register L	RFRL	16	16	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C42Eh	RTC	Time Error Adjustment Register	RADJ	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C440h	RTC	Time Capture Control Register 0	RTCCR0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C442h	RTC	Time Capture Control Register 1	RTCCR1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C444h	RTC	Time Capture Control Register 2	RTCCR2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C452h	RTC	Second Capture Register 0	RSECCP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C452h	RTC	BCNT0 Capture Register 0	BCNT0CP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C454h	RTC	Minute Capture Register 0	RMINCP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C454h	RTC	BCNT1 Capture Register 0	BCNT1CP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C456h	RTC	Hour Capture Register 0	RHRCP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C456h	RTC	BCNT2 Capture Register 0	BCNT2CP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C45Ah	RTC	Date Capture Register 0	RDAYCP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C45Ah	RTC	BCNT3 Capture Register 0	BCNT3CP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C45Ch	RTC	Month Capture Register 0	RMONCP0	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C462h	RTC	Second Capture Register 1	RSECCP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C462h	RTC	BCNT0 Capture Register 1	BCNT0CP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C464h	RTC	Minute Capture Register 1	RMINCP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C464h	RTC	BCNT1 Capture Register 1	BCNT1CP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd

Table 5.1 List of I/O Registers (Address Order) (41/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0008 C466h	RTC	Hour Capture Register 1	RHRCP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C466h	RTC	BCNT2 Capture Register 1	BCNT2CP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C46Ah	RTC	Date Capture Register 1	RDAYCP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C46Ah	RTC	BCNT3 Capture Register 1	BCNT3CP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C46Ch	RTC	Month Capture Register 1	RMONCP1	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C472h	RTC	Second Capture Register 2	RSECCP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C472h	RTC	BCNT0 Capture Register 2	BCNT0CP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C474h	RTC	Minute Capture Register 2	RMINCP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C474h	RTC	BCNT1 Capture Register 2	BCNT1CP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C476h	RTC	Hour Capture Register 2	RHRCP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C476h	RTC	BCNT2 Capture Register 2	BCNT2CP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C47Ah	RTC	Date Capture Register 2	RDAYCP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C47Ah	RTC	BCNT3 Capture Register 2	BCNT3CP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C47Ch	RTC	Month Capture Register 2	RMONCP2	8	8	3, 4 PCLKB	2, 3 ICLK	RTCd
0008 C4C0h	POE3	Input Level Control/Status Register 1	ICSR1	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4C2h	POE3	Output Level Control/Status Register 1	OCSR1	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4C4h	POE3	Input Level Control/Status Register 2	ICSR2	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4C6h	POE3	Output Level Control/Status Register 2	OCSR2	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4C8h	POE3	Input Level Control/Status Register 3	ICSR3	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4CAh	POE3	Software Port Output Enable Register	SPOER	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4CBh	POE3	Port Output Enable Control Register 1	POECR1	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4CCh	POE3	Port Output Enable Control Register 2	POECR2	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4D0h	POE3	Port Output Enable Control Register 4	POECR4	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4D2h	POE3	Port Output Enable Control Register 5	POECR5	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4D6h	POE3	Input Level Control/Status Register 4	ICSR4	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4D8h	POE3	Input Level Control/Status Register 5	ICSR5	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4DAh	POE3	Active Level Setting Register 1	ALR1	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4DCh	POE3	Input Level Control/Status Register 6	ICSR6	16	16	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4E4h	POE3	MTU0 Pin Select Register 1	M0SELR1	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4E5h	POE3	MTU0 Pin Select Register 2	M0SELR2	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4E6h	POE3	MTU3 Pin Select Register	M3SELR	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4E7h	POE3	MTU4 Pin Select Register 1	M4SELR1	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4E8h	POE3	MTU4 Pin Select Register 2	M4SELR2	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C4EAh	POE3	MTU6 Pin Select Register	M6SELR	8	8	3, 4 PCLKB	2, 3 ICLK	POE3a
0008 C500h	TEMPS	Temperature Sensor Control Register	TSCR	8	8	3, 4 PCLKB	2, 3 ICLK	TEMPS
0008 C5C0h	DA	D/A A/D Synchronous Unit Select Register	DAADUSR	8	8	3, 4 PCLKB	2, 3 ICLK	R12DAa
0009 0200h to 0009 03FFh	CAN0	Mailbox Register 0 to Mailbox Register 31	MB0 to MB31	128	8, 16, 32*2	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0400h to 0009 041Fh	CAN0	Mask Register 0 to Mask Register 7	MKR0 to MKR7	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0420h	CAN0	FIFO Received ID Compare Register 0	FIDCR0	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0424h	CAN0	FIFO Received ID Compare Register 1	FIDCR1	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0428h	CAN0	Mask Invalid Register	MKIVLR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 042Ch	CAN0	Mailbox Interrupt Enable Register	MIER	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0820h to 0009 083Fh	CAN0	Message Control Register 0 to Message Control Register 31	MCTL0 to MCTL31	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0840h	CAN0	Control Register	CTLR	16	8, 16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0842h	CAN0	Status Register	STR	16	8, 16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0844h	CAN0	Bit Configuration Register	BCR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN

Table 5.1 List of I/O Registers (Address Order) (42/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0009 0848h	CAN0	Receive FIFO Control Register	RFCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0849h	CAN0	Receive FIFO Pointer Control Register	RFPCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 084Ah	CAN0	Transmit FIFO Control Register	TFCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 084Bh	CAN0	Transmit FIFO Pointer Control Register	TFPCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 084Ch	CAN0	Error Interrupt Enable Register	EIER	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 084Dh	CAN0	Error Interrupt Factor Judge Register	EIFR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 084Eh	CAN0	Receive Error Count Register	RECR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 084Fh	CAN0	Transmit Error Count Register	TECR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0850h	CAN0	Error Code Store Register	ECSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0851h	CAN0	Channel Search Support Register	CSSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0852h	CAN0	Mailbox Search Status Register	MSSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0853h	CAN0	Mailbox Search Mode Register	MSMR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0854h	CAN0	Time Stamp Register	TSR	16	16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0856h	CAN0	Acceptance Filter Support Register	AFSR	16	16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 0858h	CAN0	Test Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1200h to 0009 13FFh	CAN1	Mailbox Register 0 to Mailbox Register 31	MB0 to MB31	128	8, 16, 32*2	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1400h to 0009 141Fh	CAN1	Mask Register 0 to Mask Register 7	MKR0 to MKR7	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1420h	CAN1	FIFO Received ID Compare Register 0	FIDCR0	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1424h	CAN1	FIFO Received ID Compare Register 1	FIDCR1	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1428h	CAN1	Mask Invalid Register	MKIVLR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 142Ch	CAN1	Mailbox Interrupt Enable Register	MIER	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1820h to 0009 183Fh	CAN1	Message Control Register 0 to Message Control Register 31	MCTL0 to MCTL31	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1840h	CAN1	Control Register	CTLR	16	8, 16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1842h	CAN1	Status Register	STR	16	8, 16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1844h	CAN1	Bit Configuration Register	BCR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1848h	CAN1	Receive FIFO Control Register	RFCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1849h	CAN1	Receive FIFO Pointer Control Register	RFPCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 184Ah	CAN1	Transmit FIFO Control Register	TFCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 184Bh	CAN1	Transmit FIFO Pointer Control Register	TFPCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 184Ch	CAN1	Error Interrupt Enable Register	EIER	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 184Dh	CAN1	Error Interrupt Factor Judge Register	EIFR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 184Eh	CAN1	Receive Error Count Register	RECR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 184Fh	CAN1	Transmit Error Count Register	TECR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1850h	CAN1	Error Code Store Register	ECSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1851h	CAN1	Channel Search Support Register	CSSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1852h	CAN1	Mailbox Search Status Register	MSSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1853h	CAN1	Mailbox Search Mode Register	MSMR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1854h	CAN1	Time Stamp Register	TSR	16	16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1856h	CAN1	Acceptance Filter Support Register	AFSR	16	16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 1858h	CAN1	Test Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2200h to 0009 23FFh	CAN2	Mailbox Register 0 to Mailbox Register 31	MB0 to MB31	128	8, 16, 32*2	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2400h to 0009 241Fh	CAN2	Mask Register 0 to Mask Register 7	MKR0 to MKR7	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2420h	CAN2	FIFO Received ID Compare Register 0	FIDCR0	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2424h	CAN2	FIFO Received ID Compare Register 1	FIDCR1	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN

Table 5.1 List of I/O Registers (Address Order) (43/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
0009 2428h	CAN2	Mask Invalid Register	MKIVLR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 242Ch	CAN2	Mailbox Interrupt Enable Register	MIER	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2820h to 0009 283Fh	CAN2	Message Control Register 0 to Message Control Register 31	MCTL0 to MCTL31	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2840h	CAN2	Control Register	CTLR	16	8, 16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2842h	CAN2	Status Register	STR	16	8, 16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2844h	CAN2	Bit Configuration Register	BCR	32	8, 16, 32	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2848h	CAN2	Receive FIFO Control Register	RFCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2849h	CAN2	Receive FIFO Pointer Control Register	RFPCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 284Ah	CAN2	Transmit FIFO Control Register	TFCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 284Bh	CAN2	Transmit FIFO Pointer Control Register	TFPCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 284Ch	CAN2	Error Interrupt Enable Register	EIER	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 284Dh	CAN2	Error Interrupt Factor Judge Register	EIFR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 284Eh	CAN2	Receive Error Count Register	RECR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 284Fh	CAN2	Transmit Error Count Register	TECR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2850h	CAN2	Error Code Store Register	ECSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2851h	CAN2	Channel Search Support Register	CSSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2852h	CAN2	Mailbox Search Status Register	MSSR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2853h	CAN2	Mailbox Search Mode Register	MSMR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2854h	CAN2	Time Stamp Register	TSR	16	16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2856h	CAN2	Acceptance Filter Support Register	AFSR	16	16	3, 4 PCLKB	2, 3 ICLK	CAN
0009 2858h	CAN2	Test Control Register	TCR	8	8	3, 4 PCLKB	2, 3 ICLK	CAN
0009 4200h	CMTW0	Timer Start Register	CMWSTR	16	16	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4204h	CMTW0	Timer Control Register	CMWCR	16	16	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4208h	CMTW0	Timer I/O Control Register	CMWIOR	16	16	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4210h	CMTW0	Timer Counter	CMWCNT	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4214h	CMTW0	Compare Match Constant Register	CMWCOR	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4218h	CMTW0	Input Capture Register 0	CMWICR0	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 421Ch	CMTW0	Input Capture Register 1	CMWICR1	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4220h	CMTW0	Output Compare Register 0	CMWOCR0	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4224h	CMTW0	Output Compare Register 1	CMWOCR1	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4280h	CMTW1	Timer Start Register	CMWSTR	16	16	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4284h	CMTW1	Timer Control Register	CMWCR	16	16	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4288h	CMTW1	Timer I/O Control Register	CMWIOR	16	16	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4290h	CMTW1	Timer Counter	CMWCNT	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4294h	CMTW1	Compare Match Constant Register	CMWCOR	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 4298h	CMTW1	Input Capture Register 0	CMWICR0	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 429Ch	CMTW1	Input Capture Register 1	CMWICR1	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 42A0h	CMTW1	Output Compare Register 0	CMWOCR0	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 42A4h	CMTW1	Output Compare Register 1	CMWOCR1	32	32	3, 4 PCLKB	2, 3 ICLK	CMTW
0009 E000h	POEG	POEG Group A Setting Register	POEGGA	32	32	3, 4 PCLKB	2, 3 ICLK	POEG
0009 E100h	POEG	POEG Group B Setting Register	POEGGB	32	32	3, 4 PCLKB	2, 3 ICLK	POEG
0009 E200h	POEG	POEG Group C Setting Register	POEGGC	32	32	3, 4 PCLKB	2, 3 ICLK	POEG
0009 E300h	POEG	POEG Group D Setting Register	POEGGD	32	32	3, 4 PCLKB	2, 3 ICLK	POEG
000A 0000h	USB0	System Configuration Control Register	SYSCFG	16	16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 0004h	USB0	System Configuration Status Register 0	SYSSTS0	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0008h	USB0	Device State Control Register 0	DVSTCTR0	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0014h	USB0	CFIFO Port Register	CFIFO	16	8, 16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 0018h	USB0	D0FIFO Port Register	D0FIFO	16	8, 16	4, 5 PCLKB	2, 3 ICLK	USBb

Table 5.1 List of I/O Registers (Address Order) (44/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000A 001Ch	USB0	D1FIFO Port Register	D1FIFO	16	8, 16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 0020h	USB0	CFIFO Port Select Register	CFIFOSEL	16	16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 0022h	USB0	CFIFO Port Control Register	CFIFOCTR	16	16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 0028h	USB0	D0FIFO Port Select Register	D0FIFOSEL	16	16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 002Ah	USB0	D0FIFO Port Control Register	D0FIFOCTR	16	16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 002Ch	USB0	D1FIFO Port Select Register	D1FIFOSEL	16	16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 002Eh	USB0	D1FIFO Port Control Register	D1FIFOCTR	16	16	4, 5 PCLKB	2, 3 ICLK	USBb
000A 0030h	USB0	Interrupt Enable Register 0	INTENB0	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0032h	USB0	Interrupt Enable Register 1	INTENB1	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0036h	USB0	BRDY Interrupt Enable Register	BRDYENB	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0038h	USB0	NRDY Interrupt Enable Register	NRDYENB	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 003Ah	USB0	BEMP Interrupt Enable Register	BEMPENB	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 003Ch	USB0	SOF Output Configuration Register	SOFCFG	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0040h	USB0	Interrupt Status Register 0	INTSTS0	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0042h	USB0	Interrupt Status Register 1	INTSTS1	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0046h	USB0	BRDY Interrupt Status Register	BRDYSTS	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0048h	USB0	NRDY Interrupt Status Register	NRDYSTS	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 004Ah	USB0	BEMP Interrupt Status Register	BEMPSTS	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 004Ch	USB0	Frame Number Register	FRMNUM	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 004Eh	USB0	Device State Change Register	DVCHGR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0050h	USB0	USB Address Register	USBADDR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0054h	USB0	USB Request Type Register	USBREQ	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0056h	USB0	USB Request Value Register	USBVAL	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0058h	USB0	USB Request Index Register	USBINDX	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 005Ah	USB0	USB Request Length Register	USBLENG	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 005Ch	USB0	DCP Configuration Register	DCPCFG	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 005Eh	USB0	DCP Maximum Packet Size Register	DCPMAXP	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0060h	USB0	DCP Control Register	DCPCTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0064h	USB0	Pipe Window Select Register	PIPESEL	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0068h	USB0	Pipe Configuration Register	PIPECFG	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 006Ch	USB0	Pipe Maximum Packet Size Register	PIPEMAXP	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 006Eh	USB0	Pipe Cycle Control Register	PIPEPERI	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0070h	USB0	PIPE1 Control Register	PIPE1CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0072h	USB0	PIPE2 Control Register	PIPE2CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0074h	USB0	PIPE3 Control Register	PIPE3CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0076h	USB0	PIPE4 Control Register	PIPE4CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0078h	USB0	PIPE5 Control Register	PIPE5CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 007Ah	USB0	PIPE6 Control Register	PIPE6CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 007Ch	USB0	PIPE7 Control Register	PIPE7CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 007Eh	USB0	PIPE8 Control Register	PIPE8CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0080h	USB0	PIPE9 Control Register	PIPE9CTR	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0090h	USB0	PIPE1 Transaction Counter Enable Register	PIPE1TRE	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0092h	USB0	PIPE1 Transaction Counter Register	PIPE1TRN	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0094h	USB0	PIPE2 Transaction Counter Enable Register	PIPE2TRE	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0096h	USB0	PIPE2 Transaction Counter Register	PIPE2TRN	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0098h	USB0	PIPE3 Transaction Counter Enable Register	PIPE3TRE	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 009Ah	USB0	PIPE3 Transaction Counter Register	PIPE3TRN	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 009Ch	USB0	PIPE4 Transaction Counter Enable Register	PIPE4TRE	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 009Eh	USB0	PIPE4 Transaction Counter Register	PIPE4TRN	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00A0h	USB0	PIPE5 Transaction Counter Enable Register	PIPE5TRE	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb

Table 5.1 List of I/O Registers (Address Order) (45/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000A 00A2h	USB0	PIPE5 Transaction Counter Register	PIPE5TRN	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00D0h	USB0	Device Address 0 Configuration Register	DEVADD0	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00D2h	USB0	Device Address 1 Configuration Register	DEVADD1	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00D4h	USB0	Device Address 2 Configuration Register	DEVADD2	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00D6h	USB0	Device Address 3 Configuration Register	DEVADD3	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00D8h	USB0	Device Address 4 Configuration Register	DEVADD4	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00DAh	USB0	Device Address 5 Configuration Register	DEVADD5	16	16	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 00F0h	USB0	PHY Cross Point Adjustment Register	PHYSLEW	32	32	6 to 13 PCLKB	2 to 7 ICLK*1	USBb
000A 0400h	USB	Deep Standby USB Transceiver Control/Pin Monitoring Register	DPUSR0R	32	32	2, 3 PCLKB	2 ICLK	USBb
000A 0404h	USB	Deep Standby USB Suspend/Resume Interrupt Register	DPUSR1R	32	32	2, 3 PCLKB	2 ICLK	USBb
000A 0500h	PDC	PDC Control Register 0	PCCR0	32	32	3, 4 PCLKB	2, 3 ICLK	PDC
000A 0504h	PDC	PDC Control Register 1	PCCR1	32	32	3, 4 PCLKB	2, 3 ICLK	PDC
000A 0508h	PDC	PDC Status Register	PCSR	32	32	3, 4 PCLKB	2, 3 ICLK	PDC
000A 050Ch	PDC	PDC Pin Monitor Register	PCMONR	32	32	3, 4 PCLKB	2, 3 ICLK	PDC
000A 0510h	PDC	PDC Receive Data Register	PCDR	32	32	3, 4 PCLKB	2, 3 ICLK	PDC
000A 0514h	PDC	Vertical Capture Register	VCR	32	32	3, 4 PCLKB	2, 3 ICLK	PDC
000A 0518h	PDC	Horizontal Capture Register	HCR	32	32	3, 4 PCLKB	2, 3 ICLK	PDC
000C 0000h	EDMAC0	EDMAC Mode Register	EDMR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0008h	EDMAC0	EDMAC Transmit Request Register	EDTRR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0010h	EDMAC0	EDMAC Receive Request Register	EDRRR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0018h	EDMAC0	Transmit Descriptor List Start Address Register	TDLAR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0020h	EDMAC0	Receive Descriptor List Start Address Register	RDLAR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0028h	EDMAC0	ETHERC/EDMAC Status Register	EESR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0030h	EDMAC0	ETHERC/EDMAC Status Interrupt Enable Register	EESIPR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0038h	EDMAC0	ETHERC/EDMAC Transmit/Receive Status Copy Enable Register	TRSCER	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0040h	EDMAC0	Missed-Frame Counter Register	RMFCR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0048h	EDMAC0	Transmit FIFO Threshold Register	TFTR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0050h	EDMAC0	FIFO Depth Register	FDR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0058h	EDMAC0	Receive Method Control Register	RMCR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0064h	EDMAC0	Transmit FIFO Underflow Counter	TFUCR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0068h	EDMAC0	Receive FIFO Overflow Counter	RFOCR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 006Ch	EDMAC0	Independent Output Signal Setting Register	IOSR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0070h	EDMAC0	Flow Control Start FIFO Threshold Setting Register	FCFTR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0078h	EDMAC0	Receive Data Padding Insert Register	RPADIR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 007Ch	EDMAC0	Transmit Interrupt Setting Register	TRIMD	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 00C8h	EDMAC0	Receive Buffer Write Address Register	RBWAR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 00CCh	EDMAC0	Receive Descriptor Fetch Address Register	RDFAR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 00D4h	EDMAC0	Transmit Buffer Read Address Register	TBRAR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 00D8h	EDMAC0	Transmit Descriptor Fetch Address Register	TDFAR	32	32	5, 6 PCLKA	2 to 4 ICLK	EDMACa
000C 0100h	ETHERC0	ETHERC Mode Register	ECMR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0108h	ETHERC0	Receive Frame Maximum Length Register	RFLR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0110h	ETHERC0	ETHERC Status Register	ECSR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0118h	ETHERC0	ETHERC Interrupt Enable Register	ECSIPR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0120h	ETHERC0	PHY Interface Register	PIR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0128h	ETHERC0	PHY Status Register	PSR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0140h	ETHERC0	Random Number Generation Counter Limit Setting Register	RDMLR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0150h	ETHERC0	Interpacket Gap Register	IPGR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC

Table 5.1 List of I/O Registers (Address Order) (46/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 0154h	ETHERC0	Automatic PAUSE Frame Register	APR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0158h	ETHERC0	Manual PAUSE Frame Register	MPR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0160h	ETHERC0	Received PAUSE Frame Counter	RFCF	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0164h	ETHERC0	PAUSE Frame Retransmit Count Setting Register	TPAUSER	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 0168h	ETHERC0	PAUSE Frame Retransmit Counter	TPAUSECR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 016Ch	ETHERC0	Broadcast Frame Receive Count Setting Register	BCFRR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01C0h	ETHERC0	MAC Address Upper Bit Register	MAHR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01C8h	ETHERC0	MAC Address Lower Bit Register	MALR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01D0h	ETHERC0	Transmit Retry Over Counter Register	TROCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01D4h	ETHERC0	Late Collision Detect Counter Register	CDCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01D8h	ETHERC0	Lost Carrier Counter Register	LCCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01DCh	ETHERC0	Carrier Not Detect Counter Register	CNDCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01E4h	ETHERC0	CRC Error Frame Receive Counter Register	CEFCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01E8h	ETHERC0	Frame Receive Error Counter Register	FRECR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01ECh	ETHERC0	Too-Short Frame Receive Counter Register	TSFRCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01F0h	ETHERC0	Too-Long Frame Receive Counter Register	TLFRCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01F4h	ETHERC0	Received Alignment Error Frame Counter Register	RFCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 01F8h	ETHERC0	Multicast Address Frame Receive Counter Register	MAFCR	32	32	14, 15 PCLKA	2 to 8 ICLK	ETHERC
000C 1200h	MTU3	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1201h	MTU4	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1202h	MTU3	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1203h	MTU4	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1204h	MTU3	Timer I/O Control Register H	TIORH	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1205h	MTU3	Timer I/O Control Register L	TIORL	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1206h	MTU4	Timer I/O Control Register H	TIORH	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1207h	MTU4	Timer I/O Control Register L	TIORL	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1208h	MTU3	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1209h	MTU4	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 120Ah	MTU	Timer Output Master Enable Register A	TOERA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 120Dh	MTU	Timer Gate Control Register A	TGCRA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 120Eh	MTU	Timer Output Control Register 1A	TOCR1A	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 120Fh	MTU	Timer Output Control Register 2A	TOCR2A	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1210h	MTU3	Timer Counter	TCNT	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1212h	MTU4	Timer Counter	TCNT	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1214h	MTU	Timer Cycle Data Register A	TCDRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1216h	MTU	Timer Dead Time Data Register A	TDDRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1218h	MTU3	Timer General Register A	TGRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 121Ah	MTU3	Timer General Register B	TGRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 121Ch	MTU4	Timer General Register A	TGRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 121Eh	MTU4	Timer General Register B	TGRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1220h	MTU	Timer Subcounter A	TCNTSA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1222h	MTU	Timer Cycle Buffer Register A	TCBRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1224h	MTU3	Timer General Register C	TGRC	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1226h	MTU3	Timer General Register D	TGRD	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1228h	MTU4	Timer General Register C	TGRC	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 122Ah	MTU4	Timer General Register D	TGRD	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 122Ch	MTU3	Timer Status Register	TSR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 122Dh	MTU4	Timer Status Register	TSR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1230h	MTU	Timer Interrupt Skipping Set Register 1A	TITCR1A	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1231h	MTU	Timer Interrupt Skipping Counter 1A	TITCNT1A	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a

Table 5.1 List of I/O Registers (Address Order) (47/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1232h	MTU	Timer Buffer Transfer Set Register A	TBTERA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1234h	MTU	Timer Dead Time Enable Register A	TDERA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1236h	MTU	Timer Output Level Buffer Register A	TOLBRA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1238h	MTU3	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1239h	MTU4	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 123Ah	MTU	Timer Interrupt Skipping Mode Register A	TITMRA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 123Bh	MTU	Timer Interrupt Skipping Set Register 2A	TITCR2A	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 123Ch	MTU	Timer Interrupt Skipping Counter 2A	TITCNT2A	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1240h	MTU4	Timer A/D Converter Start Request Control Register	TADCR	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1244h	MTU4	Timer A/D Converter Start Request Cycle Set Register A	TADCORA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1246h	MTU4	Timer A/D Converter Start Request Cycle Set Register B	TADCORB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1248h	MTU4	Timer A/D Converter Start Request Cycle Set Buffer Register A	TADCOBRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 124Ah	MTU4	Timer A/D Converter Start Request Cycle Set Buffer Register B	TADCOBRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 124Ch	MTU3	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 124Dh	MTU4	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1260h	MTU	Timer Waveform Control Register A	TWCRA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1270h	MTU	Timer Mode Register 2A	TMDR2A	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1272h	MTU3	Timer General Register E	TGRE	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1274h	MTU4	Timer General Register E	TGRE	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1276h	MTU4	Timer General Register F	TGRF	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1280h	MTU	Timer Start Register A	TSTRA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1281h	MTU	Timer Synchronous Register A	TSYRA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1282h	MTU	Timer Counter Synchronous Start Register	TCSYSTR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1284h	MTU	Timer Read/Write Enable Register A	TRWERA	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1290h	MTU0	Noise Filter Control Register 0	NFCR0	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1291h	MTU1	Noise Filter Control Register 1	NFCR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1292h	MTU2	Noise Filter Control Register 2	NFCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1293h	MTU3	Noise Filter Control Register 3	NFCR3	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1294h	MTU4	Noise Filter Control Register 4	NFCR4	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1298h	MTU8	Noise Filter Control Register 8	NFCR8	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1299h	MTU0	Noise Filter Control Register C	NFCRC	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1300h	MTU0	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1301h	MTU0	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1302h	MTU0	Timer I/O Control Register H	TIORH	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1303h	MTU0	Timer I/O Control Register L	TIORL	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1304h	MTU0	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1306h	MTU0	Timer Counter	TCNT	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1308h	MTU0	Timer General Register A	TGRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 130Ah	MTU0	Timer General Register B	TGRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 130Ch	MTU0	Timer General Register C	TGRC	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 130Eh	MTU0	Timer General Register D	TGRD	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1320h	MTU0	Timer General Register E	TGRE	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1322h	MTU0	Timer General Register F	TGRF	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1324h	MTU0	Timer Interrupt Enable Register 2	TIER2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1326h	MTU0	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1328h	MTU0	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1380h	MTU1	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a

Table 5.1 List of I/O Registers (Address Order) (48/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1381h	MTU1	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1382h	MTU1	Timer I/O Control Register	TIOR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1384h	MTU1	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1385h	MTU1	Timer Status Register	TSR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1386h	MTU1	Timer Counter	TCNT	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1388h	MTU1	Timer General Register A	TGRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 138Ah	MTU1	Timer General Register B	TGRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1390h	MTU1	Timer Input Capture Control Register	TICCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1391h	MTU1	Timer Mode Register 3	TMDR3	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1394h	MTU1	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 13A0h	MTU1	Timer Longword Counter	TCNTLW	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 13A4h	MTU1	Timer Longword General Register	TGRALW	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 13A8h	MTU1	Timer Longword General Register	TGRBLW	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1400h	MTU2	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1401h	MTU2	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1402h	MTU2	Timer I/O Control Register	TIOR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1404h	MTU2	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1405h	MTU2	Timer Status Register	TSR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1406h	MTU2	Timer Counter	TCNT	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1408h	MTU2	Timer General Register A	TGRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 140Ah	MTU2	Timer General Register B	TGRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 140Ch	MTU2	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1600h	MTU8	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1601h	MTU8	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1602h	MTU8	Timer I/O Control Register H	TIORH	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1603h	MTU8	Timer I/O Control Register L	TIORL	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1604h	MTU8	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1606h	MTU8	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1608h	MTU8	Timer Counter	TCNT	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 160Ch	MTU8	Timer General Register A	TGRA	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1610h	MTU8	Timer General Register B	TGRB	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1614h	MTU8	Timer General Register C	TGRC	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1618h	MTU8	Timer General Register D	TGRD	32	32	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A00h	MTU6	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A01h	MTU7	Timer Control Register	TCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A02h	MTU6	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A03h	MTU7	Timer Mode Register 1	TMDR1	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A04h	MTU6	Timer I/O Control Register H	TIORH	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A05h	MTU6	Timer I/O Control Register L	TIORL	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A06h	MTU7	Timer I/O Control Register H	TIORH	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A07h	MTU7	Timer I/O Control Register L	TIORL	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A08h	MTU6	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A09h	MTU7	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A0Ah	MTU	Timer Output Master Enable Register B	TOERB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A0Eh	MTU	Timer Output Control Register 1B	TOCR1B	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A0Fh	MTU	Timer Output Control Register 2B	TOCR2B	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A10h	MTU6	Timer Counter	TCNT	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A12h	MTU7	Timer Counter	TCNT	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A14h	MTU	Timer Cycle Data Register B	TCDRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A16h	MTU	Timer Dead Time Data Register B	TDDRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a

Table 5.1 List of I/O Registers (Address Order) (49/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1A18h	MTU6	Timer General Register A	TGRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A1Ah	MTU6	Timer General Register B	TGRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A1Ch	MTU7	Timer General Register A	TGRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A1Eh	MTU7	Timer General Register B	TGRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A20h	MTU	Timer Subcounter B	TCNTSB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A22h	MTU	Timer Cycle Buffer Register B	TCBRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A24h	MTU6	Timer General Register C	TGRC	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A26h	MTU6	Timer General Register D	TGRD	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A28h	MTU7	Timer General Register C	TGRC	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A2Ah	MTU7	Timer General Register D	TGRD	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A2Ch	MTU6	Timer Status Register	TSR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A2Dh	MTU7	Timer Status Register	TSR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A30h	MTU	Timer Interrupt Skipping Set Register 1B	TITCR1B	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A31h	MTU	Timer Interrupt Skipping Counter 1B	TITCNT1B	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A32h	MTU	Timer Buffer Transfer Set Register B	TBTERB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A34h	MTU	Timer Dead Time Enable Register B	TDERB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A36h	MTU	Timer Output Level Buffer Register B	TOLBRB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A38h	MTU6	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A39h	MTU7	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A3Ah	MTU	Timer Interrupt Skipping Mode Register B	TITMRB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A3Bh	MTU	Timer Interrupt Skipping Set Register 2B	TITCR2B	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A3Ch	MTU	Timer Interrupt Skipping Counter 2B	TITCNT2B	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A40h	MTU7	Timer A/D Converter Start Request Control Register	TADCR	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A44h	MTU7	Timer A/D Converter Start Request Cycle Set Register A	TADCORA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A46h	MTU7	Timer A/D Converter Start Request Cycle Set Register B	TADCORB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A48h	MTU7	Timer A/D Converter Start Request Cycle Set Buffer Register A	TADCOBRA	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A4Ah	MTU7	Timer A/D Converter Start Request Cycle Set Buffer Register B	TADCOBRB	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A4Ch	MTU6	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A4Dh	MTU7	Timer Control Register 2	TCR2	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A50h	MTU6	Timer Synchronous Clear Register	TSYCR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A60h	MTU	Timer Waveform Control Register B	TWCRB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A70h	MTU	Timer Mode Register 2B	TMDR2B	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A72h	MTU6	Timer General Register E	TGRE	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A74h	MTU7	Timer General Register E	TGRE	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A76h	MTU7	Timer General Register F	TGRF	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A80h	MTU	Timer Start Register B	TSTRB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A81h	MTU	Timer Synchronous Register B	TSYRB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A84h	MTU	Timer Read/Write Enable Register B	TRWERB	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A93h	MTU6	Noise Filter Control Register 6	NFCR6	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A94h	MTU7	Noise Filter Control Register 7	NFCR7	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1A95h	MTU5	Noise Filter Control Register 5	NFCR5	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C80h	MTU5	Timer Counter U	TCNTU	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C82h	MTU5	Timer General Register U	TGRU	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C84h	MTU5	Timer Control Register U	TCRU	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C85h	MTU5	Timer Control Register 2	TCR2U	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C86h	MTU5	Timer I/O Control Register U	TIORU	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C90h	MTU5	Timer Counter V	TCNTV	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a

Table 5.1 List of I/O Registers (Address Order) (50/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 1C92h	MTU5	Timer General Register V	TGRV	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C94h	MTU5	Timer Control Register V	TCRV	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C95h	MTU5	Timer Control Register 2	TCR2V	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1C96h	MTU5	Timer I/O Control Register V	TIORV	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CA0h	MTU5	Timer Counter W	TCNTW	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CA2h	MTU5	Timer General Register W	TGRW	16	16	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CA4h	MTU5	Timer Control Register W	TCRW	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CA5h	MTU5	Timer Control Register 2	TCR2W	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CA6h	MTU5	Timer I/O Control Register W	TIORW	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CB2h	MTU5	Timer Interrupt Enable Register	TIER	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CB4h	MTU5	Timer Start Register	TSTR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 1CB6h	MTU5	Timer Compare Match Clear Register	TCNTCMPCLR	8	8	5, 6 PCLKA	2 to 4 ICLK	MTU3a
000C 2000h	GPTW0	General PWM Timer Write-Protection Register	GTWP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2004h	GPTW0	General PWM Timer Software Start Register	GTSTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2008h	GPTW0	General PWM Timer Software Stop Register	GTSTP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 200Ch	GPTW0	General PWM Timer Software Clear Register	GTCLR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2010h	GPTW0	General PWM Timer Start Source Select Register	GTSSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2014h	GPTW0	General PWM Timer Stop Source Select Register	GTPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2018h	GPTW0	General PWM Timer Clear Source Select Register	GTCSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 201Ch	GPTW0	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2020h	GPTW0	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2024h	GPTW0	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2028h	GPTW0	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 202Ch	GPTW0	General PWM Timer Control Register	GTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2030h	GPTW0	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2034h	GPTW0	General PWM Timer I/O Control Register	GTIOR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2038h	GPTW0	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 203Ch	GPTW0	General PWM Timer Status Register	GTST	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2040h	GPTW0	General PWM Timer Buffer Enable Register	GTBER	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2044h	GPTW0	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2048h	GPTW0	General PWM Timer Counter	GTCNT	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 204Ch	GPTW0	General PWM Timer Compare Capture Register A	GTCCRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2050h	GPTW0	General PWM Timer Compare Capture Register B	GTCCRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2054h	GPTW0	General PWM Timer Compare Capture Register C	GTCCRC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2058h	GPTW0	General PWM Timer Compare Capture Register D	GTCCRE	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 205Ch	GPTW0	General PWM Timer Compare Capture Register E	GTCCRD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2060h	GPTW0	General PWM Timer Compare Capture Register F	GTCCRF	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2064h	GPTW0	General PWM Timer Period Setting Register	GTPR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2068h	GPTW0	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 206Ch	GPTW0	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2070h	GPTW0	A/D Converter Start Request Timing Register A	GTADTRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2074h	GPTW0	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2078h	GPTW0	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 207Ch	GPTW0	A/D Converter Start Request Timing Register B	GTADTRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2080h	GPTW0	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW

Table 5.1 List of I/O Registers (Address Order) (51/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2084h	GPTW0	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2088h	GPTW0	General PWM Timer Dead Time Control Register	GTDTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 208Ch	GPTW0	General PWM Timer Dead Time Value Register U	GTDVU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2090h	GPTW0	General PWM Timer Dead Time Value Register D	GTDVD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2094h	GPTW0	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2098h	GPTW0	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 209Ch	GPTW0	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20A0h	GPTW0	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20A4h	GPTW0	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20A8h	GPTW0	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20ACh	GPTW0	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20B0h	GPTW0	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20B4h	GPTW0	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20D0h	GPTW0	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 20D4h	GPTW0	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2100h	GPTW1	General PWM Timer Write-Protection Register	GTWP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2104h	GPTW1	General PWM Timer Software Start Register	GTSTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2108h	GPTW1	General PWM Timer Software Stop Register	GTSTP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 210Ch	GPTW1	General PWM Timer Software Clear Register	GTCLR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2110h	GPTW1	General PWM Timer Start Source Select Register	GTSSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2114h	GPTW1	General PWM Timer Stop Source Select Register	GTPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2118h	GPTW1	General PWM Timer Clear Source Select Register	GTCSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 211Ch	GPTW1	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2120h	GPTW1	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2124h	GPTW1	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2128h	GPTW1	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 212Ch	GPTW1	General PWM Timer Control Register	GTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2130h	GPTW1	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2134h	GPTW1	General PWM Timer I/O Control Register	GTIOR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2138h	GPTW1	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 213Ch	GPTW1	General PWM Timer Status Register	GTST	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2140h	GPTW1	General PWM Timer Buffer Enable Register	GTBER	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2144h	GPTW1	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2148h	GPTW1	General PWM Timer Counter	GTCNT	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 214Ch	GPTW1	General PWM Timer Compare Capture Register A	GTCCRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2150h	GPTW1	General PWM Timer Compare Capture Register B	GTCCRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2154h	GPTW1	General PWM Timer Compare Capture Register C	GTCCRC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2158h	GPTW1	General PWM Timer Compare Capture Register D	GTCCRE	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 215Ch	GPTW1	General PWM Timer Compare Capture Register E	GTCCRD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW

Table 5.1 List of I/O Registers (Address Order) (52/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2160h	GPTW1	General PWM Timer Compare Capture Register F	GTCCRF	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2164h	GPTW1	General PWM Timer Period Setting Register	GTPR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2168h	GPTW1	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 216Ch	GPTW1	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2170h	GPTW1	A/D Converter Start Request Timing Register A	GTADTRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2174h	GPTW1	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2178h	GPTW1	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 217Ch	GPTW1	A/D Converter Start Request Timing Register B	GTADTRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2180h	GPTW1	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2184h	GPTW1	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2188h	GPTW1	General PWM Timer Dead Time Control Register	GTDTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 218Ch	GPTW1	General PWM Timer Dead Time Value Register U	GTDVU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2190h	GPTW1	General PWM Timer Dead Time Value Register D	GTDVD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2194h	GPTW1	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2198h	GPTW1	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 219Ch	GPTW1	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21A0h	GPTW1	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21A4h	GPTW1	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21A8h	GPTW1	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21ACh	GPTW1	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21B0h	GPTW1	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21B4h	GPTW1	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21D0h	GPTW1	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 21D4h	GPTW1	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2200h	GPTW2	General PWM Timer Write-Protection Register	GTWP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2204h	GPTW2	General PWM Timer Software Start Register	GTSTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2208h	GPTW2	General PWM Timer Software Stop Register	GTSTP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 220Ch	GPTW2	General PWM Timer Software Clear Register	GTCLR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2210h	GPTW2	General PWM Timer Start Source Select Register	GTSSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2214h	GPTW2	General PWM Timer Stop Source Select Register	GTPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2218h	GPTW2	General PWM Timer Clear Source Select Register	GTCSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 221Ch	GPTW2	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2220h	GPTW2	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2224h	GPTW2	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2228h	GPTW2	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 222Ch	GPTW2	General PWM Timer Control Register	GTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2230h	GPTW2	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2234h	GPTW2	General PWM Timer I/O Control Register	GTIOR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2238h	GPTW2	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW

Table 5.1 List of I/O Registers (Address Order) (53/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 223Ch	GPTW2	General PWM Timer Status Register	GTST	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2240h	GPTW2	General PWM Timer Buffer Enable Register	GTBER	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2244h	GPTW2	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2248h	GPTW2	General PWM Timer Counter	GTCNT	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 224Ch	GPTW2	General PWM Timer Compare Capture Register A	GTCCRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2250h	GPTW2	General PWM Timer Compare Capture Register B	GTCCRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2254h	GPTW2	General PWM Timer Compare Capture Register C	GTCCRC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2258h	GPTW2	General PWM Timer Compare Capture Register D	GTCCRE	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 225Ch	GPTW2	General PWM Timer Compare Capture Register E	GTCCRD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2260h	GPTW2	General PWM Timer Compare Capture Register F	GTCCRF	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2264h	GPTW2	General PWM Timer Period Setting Register	GTPR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2268h	GPTW2	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 226Ch	GPTW2	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2270h	GPTW2	A/D Converter Start Request Timing Register A	GTADTRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2274h	GPTW2	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2278h	GPTW2	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 227Ch	GPTW2	A/D Converter Start Request Timing Register B	GTADTRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2280h	GPTW2	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2284h	GPTW2	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2288h	GPTW2	General PWM Timer Dead Time Control Register	GTDTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 228Ch	GPTW2	General PWM Timer Dead Time Value Register U	GTDVU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2290h	GPTW2	General PWM Timer Dead Time Value Register D	GTDVD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2294h	GPTW2	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2298h	GPTW2	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 229Ch	GPTW2	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22A0h	GPTW2	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22A4h	GPTW2	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22A8h	GPTW2	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22ACh	GPTW2	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22B0h	GPTW2	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22B4h	GPTW2	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22D0h	GPTW2	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 22D4h	GPTW2	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2300h	GPTW3	General PWM Timer Write-Protection Register	GTWP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2304h	GPTW3	General PWM Timer Software Start Register	GTSTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2308h	GPTW3	General PWM Timer Software Stop Register	GTSTP	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 230Ch	GPTW3	General PWM Timer Software Clear Register	GTCLR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2310h	GPTW3	General PWM Timer Start Source Select Register	GTSSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2314h	GPTW3	General PWM Timer Stop Source Select Register	GTPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2318h	GPTW3	General PWM Timer Clear Source Select Register	GTCSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 231Ch	GPTW3	General PWM Timer Count-Up Source Select Register	GTUPSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW

Table 5.1 List of I/O Registers (Address Order) (54/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 2320h	GPTW3	General PWM Timer Count-Down Source Select Register	GTDNSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2324h	GPTW3	General PWM Timer Input Capture Source Select Register A	GTICASR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2328h	GPTW3	General PWM Timer Input Capture Source Select Register B	GTICBSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 232Ch	GPTW3	General PWM Timer Control Register	GTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2330h	GPTW3	General PWM Timer Count Direction and Duty Setting Register	GTUDDTYC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2334h	GPTW3	General PWM Timer I/O Control Register	GTIOR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2338h	GPTW3	General PWM Timer Interrupt Output Setting Register	GTINTAD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 233Ch	GPTW3	General PWM Timer Status Register	GTST	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2340h	GPTW3	General PWM Timer Buffer Enable Register	GTBER	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2344h	GPTW3	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2348h	GPTW3	General PWM Timer Counter	GTCNT	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 234Ch	GPTW3	General PWM Timer Compare Capture Register A	GTCCRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2350h	GPTW3	General PWM Timer Compare Capture Register B	GTCCRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2354h	GPTW3	General PWM Timer Compare Capture Register C	GTCCRC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2358h	GPTW3	General PWM Timer Compare Capture Register D	GTCCRE	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 235Ch	GPTW3	General PWM Timer Compare Capture Register E	GTCCRD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2360h	GPTW3	General PWM Timer Compare Capture Register F	GTCCRF	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2364h	GPTW3	General PWM Timer Period Setting Register	GTPR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2368h	GPTW3	General PWM Timer Period Setting Buffer Register	GTPBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 236Ch	GPTW3	General PWM Timer Period Setting Double-Buffer Register	GTPDBR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2370h	GPTW3	A/D Converter Start Request Timing Register A	GTADTRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2374h	GPTW3	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2378h	GPTW3	A/D Converter Start Request Timing Double-Buffer Register A	GTADTDBRA	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 237Ch	GPTW3	A/D Converter Start Request Timing Register B	GTADTRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2380h	GPTW3	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2384h	GPTW3	A/D Converter Start Request Timing Double-Buffer Register B	GTADTDBRB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2388h	GPTW3	General PWM Timer Dead Time Control Register	GTDTCR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 238Ch	GPTW3	General PWM Timer Dead Time Value Register U	GTDVU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2390h	GPTW3	General PWM Timer Dead Time Value Register D	GTDVD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2394h	GPTW3	General PWM Timer Dead Time Value Buffer Register U	GTDBU	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 2398h	GPTW3	General PWM Timer Dead Time Value Buffer Register D	GTDBD	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 239Ch	GPTW3	General PWM Timer Output Protection Function Status Register	GTSOS	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 23A0h	GPTW3	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 23A4h	GPTW3	General PWM Timer A/D Converter Start Request Signal Monitoring Register	GTADSMR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 23A8h	GPTW3	General PWM Timer Extended Interrupt Skipping Counter Control Register	GTEITC	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 23ACh	GPTW3	General PWM Timer Extended Interrupt Skipping Setting Register 1	GTEITLI1	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 23B0h	GPTW3	General PWM Timer Extended Interrupt Skipping Setting Register 2	GTEITLI2	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 23B4h	GPTW3	General PWM Timer Extended Buffer Transfer Skipping Setting Register	GTEITLB	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 23D0h	GPTW3	General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register	GTSECSR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW

Table 5.1 List of I/O Registers (Address Order) (55/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000C 23D4h	GPTW3	General PWM Timer Operation Enable Bit Simultaneous Control Register	GTSECR	32	32	5, 6 PCLKA	2 to 4 ICLK	GPTW
000C 5800h	BSC	Extended Bus Master Priority Control Register	EBMAPCR	32	32	2, 3 PCLKA	2 ICLK	Buses
000C 5880h	PMGI0	PMGI Configuration Register	PMGCR	32	32	4, 5 PCLKA	2, 3 ICLK	PMGI
000C 5884h	PMGI0	PHY Station Management Register	PSMR	32	32	4, 5 PCLKA	2, 3 ICLK	PMGI
000D 0000h	SCI8	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0000h	SMCI8	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0001h	SCI8	Bit Rate Register	BRR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0002h	SCI8	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0002h	SMCI8	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0003h	SCI8	Transmit Data Register	TDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0004h	SCI8	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0004h	SMCI8	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0004h	SCI8	Serial Status Register	SSRFIFO	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0005h	SCI8	Receive Data Register	RDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0006h	SCI8	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0006h	SMCI8	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0007h	SCI8	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0008h	SCI8	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0009h	SCI8	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Ah	SCI8	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Bh	SCI8	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Ch	SCI8	I^2C Status Register	SISR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Dh	SCI8	SPI Mode Register	SPMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Eh	SCI8	Transmit Data Register H	TDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Fh	SCI8	Transmit Data Register L	TDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Eh	SCI8	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 000Eh	SCI8	Transmit FIFO Data Register	FTDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Fh	SCI8	Transmit FIFO Data Register	FTDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 000Eh	SCI8	Transmit FIFO Data Register	FTDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0010h	SCI8	Receive Data Register H	RDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0011h	SCI8	Receive Data Register L	RDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0010h	SCI8	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0010h	SCI8	Receive FIFO Data Register	FRDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (56/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 0011h	SCI8	Receive FIFO Data Register	FRDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0010h	SCI8	Receive FIFO Data Register	FRDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0012h	SCI8	Modulation Duty Register	MDDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0013h	SCI8	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0014h	SCI8	FIFO Control Register	FCR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0015h	SCI8	FIFO Control Register	FCR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0014h	SCI8	FIFO Control Register	FCR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0016h	SCI8	FIFO Data Count Register	FDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0017h	SCI8	FIFO Data Count Register	FDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0016h	SCI8	FIFO Data Count Register	FDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0018h	SCI8	Line Status Register	LSR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0019h	SCI8	Line Status Register	LSR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0018h	SCI8	Line Status Register	LSR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 001Ah	SCI8	Comparison Data Register	CDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 001Bh	SCI8	Comparison Data Register	CDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 001Ah	SCI8	Comparison Data Register	CDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 001Ch	SCI8	Serial Port Register	SPTR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0020h	SCI9	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0020h	SMCI9	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0021h	SCI9	Bit Rate Register	BRR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0022h	SCI9	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0022h	SMCI9	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0023h	SCI9	Transmit Data Register	TDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0024h	SCI9	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0024h	SMCI9	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0024h	SCI9	Serial Status Register	SSRFIFO	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0025h	SCI9	Receive Data Register	RDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0026h	SCI9	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0026h	SMCI9	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0027h	SCI9	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0028h	SCI9	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (57/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 0029h	SCI9	I²C Mode Register 1	SIMR1	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Ah	SCI9	I²C Mode Register 2	SIMR2	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Bh	SCI9	I²C Mode Register 3	SIMR3	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Ch	SCI9	I²C Status Register	SISR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Dh	SCI9	SPI Mode Register	SPMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Eh	SCI9	Transmit Data Register H	TDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Fh	SCI9	Transmit Data Register L	TDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Eh	SCI9	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 002Eh	SCI9	Transmit FIFO Data Register	FTDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Fh	SCI9	Transmit FIFO Data Register	FTDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 002Eh	SCI9	Transmit FIFO Data Register	FTDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0030h	SCI9	Receive Data Register H	RDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0031h	SCI9	Receive Data Register L	RDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0030h	SCI9	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0030h	SCI9	Receive FIFO Data Register	FRDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0031h	SCI9	Receive FIFO Data Register	FRDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0030h	SCI9	Receive FIFO Data Register	FRDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0032h	SCI9	Modulation Duty Register	MDDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0033h	SCI9	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0034h	SCI9	FIFO Control Register	FCR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0035h	SCI9	FIFO Control Register	FCR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0034h	SCI9	FIFO Control Register	FCR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0036h	SCI9	FIFO Data Count Register	FDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0037h	SCI9	FIFO Data Count Register	FDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0036h	SCI9	FIFO Data Count Register	FDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0038h	SCI9	Line Status Register	LSR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0039h	SCI9	Line Status Register	LSR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0038h	SCI9	Line Status Register	LSR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 003Ah	SCI9	Comparison Data Register	CDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 003Bh	SCI9	Comparison Data Register	CDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 003Ah	SCI9	Comparison Data Register	CDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (58/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 003Ch	SCI9	Serial Port Register	SPTR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0040h	SCI10	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0040h	SMCI10	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0041h	SCI10	Bit Rate Register	BRR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0042h	SCI10	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0042h	SMCI10	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0043h	SCI10	Transmit Data Register	TDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0044h	SCI10	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0044h	SMCI10	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0044h	SCI10	Serial Status Register	SSRFIFO	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0045h	SCI10	Receive Data Register	RDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0046h	SCI10	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0046h	SMCI10	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0047h	SCI10	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0048h	SCI10	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0049h	SCI10	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Ah	SCI10	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Bh	SCI10	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Ch	SCI10	I^2C Status Register	SISR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Dh	SCI10	SPI Mode Register	SPMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Eh	SCI10	Transmit Data Register H	TDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Fh	SCI10	Transmit Data Register L	TDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Eh	SCI10	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 004Eh	SCI10	Transmit FIFO Data Register	FTDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Fh	SCI10	Transmit FIFO Data Register	FTDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 004Eh	SCI10	Transmit FIFO Data Register	FTDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0050h	SCI10	Receive Data Register H	RDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0051h	SCI10	Receive Data Register L	RDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0050h	SCI10	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0050h	SCI10	Receive FIFO Data Register	FRDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0051h	SCI10	Receive FIFO Data Register	FRDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (59/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 0050h	SCI10	Receive FIFO Data Register	FRDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0052h	SCI10	Modulation Duty Register	MDDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0053h	SCI10	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0054h	SCI10	FIFO Control Register	FCR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0055h	SCI10	FIFO Control Register	FCR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0054h	SCI10	FIFO Control Register	FCR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0056h	SCI10	FIFO Data Count Register	FDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0057h	SCI10	FIFO Data Count Register	FDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0056h	SCI10	FIFO Data Count Register	FDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0058h	SCI10	Line Status Register	LSR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0059h	SCI10	Line Status Register	LSR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0058h	SCI10	Line Status Register	LSR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 005Ah	SCI10	Comparison Data Register	CDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 005Bh	SCI10	Comparison Data Register	CDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 005Ah	SCI10	Comparison Data Register	CDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 005Ch	SCI10	Serial Port Register	SPTR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0060h	SCI11	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0060h	SMCI11	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0061h	SCI11	Bit Rate Register	BRR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0062h	SCI11	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0062h	SMCI11	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0063h	SCI11	Transmit Data Register	TDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0064h	SCI11	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0064h	SMCI11	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0064h	SCI11	Serial Status Register	SSRFIFO	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0065h	SCI11	Receive Data Register	RDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0066h	SCI11	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0066h	SMCI11	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0067h	SCI11	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0068h	SCI11	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0069h	SCI11	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (60/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 006Ah	SCI11	I²C Mode Register 2	SIMR2	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Bh	SCI11	I²C Mode Register 3	SIMR3	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Ch	SCI11	I²C Status Register	SISR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Dh	SCI11	SPI Mode Register	SPMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Eh	SCI11	Transmit Data Register H	TDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Fh	SCI11	Transmit Data Register L	TDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Eh	SCI11	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 006Eh	SCI11	Transmit FIFO Data Register	FTDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Fh	SCI11	Transmit FIFO Data Register	FTDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 006Eh	SCI11	Transmit FIFO Data Register	FTDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0070h	SCI11	Receive Data Register H	RDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0071h	SCI11	Receive Data Register L	RDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0070h	SCI11	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0070h	SCI11	Receive FIFO Data Register	FRDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0071h	SCI11	Receive FIFO Data Register	FRDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0070h	SCI11	Receive FIFO Data Register	FRDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0072h	SCI11	Modulation Duty Register	MDDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0073h	SCI11	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0074h	SCI11	FIFO Control Register	FCR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0075h	SCI11	FIFO Control Register	FCR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0074h	SCI11	FIFO Control Register	FCR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0076h	SCI11	FIFO Data Count Register	FDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0077h	SCI11	FIFO Data Count Register	FDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0076h	SCI11	FIFO Data Count Register	FDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 0078h	SCI11	Line Status Register	LSR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0079h	SCI11	Line Status Register	LSR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0078h	SCI11	Line Status Register	LSR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 007Ah	SCI11	Comparison Data Register	CDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 007Bh	SCI11	Comparison Data Register	CDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 007Ah	SCI11	Comparison Data Register	CDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 007Ch	SCI11	Serial Port Register	SPTR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (61/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 00E0h	SCI7	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E0h	SMCI7	Serial Mode Register	SMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E1h	SCI7	Bit Rate Register	BRR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E2h	SCI7	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E2h	SMCI7	Serial Control Register	SCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E3h	SCI7	Transmit Data Register	TDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E4h	SCI7	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E4h	SMCI7	Serial Status Register	SSR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E4h	SCI7	Serial Status Register	SSRFIFO	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E5h	SCI7	Receive Data Register	RDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E6h	SCI7	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E6h	SMCI7	Smart Card Mode Register	SCMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E7h	SCI7	Serial Extended Mode Register	SEMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E8h	SCI7	Noise Filter Setting Register	SNFR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00E9h	SCI7	I^2C Mode Register 1	SIMR1	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EAh	SCI7	I^2C Mode Register 2	SIMR2	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EBh	SCI7	I^2C Mode Register 3	SIMR3	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00ECh	SCI7	I^2C Status Register	SISR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EDh	SCI7	SPI Mode Register	SPMR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EEh	SCI7	Transmit Data Register H	TDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EFh	SCI7	Transmit Data Register L	TDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EEh	SCI7	Transmit Data Register HL	TDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 00EEh	SCI7	Transmit FIFO Data Register	FTDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EFh	SCI7	Transmit FIFO Data Register	FTDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00EEh	SCI7	Transmit FIFO Data Register	FTDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 00F0h	SCI7	Receive Data Register H	RDRH	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F1h	SCI7	Receive Data Register L	RDRL	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F0h	SCI7	Receive Data Register HL	RDRHL	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 00F0h	SCI7	Receive FIFO Data Register	FRDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F1h	SCI7	Receive FIFO Data Register	FRDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F0h	SCI7	Receive FIFO Data Register	FRDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh

Table 5.1 List of I/O Registers (Address Order) (62/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 00F2h	SCI7	Modulation Duty Register	MDDR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F3h	SCI7	Data Comparison Control Register	DCCR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F4h	SCI7	FIFO Control Register	FCR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F5h	SCI7	FIFO Control Register	FCR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F4h	SCI7	FIFO Control Register	FCR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 00F6h	SCI7	FIFO Data Count Register	FDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F7h	SCI7	FIFO Data Count Register	FDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F6h	SCI7	FIFO Data Count Register	FDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 00F8h	SCI7	Line Status Register	LSR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F9h	SCI7	Line Status Register	LSR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00F8h	SCI7	Line Status Register	LSR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 00FAh	SCI7	Comparison Data Register	CDR.H	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00FBh	SCI7	Comparison Data Register	CDR.L	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 00FAh	SCI7	Comparison Data Register	CDR	16	16	5, 6 PCLKA	2 to 4 ICLK	SCIj, SCIi, SCIh
000D 00FCh	SCI7	Serial Port Register	SPTR	8	8	3, 4 PCLKA	2, 3 ICLK	SCIj, SCIi, SCIh
000D 0100h	RSPI0	RSPI Control Register	SPCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0101h	RSPI0	RSPI Slave Select Polarity Register	SSLP	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0102h	RSPI0	RSPI Pin Control Register	SPPCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0103h	RSPI0	RSPI Status Register	SPSR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0104h	RSPI0	RSPI Data Register	SPDR	32	8, 16, 32	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0108h	RSPI0	RSPI Sequence Control Register	SPSCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0109h	RSPI0	RSPI Sequence Status Register	SPSSR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 010Ah	RSPI0	RSPI Bit Rate Register	SPBR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 010Bh	RSPI0	RSPI Data Control Register	SPDCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 010Ch	RSPI0	RSPI Clock Delay Register	SPCKD	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 010Dh	RSPI0	RSPI Slave Select Negation Delay Register	SSLND	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 010Eh	RSPI0	RSPI Next-Access Delay Register	SPND	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 010Fh	RSPI0	RSPI Control Register 2	SPCR2	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0110h	RSPI0	RSPI Command Register 0	SPCMD0	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0112h	RSPI0	RSPI Command Register 1	SPCMD1	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0114h	RSPI0	RSPI Command Register 2	SPCMD2	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0116h	RSPI0	RSPI Command Register 3	SPCMD3	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0118h	RSPI0	RSPI Command Register 4	SPCMD4	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 011Ah	RSPI0	RSPI Command Register 5	SPCMD5	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 011Ch	RSPI0	RSPI Command Register 6	SPCMD6	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 011Eh	RSPI0	RSPI Command Register 7	SPCMD7	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0120h	RSPI0	RSPI Data Control Register 2	SPDCR2	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0140h	RSPI1	RSPI Control Register	SPCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0141h	RSPI1	RSPI Slave Select Polarity Register	SSLP	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0142h	RSPI1	RSPI Pin Control Register	SPPCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0143h	RSPI1	RSPI Status Register	SPSR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc

Table 5.1 List of I/O Registers (Address Order) (63/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000D 0144h	RSPI1	RSPI Data Register	SPDR	32	8, 16, 32	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0148h	RSPI1	RSPI Sequence Control Register	SPSCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0149h	RSPI1	RSPI Sequence Status Register	SPSSR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 014Ah	RSPI1	RSPI Bit Rate Register	SPBR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 014Bh	RSPI1	RSPI Data Control Register	SPDCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 014Ch	RSPI1	RSPI Clock Delay Register	SPCKD	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 014Dh	RSPI1	RSPI Slave Select Negation Delay Register	SSLND	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 014Eh	RSPI1	RSPI Next-Access Delay Register	SPND	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 014Fh	RSPI1	RSPI Control Register 2	SPCR2	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0150h	RSPI1	RSPI Command Register 0	SPCMD0	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0152h	RSPI1	RSPI Command Register 1	SPCMD1	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0154h	RSPI1	RSPI Command Register 2	SPCMD2	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0156h	RSPI1	RSPI Command Register 3	SPCMD3	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0158h	RSPI1	RSPI Command Register 4	SPCMD4	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 015Ah	RSPI1	RSPI Command Register 5	SPCMD5	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 015Ch	RSPI1	RSPI Command Register 6	SPCMD6	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 015Eh	RSPI1	RSPI Command Register 7	SPCMD7	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0160h	RSPI1	RSPI Data Control Register 2	SPDCR2	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0300h	RSPI2	RSPI Control Register	SPCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0301h	RSPI2	RSPI Slave Select Polarity Register	SSLP	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0302h	RSPI2	RSPI Pin Control Register	SPPCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0303h	RSPI2	RSPI Status Register	SPSR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0304h	RSPI2	RSPI Data Register	SPDR	32	8, 16, 32	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0308h	RSPI2	RSPI Sequence Control Register	SPSCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0309h	RSPI2	RSPI Sequence Status Register	SPSSR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 030Ah	RSPI2	RSPI Bit Rate Register	SPBR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 030Bh	RSPI2	RSPI Data Control Register	SPDCR	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 030Ch	RSPI2	RSPI Clock Delay Register	SPCKD	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 030Dh	RSPI2	RSPI Slave Select Negation Delay Register	SSLND	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 030Eh	RSPI2	RSPI Next-Access Delay Register	SPND	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 030Fh	RSPI2	RSPI Control Register 2	SPCR2	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0310h	RSPI2	RSPI Command Register 0	SPCMD0	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0312h	RSPI2	RSPI Command Register 1	SPCMD1	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0314h	RSPI2	RSPI Command Register 2	SPCMD2	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0316h	RSPI2	RSPI Command Register 3	SPCMD3	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0318h	RSPI2	RSPI Command Register 4	SPCMD4	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 031Ah	RSPI2	RSPI Command Register 5	SPCMD5	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 031Ch	RSPI2	RSPI Command Register 6	SPCMD6	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 031Eh	RSPI2	RSPI Command Register 7	SPCMD7	16	16	3, 4 PCLKA	2, 3 ICLK	RSPIc
000D 0320h	RSPI2	RSPI Data Control Register 2	SPDCR2	8	8	3, 4 PCLKA	2, 3 ICLK	RSPIc
000E 0000h to 000E 03FCh	GLCDC	Graphic 1 Color Look-up Table 0[0 to 255]	GR1CLUT0 [0 to 255]	32	32	6, 7 PCLKA*3	2 to 4 ICLK*3	GLCDC
000E 0400h to 000E 07FCh	GLCDC	Graphic 1 Color Look-up Table 1[0 to 255]	GR1CLUT1 [0 to 255]	32	32	6, 7 PCLKA*3	2 to 4 ICLK*3	GLCDC
000E 0800h to 000E 0BFCh	GLCDC	Graphic 2 Color Look-up Table 0[0 to 255]	GR2CLUT0 [0 to 255]	32	32	6, 7 PCLKA*3	2 to 4 ICLK*3	GLCDC
000E 0C00h to 000E 0FFCh	GLCDC	Graphic 2 Color Look-up Table 1[0 to 255]	GR2CLUT1 [0 to 255]	32	32	6, 7 PCLKA*3	2 to 4 ICLK*3	GLCDC
000E 1000h	GLCDC	Background Generating Block Operation Control Register	BGEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1004h	GLCDC	Free-Running Period Register	BGPERI	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC

Table 5.1 List of I/O Registers (Address Order) (64/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000E 1008h	GLCDC	Synchronization Position Register	BGSYNC	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 100Ch	GLCDC	Vertical Size Register	BGVSIZE	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1010h	GLCDC	Horizontal Size Register	BGHSIZE	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1014h	GLCDC	Background Color Register	BGCOLOR	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1018h	GLCDC	Background Generating Block Status Monitor Register	BGMON	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1100h	GLCDC	Graphic 1 Register Update Control Register	GR1VEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1104h	GLCDC	Graphic 1 Frame Buffer Read Control Register	GR1FLMRD	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 110Ch	GLCDC	Graphic 1 Frame Buffer Control Register 2	GR1FLM2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1110h	GLCDC	Graphic 1 Frame Buffer Control Register 3	GR1FLM3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1118h	GLCDC	Graphic 1 Frame Buffer Control Register 5	GR1FLM5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 111Ch	GLCDC	Graphic 1 Frame Buffer Control Register 6	GR1FLM6	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1120h	GLCDC	Graphic 1 Alpha Blending Control Register 1	GR1AB1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1124h	GLCDC	Graphic 1 Alpha Blending Control Register 2	GR1AB2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1128h	GLCDC	Graphic 1 Alpha Blending Control Register 3	GR1AB3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 112Ch	GLCDC	Graphic 1 Alpha Blending Control Register 4	GR1AB4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1130h	GLCDC	Graphic 1 Alpha Blending Control Register 5	GR1AB5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1134h	GLCDC	Graphic 1 Alpha Blending Control Register 6	GR1AB6	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1138h	GLCDC	Graphic 1 Alpha Blending Control Register 7	GR1AB7	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 113Ch	GLCDC	Graphic 1 Alpha Blending Control Register 8	GR1AB8	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1140h	GLCDC	Graphic 1 Alpha Blending Control Register 9	GR1AB9	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 114Ch	GLCDC	Graphic 1 Background Color Control Register	GR1BASE	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1150h	GLCDC	Graphic 1 CLUT/Interrupt Control Register	GR1CLUTINT	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1154h	GLCDC	Graphic 1 Status Monitor Register	GR1MON	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1200h	GLCDC	Graphic 2 Register Update Control Register	GR2VEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1204h	GLCDC	Graphic 2 Frame Buffer Read Control Register	GR2FLMRD	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 120Ch	GLCDC	Graphic 2 Frame Buffer Control Register 2	GR2FLM2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1210h	GLCDC	Graphic 2 Frame Buffer Control Register 3	GR2FLM3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1218h	GLCDC	Graphic 2 Frame Buffer Control Register 5	GR2FLM5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 121Ch	GLCDC	Graphic 2 Frame Buffer Control Register 6	GR2FLM6	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1220h	GLCDC	Graphic 2 Alpha Blending Control Register 1	GR2AB1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1224h	GLCDC	Graphic 2 Alpha Blending Control Register 2	GR2AB2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1228h	GLCDC	Graphic 2 Alpha Blending Control Register 3	GR2AB3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 122Ch	GLCDC	Graphic 2 Alpha Blending Control Register 4	GR2AB4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1230h	GLCDC	Graphic 2 Alpha Blending Control Register 5	GR2AB5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1234h	GLCDC	Graphic 2 Alpha Blending Control Register 6	GR2AB6	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1238h	GLCDC	Graphic 2 Alpha Blending Control Register 7	GR2AB7	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 123Ch	GLCDC	Graphic 2 Alpha Blending Control Register 8	GR2AB8	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1240h	GLCDC	Graphic 2 Alpha Blending Control Register 9	GR2AB9	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 124Ch	GLCDC	Graphic 2 Background Color Control Register	GR2BASE	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1250h	GLCDC	Graphic 2 CLUT/Interrupt Control Register	GR2CLUTINT	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1254h	GLCDC	Graphic 2 Status Monitor Register	GR2MON	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1300h	GLCDC	Gamma Correction G Block Register Update Control Register	GAMGVEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1304h	GLCDC	Gamma Correction Block Function Switch Register	GAMSW	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1308h	GLCDC	Gamma Correction G Table Setting Register 1	GAMGLUT1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 130Ch	GLCDC	Gamma Correction G Table Setting Register 2	GAMGLUT2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1310h	GLCDC	Gamma Correction G Table Setting Register 3	GAMGLUT3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1314h	GLCDC	Gamma Correction G Table Setting Register 4	GAMGLUT4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1318h	GLCDC	Gamma Correction G Table Setting Register 5	GAMGLUT5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC

Table 5.1 List of I/O Registers (Address Order) (65/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000E 131Ch	GLCDC	Gamma Correction G Table Setting Register 6	GAMGLUT6	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1320h	GLCDC	Gamma Correction G Table Setting Register 7	GAMGLUT7	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1324h	GLCDC	Gamma Correction G Table Setting Register 8	GAMGLUT8	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1328h	GLCDC	Gamma Correction G Area Setting Register 1	GAMGAREA 1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 132Ch	GLCDC	Gamma Correction G Area Setting Register 2	GAMGAREA 2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1330h	GLCDC	Gamma Correction G Area Setting Register 3	GAMGAREA 3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1334h	GLCDC	Gamma Correction G Area Setting Register 4	GAMGAREA 4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1338h	GLCDC	Gamma Correction G Area Setting Register 5	GAMGAREA 5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1340h	GLCDC	Gamma Correction B Block Register Update Control Register	GAMBVEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1348h	GLCDC	Gamma Correction B Table Setting Register 1	GAMBLUT1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 134Ch	GLCDC	Gamma Correction B Table Setting Register 2	GAMBLUT2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1350h	GLCDC	Gamma Correction B Table Setting Register 3	GAMBLUT3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1354h	GLCDC	Gamma Correction B Table Setting Register 4	GAMBLUT4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1358h	GLCDC	Gamma Correction B Table Setting Register 5	GAMBLUT5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 135Ch	GLCDC	Gamma Correction B Table Setting Register 6	GAMBLUT6	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1360h	GLCDC	Gamma Correction B Table Setting Register 7	GAMBLUT7	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1364h	GLCDC	Gamma Correction B Table Setting Register 8	GAMBLUT8	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1368h	GLCDC	Gamma Correction B Area Setting Register 1	GAMBAREA 1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 136Ch	GLCDC	Gamma Correction B Area Setting Register 2	GAMBAREA 2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1370h	GLCDC	Gamma Correction B Area Setting Register 3	GAMBAREA 3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1374h	GLCDC	Gamma Correction B Area Setting Register 4	GAMBAREA 4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1378h	GLCDC	Gamma Correction B Area Setting Register 5	GAMBAREA 5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1380h	GLCDC	Gamma Correction R Block Register Update Control Register	GAMRVEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1388h	GLCDC	Gamma Correction R Table Setting Register 1	GAMRLUT1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 138Ch	GLCDC	Gamma Correction R Table Setting Register 2	GAMRLUT2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1390h	GLCDC	Gamma Correction R Table Setting Register 3	GAMRLUT3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1394h	GLCDC	Gamma Correction R Table Setting Register 4	GAMRLUT4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1398h	GLCDC	Gamma Correction R Table Setting Register 5	GAMRLUT5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 139Ch	GLCDC	Gamma Correction R Table Setting Register 6	GAMRLUT6	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13A0h	GLCDC	Gamma Correction R Table Setting Register 7	GAMRLUT7	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13A4h	GLCDC	Gamma Correction R Table Setting Register 8	GAMRLUT8	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13A8h	GLCDC	Gamma Correction R Area Setting Register 1	GAMRAREA 1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13ACh	GLCDC	Gamma Correction R Area Setting Register 2	GAMRAREA 2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13B0h	GLCDC	Gamma Correction R Area Setting Register 3	GAMRAREA 3	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13B4h	GLCDC	Gamma Correction R Area Setting Register 4	GAMRAREA 4	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13B8h	GLCDC	Gamma Correction R Area Setting Register 5	GAMRAREA 5	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13C0h	GLCDC	Output Control Block Register Update Control Register	OUTVEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13C4h	GLCDC	Output Interface Register	OUTSET	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13C8h	GLCDC	Brightness Adjustment Register 1	BRIGHT1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC

Table 5.1 List of I/O Registers (Address Order) (66/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000E 13CCh	GLCDC	Brightness Adjustment Register 2	BRIGHT2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13D0h	GLCDC	Contrast Adjustment Register	CONTRAST	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13D4h	GLCDC	Panel Dither Control Register	PANELDTHA	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 13E4h	GLCDC	Output Phase Control Register	CLKPHASE	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1404h	GLCDC	Reference Timing Setting Register	TCONTIM	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1408h	GLCDC	Vertical Timing Setting Register A1	TCONSTVA1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 140Ch	GLCDC	Vertical Timing Setting Register A2	TCONSTVA2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1410h	GLCDC	Vertical Timing Setting Register B1	TCONSTVB1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1414h	GLCDC	Vertical Timing Setting Register B2	TCONSTVB2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1418h	GLCDC	Horizontal Timing Setting Register A1	TCONSTHA1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 141Ch	GLCDC	Horizontal Timing Setting Register A2	TCONSTHA2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1420h	GLCDC	Horizontal Timing Setting Register B1	TCONSTHB1	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1424h	GLCDC	Horizontal Timing Setting Register B2	TCONSTHB2	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1428h	GLCDC	Data Enable Polarity Setting Register	TCONDE	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1440h	GLCDC	Status Detection Control Register	DTCTEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1444h	GLCDC	Interrupt Request Enable Control Register	INTEN	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1448h	GLCDC	Detected Status Clear Register	STCLR	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 144Ch	GLCDC	Detected Status Monitor Register	STMON	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 1450h	GLCDC	Panel Clock Control Register	PANELCLK	32	32	3, 4 PCLKA	2, 3 ICLK	GLCDC
000E 3000h	DRW2D	Geometry Control Register	CONTROL	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3000h	DRW2D	Status Register	STATUS	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3004h	DRW2D	Surface Control Register	CONTROL2	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3004h	DRW2D	Hardware Version Register	HWVER	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3010h	DRW2D	Limiter 1 Start Value Register	L1START	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3014h	DRW2D	Limiter 2 Start Value Register	L2START	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3018h	DRW2D	Limiter 3 Start Value Register	L3START	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 301Ch	DRW2D	Limiter 4 Start Value Register	L4START	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3020h	DRW2D	Limiter 5 Start Value Register	L5START	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3024h	DRW2D	Limiter 6 Start Value Register	L6START	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3028h	DRW2D	Limiter 1 X-Axis Increment Register	L1XADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 302Ch	DRW2D	Limiter 2 X-Axis Increment Register	L2XADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3030h	DRW2D	Limiter 3 X-Axis Increment Register	L3XADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3034h	DRW2D	Limiter 4 X-Axis Increment Register	L4XADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3038h	DRW2D	Limiter 5 X-Axis Increment Register	L5XADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 303Ch	DRW2D	Limiter 6 X-Axis Increment Register	L6XADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3040h	DRW2D	Limiter 1 Y-Axis Increment Register	L1YADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3044h	DRW2D	Limiter 2 Y-Axis Increment Register	L2YADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3048h	DRW2D	Limiter 3 Y-Axis Increment Register	L3YADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 304Ch	DRW2D	Limiter 4 Y-Axis Increment Register	L4YADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3050h	DRW2D	Limiter 5 Y-Axis Increment Register	L5YADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3054h	DRW2D	Limiter 6 Y-Axis Increment Register	L6YADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3058h	DRW2D	Limiter 1 Band Width Parameter Register	L1BAND	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 305Ch	DRW2D	Limiter 2 Band Width Parameter Register	L2BAND	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3064h	DRW2D	Base Color Register	COLOR1	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3068h	DRW2D	Secondary Color Register	COLOR2	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3074h	DRW2D	Pattern Register	PATTERN	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3078h	DRW2D	Bounding Box Dimension Register	SIZE	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 307Ch	DRW2D	Frame Buffer Pitch Register	PITCH	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3080h	DRW2D	Frame Buffer Base Address Register	ORIGIN	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3090h	DRW2D	U Limiter Start Value Register	LUST	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D

Table 5.1 List of I/O Registers (Address Order) (67/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
000E 3094h	DRW2D	U Limiter X-Axis Increment Register	LUXADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 3098h	DRW2D	U Limiter Y-Axis Increment Register	LUYADD	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 309Ch	DRW2D	V Limiter Start Value Integer Part Register	LVSTI	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30A0h	DRW2D	V Limiter Start Value Fractional Part Register	LVSTF	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30A4h	DRW2D	V Limiter X-Axis Increment Integer Part Register	LVXADDI	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30A8h	DRW2D	V Limiter Y-Axis Increment Integer Part Register	LVYADDI	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30ACh	DRW2D	V Limiter Increment Fractional Parts Register	LVYXADDF	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30B4h	DRW2D	Texels Per Texture Line Register	TEXPITCH	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30B8h	DRW2D	Texture Mask Register	TEXMSK	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30BCh	DRW2D	Texture Base Address Register	TEXORG	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30C0h	DRW2D	Interrupt Control Register	IRQCTL	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30C4h	DRW2D	Cache Control Register	CACHECTL	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30C8h	DRW2D	Display List Start Address Register	DLISTST	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30CCh	DRW2D	Performance Counter 1	PERFCNT1	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30D0h	DRW2D	Performance Counter 2	PERFCNT2	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30D4h	DRW2D	Performance Counters Control Register	PERFTRG	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30DCh	DRW2D	CLUT Start Address Register	TEXCLADDR	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30E0h	DRW2D	CLUT Data Register	TEXCLDATA	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30E4h	DRW2D	CLUT Offset Register	TEXCLOFST	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
000E 30E8h	DRW2D	Chroma Key Register	COLKEY	32	32	3, 4 PCLKA	2, 3 ICLK	DRW2D
007F C040h	FLASH	Data Flash Memory Access Frequency Setting Register	EEPFCLK	8	8	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E010h	FLASH	Flash Access Status Register	FASTAT	8	8	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E014h	FLASH	Flash Access Error Interrupt Enable Register	FAEINT	8	8	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E018h	FLASH	Flash Ready Interrupt Enable Register	FRDYIE	8	8	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E030h	FLASH	FACI Command Start Address Register	FSADDR	32	32	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E034h	FLASH	FACI Command End Address Register	FEADDR	32	32	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E080h	FLASH	Flash Status Register	FSTATR	32	32	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E084h	FLASH	Flash P/E Mode Entry Register	FENTRYR	16	16	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E08Ch	FLASH	Flash Sequencer Set-Up Initialization Register	FSUINITR	16	16	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0A0h	FLASH	FACI Command Register	FCMDR	16	16	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0D0h	FLASH	Data Flash Blank Check Control Register	FBCCNT	8	8	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0D4h	FLASH	Data Flash Blank Check Status Register	FBCSTAT	8	8	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0D8h	FLASH	Data Flash Programming Start Address Register	FPSADDR	32	32	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0DCh	FLASH	Flash Access Window Monitor Register	FAWMON	32	32	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0E0h	FLASH	Flash Sequencer Processing Switching Register	FCPSR	16	16	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0E4h	FLASH	Flash Sequencer Processing Clock Frequency Notification Register	FPCKAR	16	16	3, 4 FCLK	2, 3 ICLK	Flash Memory
007F E0E8h	FLASH	Start-Up Area Control Register	FSUACR	16	16	3, 4 FCLK	2, 3 ICLK	Flash Memory
FE7F 5D00h	OFSM	Endian Select Register	MDE	32	32	2, 3 ICLK		OFSM
FE7F 5D04h	OFSM	Option Function Select Register 0	OFS0	32	32	2, 3 ICLK		OFSM
FE7F 5D08h	OFSM	Option Function Select Register 1	OFS1	32	32	2, 3 ICLK		OFSM

Table 5.1 List of I/O Registers (Address Order) (68/68)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access Cycles		Related Section
						ICLK ≥ PCLK	ICLK < PCLK	
FE7F 5D10h	OFSM	TM Identification Data Register	TMINF	32	32	2, 3 ICLK		OFSM
FE7F 5D20h	OFSM	Bank Select Register	BANKSEL	32	32	2, 3 ICLK		OFSM
FE7F 5D40h	OFSM	Serial Programmer Command Control Register	SPCC	32	32	2, 3 ICLK		OFSM
FE7F 5D48h	OFSM	TM Enable Flag Register	TMEF	32	32	2, 3 ICLK		OFSM
FE7F 5D50h	OFSM	OCD/Serial Programmer ID Setting Register	OSIS	128	32	2, 3 ICLK		OFSM
FE7F 5D64h	OFSM	Flash Access Window Setting Register	FAW	32	32	2, 3 ICLK		OFSM
FE7F 5D70h	OFSM	ROM Code Protection Register	ROMCODE	32	32	2, 3 ICLK		OFSM
FE7F 7D7Ch	TEMPS	Temperature Sensor Calibration Data Register	TSCDR	32	32	2, 3 ICLK		TEMPS
FE7F 7D90h	FLASH	Unique ID Register 0	UIDR0	32	32	2, 3 ICLK		Flash Memory
FE7F 7D94h	FLASH	Unique ID Register 1	UIDR1	32	32	2, 3 ICLK		Flash Memory
FE7F 7D98h	FLASH	Unique ID Register 2	UIDR2	32	32	2, 3 ICLK		Flash Memory
FE7F 7D9Ch	FLASH	Unique ID Register 3	UIDR3	32	32	2, 3 ICLK		Flash Memory

Note 1. When the register is accessed while the USB is operating, a delay may be generated in accessing.
Note 2. The address must end with 0h, 4h, 8h, or Ch when access is made in 32-bit units. The address must end with 0h, 2h, 4h, 6h, 8h, Ah, Ch, or Eh when access is made in 16-bit units.
Note 3. When the register is accessed while the GLCDC is operating, a delay may be generated in accessing.

6. Resets

6.1 Overview

There are nine types of resets: RES# pin reset, power-on reset, voltage-monitoring 0 reset, voltage-monitoring 1 reset, voltage-monitoring 2 reset, deep software standby reset, independent watchdog timer reset, watchdog timer reset, and software reset.

Table 6.1 lists the reset names and sources.

Table 6.1 Reset Names and Sources

Reset Name	Source
RES# pin reset	Voltage input to the RES# pin is driven low.
Power-on reset	VCC rises (voltage detection: VPOR)*1
Voltage-monitoring 0 reset	VCC falls (voltage detection: Vdet0)*1
Voltage-monitoring 1 reset	VCC falls (voltage detection: Vdet1)*1
Voltage-monitoring 2 reset	VCC falls (voltage detection: Vdet2)*1
Deep software standby reset	Deep software standby mode is canceled by an interrupt.
Independent watchdog timer reset	The independent watchdog timer underflows, or a refresh error occurs.
Watchdog timer reset	The watchdog timer underflows, or a refresh error occurs.
Software reset	Register setting

Note 1. For details on the voltages to be monitored (VPOR, Vdet0, Vdet1, and Vdet2), refer to section 8, Voltage Detection Circuit (LVDA) and section 61, Electrical Characteristics.

The internal state and pins are initialized by a reset.

Table 6.2 lists the reset targets to be initialized.

Table 6.2 Targets to be Initialized by Each Reset Source

Targets to be Initialized	Reset Source								
	RES# Pin Reset	Power-On Reset	Voltage-Monitoring 0 Reset	Independent Watchdog Timer Reset	Watchdog Timer Reset	Voltage-Monitoring 1 Reset	Voltage-Monitoring 2 Reset	Deep Software Standby Reset	Software Reset
Power-on reset detect flag (RSTSR0.PORF)	✓	—	—	—	—	—	—	—	—
Cold start/warm start determination flag (RSTSR1.CWSF)	—	✓	—	—	—	—	—	—	—
Voltage-monitoring 0 reset detect flag (RSTSR0.LVD0RF)	✓	✓	—	—	—	—	—	—	—
Independent watchdog timer reset detect flag (RSTSR2.IWDTRF)	✓	✓	✓	—	—	—	—	✓	—
Independent watchdog timer (IWDTRR, IWDTCR, IWDTSR, IWDTRCR, IWDTCSTPR, ILOCOCR)	✓	✓	✓	—	—	—	—	✓	—
Watchdog timer reset detect flag (RSTSR2.WDTRF)	✓	✓	✓	✓	—	—	—	✓	—
Registers related to the watchdog timer (WDTRR, WDTCR, WDTSR, WDTRCR)	✓	✓	✓	✓	—	—	—	✓	—
Voltage-monitoring 1 reset detect flag (RSTSR0.LVD1RF)	✓	✓	✓	✓	✓	—	—	—	—
Registers related to the voltage monitor function 1 (LVD1CR0, LVCMPCR.LVD1E, LVDLVLR.LVD1LVL[3:0])	✓	✓	✓	✓	✓	—	—	—	—
(LVD1CR1, LVD1SR)	✓	✓	✓	✓	✓	—	—	✓	—
Voltage-monitoring 2 reset detect flag (RSTSR0.LVD2RF)	✓	✓	✓	✓	✓	✓	—	—	—
Registers related to the voltage monitor function 2 (LVD2CR0, LVCMPCR.LVD2E, LVDLVLR.LVD2LVL[3:0])	✓	✓	✓	✓	✓	✓	—	—	—
(LVD2CR1, LVD2SR)	✓	✓	✓	✓	✓	✓	—	✓	—
Deep software standby reset detect flag (RSTSR0.DPSRSTF)	✓	✓	✓	✓	✓	✓	✓	—	—
Software reset detect flag (RSTSR2.SWRF)	✓	✓	✓	✓	✓	✓	✓	✓	—
Register related to the realtime clock*1	—	—	—	—	—	—	—	—	—
Register related to high-speed on-chip oscillator (HOCOPCR.HOCOPCNT)	✓	✓	✓	✓	✓	✓	✓	—	✓
Register related to main clock oscillator (MOFCR)	✓	✓	✓	✓	✓	✓	✓	—	✓
Pin state	✓	✓	✓	✓	✓	✓	✓	—	✓
Registers related to the low power-consumption function (DPSBYCR, DPSIER0 to DPSIER3, DPSIFR0 to DPSIFR3, DPSIEGR0 to DPSIEGR3, DPUSR0R, DPUSR1R)*2	✓	✓	✓	✓	✓	✓	✓	—	✓
Registers other than the above, CPU, and internal state	✓	✓	✓	✓	✓	✓	✓	✓	✓

✓: Targets to be initialized, —: No change occurs.

Note 1. Some control bits are initialized by all types of resets. For details on the target bits, refer to section 33, Realtime Clock (RTCd).

Note 2. Of the registers related to the low-power-consumption function, the DPSBKRy register is not initialized by any reset. For details, refer to section 11, Low Power Consumption.

When a reset is canceled, the reset exception handling starts. For details on the reset exception handling, refer to section 14, Exception Handling.

Table 6.3 lists the pin related to the reset.

Table 6.3 Pin Related to Reset

Pin Name	I/O	Function
RES#	Input	Reset pin

6.2 Register Descriptions

6.2.1 Reset Status Register 0 (RSTSR0)

Address(es): 0008 C290h

	b7	b6	b5	b4	b3	b2	b1	b0
	DPSRSTF	—	—	—	LVD2RF	LVD1RF	LVD0RF	PORF
Value after reset:	0*1	0	0	0	0*1	0*1	0*1	0*1

Bit	Symbol	Bit Name	Description	R/W
b0	PORF	Power-On Reset Detect Flag	0: Power-on reset not detected. 1: Power-on reset detected.	R(/W) *2
b1	LVD0RF	Voltage-Monitoring 0 Reset Detect Flag	0: Voltage-monitoring 0 reset not detected. 1: Voltage-monitoring 0 reset detected.	R(/W) *2
b2	LVD1RF	Voltage-Monitoring 1 Reset Detect Flag	0: Voltage-monitoring 1 reset not detected. 1: Voltage-monitoring 1 reset detected.	R(/W) *2
b3	LVD2RF	Voltage-Monitoring 2 Reset Detect Flag	0: Voltage-monitoring 2 reset not detected. 1: Voltage-monitoring 2 reset detected.	R(/W) *2
b6 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	DPSRSTF	Deep Software Standby Reset Flag	0: Deep software standby mode cancelation not requested by an interrupt. 1: Deep software standby mode cancelation requested by an interrupt.	R(/W) *2

Note 1. The value after reset depends on the reset source.

Note 2. Only 0 can be written to clear the flag.

PORF Flag (Power-On Reset Detect Flag)

The PORF flag indicates that a power-on reset has occurred.

[Setting condition]

- When a power-on reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When PORF is read as 1 and then 0 is written to PORF.

LVD0RF Flag (Voltage-Monitoring 0 Reset Detect Flag)

The LVD0RF flag indicates that a voltage-monitoring 0 reset has occurred due to the VCC voltage falling below Vdet0.
[Setting condition]

- When a voltage-monitoring 0 reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When LVD0RF is read as 1 and then 0 is written to LVD0RF.

LVD1RF Flag (Voltage-Monitoring 1 Reset Detect Flag)

The LVD1RF flag indicates that a voltage-monitoring 1 reset has occurred due to the VCC voltage falling below Vdet1.
[Setting condition]

- When a voltage-monitoring 1 reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When LVD1RF is read as 1 and then 0 is written to LVD1RF.

LVD2RF Flag (Voltage-Monitoring 2 Reset Detect Flag)

The LVD2RF flag indicates that a voltage-monitoring 2 reset has occurred due to the VCC voltage falling below Vdet2.
[Setting condition]

- When a voltage-monitoring 2 reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When LVD2RF is read as 1 and then 0 is written to LVD2RF.

DPSRSTF Flag (Deep Software Standby Reset Flag)

The DPSRSTF flag indicates that deep software standby mode has been canceled by an interrupt and that an internal reset (deep software standby reset) occurred.
[Setting condition]

- When deep software standby mode is cancelled by an interrupt.
  For details, refer to section 11, Low Power Consumption.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When DPSRSTF is read as 1 and then 0 is written to DPSRSTF.

6.2.2 Reset Status Register 1 (RSTSR1)

Address(es): 0008 C291h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	CWSF
Value after reset:	0	0	0	0	0	0	0	0/1*1

Bit	Symbol	Bit Name	Description	R/W
b0	CWSF	Cold/Warm Start Determination Flag	0: Cold start 1: Warm start	R(/W) *2
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The value after reset depends on the reset source.
Note 2. Only 1 can be written to set the flag.

RSTSR1 determines whether a power-on reset has caused the reset processing (cold start) or a reset signal input during operation has caused the reset processing (warm start).

CWSF Flag (Cold/Warm Start Determination Flag)

The CWSF flag indicates the type of reset processing: cold start or warm start.
The CWSF flag is initialized by a power-on reset. It is not initialized by a reset signal generated by the RES# pin.
[Setting condition]

- When 1 is written through programming; it is not set to 0 even when 0 is written.

[Clearing condition]

- When a reset listed in Table 6.2 occurs.

6.2.3 Reset Status Register 2 (RSTSR2)

Address(es): 0008 00C0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SWRF	WDTRF	IWDTRF
Value after reset:	0	0	0	0	0	0*1	0*1	0*1

Bit	Symbol	Bit Name	Description	R/W
b0	IWDTRF	Independent Watchdog Timer Reset Detect Flag	0: Independent watchdog timer reset not detected. 1: Independent watchdog timer reset detected.	R(/W) *2
b1	WDTRF	Watchdog Timer Reset Detect Flag	0: Watchdog timer reset not detected. 1: Watchdog timer reset detected.	R(/W) *2
b2	SWRF	Software Reset Detect Flag	0: Software reset not detected. 1: Software reset detected.	R(/W) *2
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The value after reset depends on the reset source.
Note 2. Only 0 can be written to clear the flag.

IWDTRF Flag (Independent Watchdog Timer Reset Detect Flag)

The IWDTRF flag indicates that an independent watchdog timer reset has occurred.
[Setting condition]

- When an independent watchdog timer reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When IWDTRF is read as 1 and then 0 is written to IWDTRF.

WDTRF Flag (Watchdog Timer Reset Detect Flag)

The WDTRF flag indicates that a watchdog timer reset has occurred.
[Setting condition]

- When a watchdog timer reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When WDTRF is read as 1 and then 0 is written to WDTRF.

SWRF Flag (Software Reset Detect Flag)

The SWRF flag indicates that a software reset has occurred.
[Setting condition]

- When a software reset occurs.

[Clearing conditions]

- When a reset listed in Table 6.2 occurs.
- When SWRF is read as 1 and then 0 is written to SWRF.

6.2.4 Software Reset Register (SWRR)

Address(es): 0008 00C2h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SWRR[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	SWRR[15:0]	Software Reset	Writing A501h resets the MCU. These bits are read as 0000h.	R/W


6.3 Operation

6.3.1 RES# Pin Reset

This is a reset generated by the RES# pin.
When the RES# pin is driven low, all the processing in progress is aborted and the MCU enters a reset state.
In order to unfailingly reset the MCU, the RES# pin should be held low for the specified power supply stabilization time at a power-on.
When the RES# pin is driven high from low, the internal reset is canceled after the post-RES# cancelation wait time (tRESWT) has elapsed, and then the CPU starts the reset exception handling.
For details, refer to section 61, Electrical Characteristics.

6.3.2 Power-On Reset and Voltage Monitoring 0 Reset

The power-on reset is an internal reset generated by the power-on reset circuit.
If the RES# pin is in a high level state when power is supplied, a power-on reset is generated. In addition, if the RES# pin is in a high level state when power falls (including the case when VCC falls below VPOR), a power-on reset is generated.
After VCC has exceeded VPOR and the specified period (power-on reset time) has elapsed, the internal reset is canceled and the CPU starts the reset exception handling. The power-on reset time is used for the stabilization of the power supply and the MCU circuit.
After a power-on reset has been generated, the PORF flag in the RSTSR0 is set to 1. The PORF flag is initialized by the RES# pin reset.
The voltage monitoring 0 reset is an internal reset generated by the voltage monitoring circuit. If the voltage detection 0 circuit start (LVDAS) bit in the option function select register 1 (OFS1) is 0 (voltage monitoring 0 reset is enabled after a reset) and VCC falls below Vdet0, the RSTSR0.LVD0RF flag becomes 1 and the voltage detection circuit generates voltage monitoring 0 reset. Clear the OFS1.LVDAS bit to 0 if the voltage monitoring 0 reset is to be used.
After VCC has exceeded Vdet0 and the voltage-monitoring 0 reset time (tLVD0) has elapsed, the internal reset is canceled and the CPU starts the reset exception handling. The Vdet0 voltage detection level can be changed by the setting of the VDSEL[1:0] bits in the option function select register 1 (OFS1).
Figure 6.1 shows operations during a power-on reset and voltage monitoring 0 reset.
For details on voltage monitoring 0 reset, refer to section 8, Voltage Detection Circuit (LVDA).



Note: For details on the electrical characteristics, refer to section 61, Electrical Characteristics.
Note 1. Vdet0 shows a voltage monitoring 0 reset detection level, and VPOR shows a power-on reset detection level.
Note 2. tPOR shows a time for power-on reset, and tLVD0 shows a time for voltage monitoring 0 reset.
Note 3. At a power-on, VCC should be risen to the minimum guaranteed voltage before the POR reset is released.

Figure 6.1 Operation Examples During a Power-On Reset and Voltage Monitoring 0 Reset

6.3.3 Voltage Monitoring 1 Reset and Voltage Monitoring 2 Reset


The voltage monitoring 1 reset and voltage monitoring 2 reset are internal resets generated by the voltage monitoring circuit.

When the voltage monitoring 1 interrupt/reset enable bit (LVD1RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the voltage monitoring 1 circuit mode select bit (LVD1RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in the voltage monitoring 1 circuit control register 0 (LVD1CR0), the RSTSR0.LVD1RF flag is set to 1 and the voltage-detection circuit generates a voltage monitoring 1 reset if VCC falls to or below Vdet1.

Likewise, when the voltage monitoring 2 interrupt/reset enable bit (LVD2RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the voltage monitoring 2 circuit mode select bit (LVD2RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in voltage monitoring 2 circuit control register 0 (LVD2CR0), the RSTSR0.LVD2RF flag is set to 1 and the voltage detection circuit generates a voltage monitoring 2 reset if VCC falls to or below Vdet2.

Timing for release from the voltage monitoring 1 reset state is selectable with the voltage monitoring 1 reset negate select bit (LVD1RN) in the LVD1CR0. When the LVD1CR0.LVD1RN bit is 0 and VCC has fallen to or below Vdet1, the CPU is released from the internal reset state and starts reset exception handling once the voltage-monitoring 1 reset time (tLVD1) has elapsed after VCC has risen above Vdet1. When the LVD1CR0.LVD1RN bit is 1 and VCC has fallen to or below Vdet1, the CPU is released from the internal reset state and starts reset exception handling once the voltage-

monitoring 1 reset time (tLVD1) has elapsed.
Likewise, timing for release from the voltage monitoring 2 reset state is selectable by setting the voltage monitoring 2 reset negate select bit (LVD2RN) in LVD2CR0 register.
Detection levels Vdet1 and Vdet2 can be changed by settings in the voltage detection select register (LVDLVLR).
Figure 6.2 shows examples of operations during voltage monitoring 1 and 2 resets.
For details on the voltage monitoring 1 reset and voltage monitoring 2 reset, refer to section 8, Voltage Detection Circuit (LVDA).



Note: For details on the electrical characteristics, refer to section 61, Electrical Characteristics.
Note 1. Vdeti shows a detection level of voltage monitoring 1 reset and voltage monitoring 2 reset. (i = 1, 2)
Note 2. tLVDi shows a time for voltage monitoring 1 reset and voltage monitoring 2 reset. (i = 1, 2)

Figure 6.2 Operation Examples During Voltage Monitoring 1 Reset and Voltage Monitoring 2 Reset

6.3.4 Deep Software Standby Reset

This is an internal reset generated when deep software standby mode is released by an interrupt.
When an interrupt for releasing from deep software standby mode is generated, a deep software standby reset is generated. The deep software standby reset is negated after recovery time from deep software standby mode (tDSBY) has elapsed. At the same time, deep software standby mode is also released.
When the wait time after recovery from deep software standby mode (tDSBYWT) has elapsed after deep software standby mode has been released, the internal reset is negated and the CPU starts the reset exception handling.
For details of the deep software standby reset, refer to section 11, Low Power Consumption.

6.3.5 Independent Watchdog Timer Reset

Independent watchdog timer reset is an internal reset generated by the independent watchdog timer.
Output of the independent watchdog timer reset from the independent watchdog timer can be selected by settings in the IWDT reset control register (IWDTRCR) or option function select register 0 (OFS0).
When output of the independent watchdog timer reset is selected, an independent watchdog timer reset is generated if the independent watchdog timer underflows, or if data is written when refresh operation is disabled. When the internal reset time (tRESW2) has elapsed after the independent watchdog timer reset has been generated, the internal reset is canceled and the CPU starts the reset exception handling.
For details on the independent watchdog timer reset, refer to section 35, Independent Watchdog Timer (IWDTa).

6.3.6 Watchdog Timer Reset

The watchdog-timer reset is an internal reset from the watchdog timer.
Output of the independent watchdog timer reset from the independent watchdog timer can be selected by settings in the IWDT reset control register (IWDTRCR) or option function select register 0 (OFS0).
When output of the watchdog timer reset is selected, a watchdog timer reset is generated if the watchdog timer underflows, or if data is written when refresh operation is disabled. When the internal reset time (tRESW2) has elapsed after the watchdog timer reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.
For details on the watchdog timer reset, refer to section 34, Watchdog Timer (WDTA).

6.3.7 Software Reset

The software reset is an internal reset generated by the software reset circuit.
When A501h is written to SWRR, a software reset is generated. When the internal reset time (tRESW2) has elapsed after the software reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

6.3.8 Determination of Cold/Warm Start

By reading the CWSF flag in RSTSR1, the type of reset processing caused can be identified; that is, whether a power-on reset has caused the reset processing (cold start) or a reset signal input during operation has caused the reset processing (warm start).

The CWSF flag in RSTSR1 is set to 0 when a power-on reset occurs (cold start); otherwise the flag is not set to 0. The flag is set to 1 when 1 is written to it through programming; it is not set to 0 even when 0 is written.

Figure 6.3 shows an example of cold/warm start determination operation.




Figure 6.3 Example of Cold/Warm Start Determination Operation

6.3.9 Determination of Reset Generation Source

Reading RSTSR0 and RSTSR2 determines which reset was used to execute the reset exception handling.
Figure 6.4 shows an example of the flow to identify a reset generation source.




Figure 6.4 Example of Reset Generation Source Determination Flow

7. Option-Setting Memory (OFSM)

7.1 Overview

The option-setting memory (OFSM) is a collective term for the registers listed below.

- Serial programmer command control register (SPCC)
- OCD/serial programmer ID setting register (OSIS)
- Option function select register 0 (OFS0)
- Option function select register 1 (OFS1)
- Endian select register (MDE)
- TM enable flag register (TMEF)
- TM identification data register (TMINF)
- Bank select register (BANKSEL)
- Flash access window setting register (FAW)
- ROM Code Protection Register (ROMCODE)

The option-setting memory (configuration setting area) determines the state of this MCU after a reset. For the setting procedure, refer to section 7.5, Setting the Option-Setting Memory.
Figure 7.1 shows the option-setting memory.




Figure 7.1 Option-Setting Memory

7.2 Register Descriptions

7.2.1 Serial Programmer Command Control Register (SPCC)

This register is used to permit or prohibit the connection of a serial programmer.

Address(es): OFSM.SPCC FE7F 5D40h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	SPE	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b26 to b0	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b27	SPE	Serial Programmer Connection Enable	0: Connection of a serial programmer is prohibited after a reset. 1: Connection of a serial programmer is permitted after a reset.	R
b31 to b28	—	Reserved	When reading, these bits return to the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

SPE Bit (Serial Programmer Connection Enable)

This bit enables or disables the connection of a serial programmer.

7.2.2 OCD/Serial Programmer ID Setting Register (OSIS)

This register is used to store the control code or ID code for ID code protection of the OCD/serial programmer.
After the OCD/serial programmer sends a control code or ID code, it is tested for a match with the value stored in this register.
Connection to the OCD/serial programmer can proceed if the codes match and cannot proceed if they do not.

For the products without the setting of the option-setting memory, the value after a reset for ID code 1/control code to ID code 16 is FFh. The value will be set by the user.

Address	Bit 31			Bit 0
FE7F 5D50h to FE7F 5D53h	ID Code 4	ID Code 3	ID Code 2	ID Code 1/Control Code
FE7F 5D54h to FE7F 5D57h	ID Code 8	ID Code 7	ID Code 6	ID Code 5
FE7F 5D58h to FE7F 5D5Bh	ID Code 12	ID Code 11	ID Code 10	ID Code 9
FE7F 5D5Ch to FE7F 5D5Fh	ID Code 16	ID Code 15	ID Code 14	ID Code 13

ID Code 1/Control Code to ID Code 16

The control code or ID code for ID code protection of an OCD/serial programmer is stored in this register.
ID code 1 is used as a control code for connection to a serial programmer and as an ID code for connection to an OCD.
For details of the control code, refer to section 7.4, Settings of the Option-Setting Memory and Reading, Programming, and Erasure.

7.2.3 Option Function Select Register 0 (OFS0)

Address(es): OFSM.OFS0 FE7F 5D04h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	WDTRSTIRQS	WDTRPSS[1:0]		WDTRPES[1:0]		WDTCKS[3:0]				WDTTOPS[1:0]		WDTSTRT	—
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	IWDTSLCSTP	—	IWDTRSTIRQS	IWDTRPSS[1:0]		IWDTRPES[1:0]		IWDTCKS[3:0]				IWDTTOPS[1:0]		IWDTSTRT	—
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	When reading, this bit returns the value written by the user. The write value should be 1.	R
b1	IWDTSTRT	IWDT Start Mode Select	0: IWDT is automatically activated in auto-start mode after a reset 1: IWDT is halted after a reset	R
b3, b2	IWDTTOPS[1:0]	IWDT Timeout Period Select	b3 b2 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R
b7 to b4	IWDTCKS[3:0]	IWDT-Dedicated Clock Frequency Division Ratio Select	b7 b4 0 0 0 0: No division 0 0 1 0: Divide-by-16 0 0 1 1: Divide-by-32 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 0 1: Divide-by-256 Settings other than above are prohibited.	R
b9, b8	IWDTRPES[1:0]	IWDT Window End Position Select	b9 b8 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (No window end position setting)	R
b11, b10	IWDTRPSS[1:0]	IWDT Window Start Position Select	b11 b10 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (No window start position setting)	R
b12	IWDTRSTIRQS	IWDT Reset Interrupt Request Select	0: Non-maskable interrupt request or plain interrupt request is enabled 1: Reset is enabled	R
b13	—	Reserved	When reading, this bit returns the value written by the user. The write value should be 1.	R
b14	IWDTSLCSTP	IWDT Sleep Mode Count Stop Control	0: Counting stop is disabled 1: Counting stop is enabled when entering sleep, software standby, deep software standby, or all-module clock stop mode	R
b16, b15	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b17	WDTSTRT	WDT Start Mode Select	0: WDT is automatically activated in auto-start mode after a reset 1: WDT is stopped after a reset	R

Bit	Symbol	Bit Name	Description	R/W
b19, b18	WDTTOPS[1:0]	WDT Timeout Period Select	b19 b18 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R
b23 to b20	WDTCKS[3:0]	WDT Clock Frequency Division Ratio Select	b23 b20 0 0 0 1: Divide-by-4 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 1 0: Divide-by-512 0 1 1 1: Divide-by-2048 1 0 0 0: Divide-by-8192 Settings other than above are prohibited.	R
b25, b24	WDTRPES[1:0]	WDT Window End Position Select	b25 b24 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (No window end position setting)	R
b27, b26	WDTRPSS[1:0]	WDT Window Start Position Select	b27 b26 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (No window start position setting)	R
b28	WDTRSTIRQS	WDT Reset Interrupt Request Select	0: Non-maskable interrupt request or plain interrupt request is enabled 1: Reset is enabled	R
b31 to b29	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

IWDTSTRT Bit (IWDT Start Mode Select)

This bit selects the mode in which the IWDT is activated after a reset (stopped state or activated in auto-start mode). When activated in auto-start mode, the OFS0 register setting for the IWDT is effective.

IWDTTOPS[1:0] Bits (IWDT Timeout Period Select)

These bits select the timeout period, i.e. the time it takes for the down-counter to underflow, as 1024, 4096, 8192, or 16384 cycles of the frequency-divided clock set by the IWDTCKS[3:0] bits. The time (number of clock cycles for the IWDT) it takes to underflow after a refresh operation is determined by the combination of the IWDTCKS[3:0] bits and IWDTTOPS[1:0] bits.

For details, refer to section 35, Independent Watchdog Timer (IWDTa).

IWDTCKS[3:0] Bits (IWDT-Dedicated Clock Frequency Division Ratio Select)

These bits select, from 1/1, 1/16, 1/32, 1/64, 1/128, and 1/256, the division ratio of the prescaler to divide the frequency of the clock for the IWDT. Using the setting of these bits together with the IWDTTOPS[1:0] bit setting, the IWDT counting period can be set from 1024 to 4194304 clock cycles for the IWDT.

For details, refer to section 35, Independent Watchdog Timer (IWDTa).

IWDTRPES[1:0] Bits (IWDT Window End Position Select)

These bits select the position of the end of the window for the down-counter as 0%, 25%, 50%, or 75% of the value being counted by the counter. The value of the window end position must be smaller than the value of the window start position (window start position > window end position). If the value for the window end position is greater than the value for the window start position, only the value for the window start position is effective.

The counter values corresponding to the settings for the start and end positions of the window in the IWDTRPSS[1:0]

and IWDTRPES[1:0] bits vary with the setting of the IWDTTOPS[1:0] bits.
For details, refer to section 35, Independent Watchdog Timer (IWDTa).

IWDTRPSS[1:0] Bits (IWDT Window Start Position Select)

These bits select the position where the window for the down-counter starts as 25%, 50%, 75%, or 100% of the value being counted (the point at which counting starts is 100% and the point at which an underflow occurs is 0%). The interval between the positions where the window starts and ends becomes the period in which refreshing is possible, and refreshing is not possible outside this period.
For details, refer to section 35, Independent Watchdog Timer (IWDTa).

IWDTRSTIRQS Bit (IWDT Reset Interrupt Request Select)

The setting of this bit selects the operation on an underflow of the down-counter or generation of a refresh error. An independent watchdog timer reset, a non-maskable interrupt request, or an interrupt request is selectable.

IWDTSLCSTP Bit (IWDT Sleep Mode Count Stop Control)

This bit selects to stop counting when entering sleep, software standby, deep software standby, or all-module clock stop mode.
For details, refer to section 35, Independent Watchdog Timer (IWDTa).

WDTSTRT Bit (WDT Start Mode Select)

This bit selects the mode in which the WDT is activated after a reset (stopped state or activated in auto-start mode). When activated in auto-start mode, the OFS0 register setting for the WDT is effective.

WDTTOPS[1:0] Bits (WDT Timeout Period Select)

These bits select the timeout period, i.e. the time it takes for the down-counter to underflow, as 1024, 4096, 8192, or 16384 cycles of the frequency-divided clock set by the WDTCKS[3:0] bits. The time (number of PCLKB cycles) it takes to underflow after a refresh operation is determined by a combination of the WDTCKS[3:0] bits and WDTTOPS[1:0] bits.
For details, refer to section 34, Watchdog Timer (WDTA).

WDTCKS[3:0] Bits (WDT Clock Frequency Division Ratio Select)

These bits select, from 1/4, 1/64, 1/128, 1/512, 1/2048, and 1/8192, the division ratio of the prescaler to divide the frequency of PCLKB. Using the setting of these bits together with the WDTTOPS[1:0] bit setting, the WDT counting period can be set from 4096 to 134217728 PCLKB cycles.
For details, refer to section 34, Watchdog Timer (WDTA).

WDTRPES[1:0] Bits (WDT Window End Position Select)

These bits select the position of the end of the window on the down-counter as 0%, 25%, 50%, or 75% of the value being counted by the counter. The value of the window end position must be smaller than the value of the window start position (window start position > window end position). If the value for the window end position is greater than the value for the window start position, only the value for the window start position is effective.
The counter values corresponding to the settings for the start and end positions of the window in the WDTRPSS[1:0] and WDTRPES[1:0] bits vary with the setting of the WDTTOPS[1:0] bits.
For details, refer to section 34, Watchdog Timer (WDTA).

WDTRPSS[1:0] Bits (WDT Window Start Position Select)

These bits select the position where the window for the down-counter starts as 25%, 50%, 75%, or 100% of the value being counted (the point at which counting starts is 100% and the point at which an underflow occurs is 0%). The

interval between the positions where the window starts and ends becomes the period in which refreshing is possible, and refreshing is not possible outside this period.
For details, refer to section 34, Watchdog Timer (WDTA).

WDTRSTIRQS Bit (WDT Reset Interrupt Request Select)

The setting of this bit selects the operation on an underflow of the down-counter or generation of a refresh error. A watchdog timer reset, a non-maskable interrupt request, or an interrupt request is selectable.
For details, refer to section 34, Watchdog Timer (WDTA).

7.2.4 Option Function Select Register 1 (OFS1)

Address(es): OFSM.OFS1 FE7F 5D08h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	HOCOEN	—	—	—	—	—	LVDAS	VDSEL[1:0]	
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b1, b0	VDSEL[1:0]	Voltage Detection 0 Level Select	b1 b0 0 0: Reserved 0 1: Selects 2.94 V 1 0: Selects 2.87 V 1 1: Selects 2.80 V	R
b2	LVDAS	Voltage Detection 0 Circuit Start	0: Voltage monitor 0 reset is enabled after a reset 1: Voltage monitor 0 reset is disabled after a reset	R
b7 to b3	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b8	HOCOEN	HOCO Oscillation Enable	0: HOCO oscillation is enabled after a reset 1: HOCO oscillation is disabled after a reset	R
b31 to b9	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

VDSEL[1:0] Bits (Voltage Detection 0 Level Select)

These bits select the voltage detection level of the voltage detection 0 circuit.

LVDAS Bit (Voltage Detection 0 Circuit Start)

This bit selects whether the voltage monitor 0 reset is enabled or disabled after a reset.

HOCOEN Bit (HOCO Oscillation Enable)

This bit selects whether the HOCO oscillation enable bit is effective or not after a reset.

Setting the HOCOEN bit to 0 allows the HOCO oscillation to be started before the CPU starts operation, and therefore reduces the waiting time for oscillation stabilization.

Note that even if the HOCOEN bit is set to 0, the system clock source is not switched to HOCO. The system clock source is switched to HOCO only by modifying the clock source select bits (SCKCR3.CKSEL[2:0]) from the CPU.

7.2.5 Endian Select Register (MDE)

Address(es): OFSM.MDE FE7F 5D00h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	BANKMD[2:0]			—	MDE[2:0]		
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	MDE[2:0]	Endian Select	b2 b0 0 0 0: Big endian 1 1 1: Little endian Settings other than above are prohibited.	R
b3	—	Reserved	When reading, this bit returns the value written by the user. The write value should be 1.	R
b6 to b4	BANKMD[2:0]	Bank Mode Select	b6 b4 0 0 0: Dual mode 1 1 1: Linear mode Settings other than above are prohibited.	R
b31 to b7	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

This register selects the endian for the CPU and bank mode of the dual bank function of the code flash memory.

MDE[2:0] Bits (Endian Select)

These bits select little endian or big endian for the CPU.

BANKMD[2:0] Bits (Bank Mode Select)

These bits select bank mode of the dual bank function of the code flash memory. These bits cannot be rewritten while the TM function is enabled. Set the value of these bits while the TM function is disabled.

7.2.6 TM Enable Flag Register (TMEF)

Address(es): OFSM.TMEF FE7F 5D48h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	TMEFDB[2:0]			—	TMEF[2:0]			—	—	—	—	—	—	—	—
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b23 to b0	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b26 to b24	TMEF[2:0]	TM Enable	b26 b24 0 0 0: The TM function for blocks 8 and 9 in the code flash memory is enabled. 1 1 1: The TM function for blocks 8 and 9 in the code flash memory is disabled. Settings other than above are prohibited.	R
b27	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b30 to b28	TMEFDB[2:0]	Dual-Bank TM Enable	b30 b28 0 0 0: The TM function for blocks 78 and 79 in the code flash memory is enabled in dual mode. 1 1 1: The TM function for blocks 78 and 79 in the code flash memory is disabled in dual mode. Settings other than above are prohibited.	R
b31	—	Reserved	When reading, this bit returns the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

This register is used to enable the TM function in the code flash memory.
To enable the TM function, refer to section 60.15.23, Configuration Programming Command. When the TMEF[2:0] bits or TMEFDB[2:0] bits are rewritten with the TM function enabled, rewriting the bits is ignored.
To disable the TM function, refer to section 60.15.21, Configuration Clearing Command.

TMEF[2:0] Bits (TM Enable)

These bits enable or disable the TM function in the code flash memory. When enabling the TMEF[2:0] bits (000b) in dual mode, also enable the TMEFDB[2:0] (000b).

TMEFDB[2:0] Bits (Dual-Bank TM Enable)

These bits enable or disable the TM function of the code flash memory in dual mode. Set these bits to disable dual mode (111b) if linear mode is to be used.
When enabling the TMEFDB[2:0] bits, also enable the TMEF[2:0] bits.
When the TMEF[2:0] bits are 111b (with the TM function disabled), this setting is disabled.

7.2.7 TM Identification Data Register (TMINF)

Address(es): OFSM.TMINF FE7F 5D10h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	The value set by the user*1															

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

The user can store any desired 32-bit value in this register.

This register is used to store codes that identify the program stored in the TM-target area.

When the TMINF register is rewritten by serial programming while the TM function is enabled, rewriting this register is ignored. To erase the contents of the TMINF register, refer to section 60.15.21, Configuration Clearing Command.

7.2.8 Bank Select Register (BANKSEL)

Address(es): OFSM.BANKSEL FE7F 5D20h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	BANKSWP[2:0]		
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	BANKSWP[2:0]	Startup Bank Switch	b2 b0 0 0 0: These bits specify the address range of bank 1 from FFE0 0000h to FFFF FFFFh and bank 0 from FFC0 0000h to FFDF FFFFh. 1 1 1: These bits specify the address range of bank 1 from FFC0 0000h to FFDF FFFFh and bank 0 from FFE0 0000h to FFFF FFFFh. Settings other than above are prohibited.	R
b31 to b3	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

This register selects the startup bank of the program when the code flash memory is in dual mode.

BANKSWP[2:0] Bits (Startup Bank Switch)

These bits select the address range of the bank 0 and bank 1 of the code flash memory when the code flash memory is in dual mode.

Selecting the addresses of bank 0 and bank 1 selects the program to be started up.

The setting of these bits in linear mode is invalid.

For details of the startup bank selection, refer to section 60.10.5.2, Selecting the Startup Bank.

7.2.9 Flash Access Window Setting Register (FAW)

Address(es): OFSM.FAW FE7F 5D64h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	BTFLG	—	—	—	FAWE[11:0]											
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FSPR	—	—	—	FAWS[11:0]											
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b11 to b0	FAWS[11:0]	Flash Access Window Start Address	Flash access window start address	R
b14 to b12	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b15	FSPR	Access Window Protection	0: With protection 1: Without protection	R
b27 to b16	FAWE[11:0]	Flash Access Window End Address	Flash access window end address	R
b30 to b28	—	Reserved	When reading, these bits return the value written by the user. The write value should be 1.	R
b31	BTFLG	Start-up Area Select	0: FFFF C000h to FFFF DFFFh are used as the start-up area 1: FFFF E000h to FFFF FFFFh are used as the start-up area	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

This register is used to set the write protection bit and start-up area select bit for setting the flash access window start address, flash access window end address, and access window.

FAWS[11:0] Bits (Flash Access Window Start Address)

These bits are used to set the access window start address.
The access window can be set in block units.
Set the FAWS[10:0] bits to b23 to b13 of the access window start address. Set the FAWS[11] bit to 0.

FSPR Bit (Access Window Protection)

Setting the FSPR bit protects the following operations.

- Setting the areas including the FAW register by using the configuration setting command of the FACI commands.
- Setting the areas including the FAW register by using the configuration program command in boot mode
- Erasing the option setting memory by using the configuration clearing command in boot mode
- Changing the setting of the start-up area protection by using the FSUACR register.
- Erasing the all data in the flash memory when results of judgment did not match 3 times in a row while the control code is set to 45h in boot mode.

Once 0 is written to this bit, the bit can never be restored to 1.
Therefore, the access window and the start-up area protection never be set again or the TM function never be disabled once it has been enabled.
Exercise extra caution when handling the FSPR bit.

FAWE[11:0] Bits (Flash Access Window End Address)


These bits are used to set the access window end address.
The access window can be set in block units.
Set the FAWE[10:0] bits to b23 to b13 of the access window end address. Set the FAWE[11] bit to 0. However, if the access window end address is 0000 0000h, set the FAWE[11:0] bits to 800h.

BTFLG Bit (Start-up Area Select)

This bit is used to set whether the start-up area is switched by using the start-up program protection. In dual mode (the MDE.BANKMD[2:0] bits are 000b), write 1 to this bit.
For details, refer to section 60.10.3, Start-Up Program Protection.

7.2.10 ROM Code Protection Register (ROMCODE)

Address(es): OFSM.ROMCODE FE7F 5D70h



Bit	Symbol	Bit Name	Description	R/W
b31 to b0	CODE[31:0]	ROM Code	0000 0000h: ROM code protection enabled (ROM code protection 1) 0000 0001h: ROM code protection enabled (ROM code protection 2) Other than above: ROM code protection disabled	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

This register is used to disable reading, programming, and erasure of the flash memory by a parallel programmer being used for off-board programming.

The ROM code in flash memory is a 32-bit code.

Table 7.1 shows the specifications for ROM code protection.

For release from ROM code protection, write FFFF FFFFh (code protection is disabled) to the ROM code by using the configuration setting command of the self-programming, or by using the configuration setting command of the boot mode, or erase the ROM code by using the configuration clearing command. The user can store any desired 32-bit value in the register.

Table 7.1 Specifications for ROM Code Protection

ROM Code	State of Protection	Operations at the Time of Connection with the Parallel Programmer
0000 0000h	ROM code protection enabled (ROM code protection 1)	Reading, programming, and erasure of the code flash memory is prohibited.
0000 0001h	ROM code protection enabled (ROM code protection 2)	Reading from the code flash memory is prohibited.
Other than above	ROM code protection disabled	Reading, programming, and erasure of the code flash memory is permitted.

7.3 Programming and Erasure of the Option-Setting Memory in Individual Operating Modes

Table 7.2 shows programming and erasure of the option-setting memory in the individual operating modes.

Table 7.2 Programming and Erasure of the Option-Setting Memory in Individual Operating Modes

Option-Setting Memory	ROMCODE Setting Value	Boot Mode (SCI Interface, USB Interface, FINE Interface)		Self-Programming		Parallel Programmer	
		Programming	Erasure	Programming	Erasure	Programming	Erasure
ROM code protection register (ROMCODE)	0000 0000h	✓*2	✓*2	✓*3	×	×	×
	0000 0001h	✓*2	✓*2	✓*3	×	×*6	✓*4, *5
	Other than above	✓*2	✓*2	✓*3	×	✓*4	✓*4
Option setting memory other than above*1	0000 0000h	✓*2	✓*2	✓*3	×	×	×
	0000 0001h	✓*2	✓*2	✓*3	×	✓*4	✓*4, *5
	Other than above	✓*2	✓*2	✓*3	×	✓*4	✓*4

✓: Possible

×: Not possible

Note 1. The option-setting memory other than the ROM code protection register includes the following registers.
- Serial programmer command control register (SPCC)
- OCD/serial programmer ID setting register (OSIS)
- Endian select register (MDE)
- Option function select register 0 (OFS0)
- Option function select register 1 (OFS1)
- TM enable flag register (TMEF)
- TM identification data register (TMINF)
- Bank select register (BANKSEL)
- Flash access window setting register (FAW)

Note 2. The commands for boot mode (for the SCI, USB, and FINE interfaces) are used for programming or erasure. For details, refer to section 60.11, Boot Mode.

Note 3. The configuration setting command is used for programming.For how to use the configuration setting command, refer to section 60.8.3.14, Configuration Set Command.

Note 4. The parallel programmer is used for programming and erasure. For details, refer to the manual of the parallel programmer you are using.

Note 5. It is erasable when the code flash memory is blank.

Note 6. The ROM code cannot be programmed when the ROM code protection is set.

7.4 Settings of the Option-Setting Memory and Reading, Programming, and Erasure

Table 7.3 shows the settings of the option-setting memory and reading, programming, and erasure when the MCU is connected to a serial programmer.
Table 7.4 shows the settings of the option-setting memory and judgment on ID codes when the MCU is connected to an OCD.

Table 7.3 Settings of the Option-Setting Memory and Reading, Programming, and Erasure When the MCU is Connected to a Serial Programmer

No.	SPCC. SPE	OSIS (Control Code)	OSIS (ID Code 2 to 16)	Connection to a Serial Programmer	Reading, Programming and Erasure after the Connection to a Serial Programmer
1	0	Any value	Any value	Connection prohibited	—
2	1	45h	Any value	Control codes or ID codes matched: Transition to the command waiting phase Control codes or ID codes unmatched: Transition to the state of waiting for a serial programming ID code check command again. However, when results of judgment do not match 3 times in a row, the all data in the flash memory will be erased*1	Reading permitted, programming permitted, erasure permitted
3	1	Other than 45h	Any value	ID codes matched: Transition to the command waiting phase ID codes unmatched: Transition to the state of waiting for a serial programming ID code check command again.	Reading permitted, programming permitted, erasure permitted

Note 1. When the FAW.FSPR bit is 0, the blocks in those areas are not erased.

Table 7.4 Settings of the Option-Setting Memory and Judgment on ID Codes When the MCU is Connected to an OCD

No.	SPCC. SPE	OSIS (ID Code 1)	OSIS (ID Code 2 to 16)	Connection to an OCD
1	—	Any value	Any value	ID codes matched: Connection to an OCD is permitted ID codes unmatched: Waiting for input of ID code

7.5 Setting the Option-Setting Memory

7.5.1 Allocation of Data in the Option-Setting Memory

Data for programming in the option-setting memory should be allocated to the addresses shown in Figure 7.1. The allocation of data is for use by tools such as a flash programming software or an on-chip debugger.

Note: Programming formats vary depending on the compiler. Refer to the compiler manual for details.

- Configuration setting area

An example of source code for setting the option-setting memory (configuration setting area) is shown below.

Setting F7FFFFFFh in the serial programmer command control register (SPCC)
.ORG 0FE7F5D40H
.LWORD 0F7FFFFFFH

Setting the following ID codes in the OCD/serial programmer ID setting register (OSIS)
ID code 1/control code = FFh, ID code 2 = 02h, ID code 3 = 03h, ID code 4 = 04h,
ID code 5 = 05h, ID code 6 = 06h, ID code 7 = 07h, ID code 8 = 08h,
ID code 9 = 09h, ID code 10 = 0Ah, ID code 11 = 0Bh, ID code 12 = 0Ch,
ID code 13 = 0Dh, ID code 14 = 0Eh, ID code 15 = 0Fh, ID16 = 10h
.ORG 0FE7F5D50H
.LWORD 0040302FFH, 008070605H, 00C0B0A09H, 0100F0E0DH

Setting EF67BA5Dh in the option function select register 0 (OFS0)
.ORG 0FE7F5D04H
.LWORD 0EF67BA5DH

Setting FFFFFEFAh in the option function select register 1 (OFS1)
.ORG 0FE7F5D08H
.LWORD 0FFFFFEFAH

Setting FFFFFFF8h in the endian select register (MDE)
.ORG 0FE7F5D00H
.LWORD 0FFFFFFF8H

Setting F5A5725Ah in the flash access window setting register (FAW)
.ORG 0FE7F5D64H
.LWORD 0F5A5725AH

7.5.2 Setting Data for Programming the Option-Setting Memory

Simply allocating data according to the procedure described in section 7.5.1, Allocation of Data in the Option-Setting Memory, does not actually write the data to the option-setting memory; either of the actions described below is also required.

(1) Programming the Option-Setting Memory by Self-Programming

The configuration setting command can be used to write data to the option-setting memory (configuration setting area). For details of the configuration setting command, refer to section 60.8.3.14, Configuration Set Command.

(2) Debugging through an OCD or Programming by a Flash Memory Programmer (Serial/Parallel)

Since the procedure will depend on the tool you are using, refer to the manual for the tool. There are two programming procedures:

- Read the data allocated as described in section 7.5.1, Allocation of Data in the Option-Setting Memory, from an object file or Motorola S-format file generated by the compiler, and write the data to the MCU.
- Use the tool's GUI to program the same data as in the allocation of values in section 7.5.1, Allocation of Data in the Option-Setting Memory.

A flash memory programmer may require separate Motorola S-format files, one for each of the code flash memory and option-setting memory (configuration setting area).
Figure 7.2 shows an example of setting the option-setting memory by using a Motorola S-format file for each area.




Figure 7.2 Example for Programming the Option-Setting Memory

(a) Use the RX Family C/C++ compiler package to produce separate Motorola S-format files for the code flash memory and option-setting memory (configuration setting area).
(b) Read the output Motorola S-format files with the parallel programmer.
(c) The parallel programmer transmits the data it has read to the MCU, and then writes the data to each of the code flash memory and option-setting memory (configuration setting area).

For output of the separate Motorola S-format files by the RX Family C/C++ compiler package, use the linker output option. For details, refer to the RX Family C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual.

7.6 Usage Note

7.6.1 Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Memory

When reserved areas and reserved bits in the option-setting memory are within the scope of programming, write 1 as the value for all bits of reserved areas and all reserved bits. Normal operation cannot be guaranteed if 0 is written to such bits.

8. Voltage Detection Circuit (LVDA)

The voltage detection circuit (LVDA) monitors the voltage level input to the VCC pin using a program.

8.1 Overview

For voltage detection 0, the detection voltage is selectable from among three different levels and the reset from voltage monitoring 0 can be enabled or disabled after a reset by using the option function select register 1 (OFS1).
For voltage detection 1 and voltage detection 2, the detection voltage is selectable from among three different levels by using the voltage detection level select register (LVDLVLR).
The reset from voltage monitoring 0, reset/interrupt from voltage monitoring 1, and reset/interrupt from voltage monitoring 2 can be used.

Table 8.1 lists the specifications of the voltage detection circuit. Figure 8.1 is a block diagram of the voltage detection circuit. Figure 8.2 is a block diagram of the voltage monitoring 1 interrupt/reset circuit. Figure 8.3 is a block diagram of the voltage monitoring 2 interrupt/reset circuit.

Table 8.1 Voltage Detection Circuit Specifications

Item		Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2
VCC monitoring	Monitored voltage	Vdet0	Vdet1	Vdet2
	Detected event	Voltage drops past Vdet0	Voltage rises or drops past Vdet1	Voltage rises or drops past Vdet2
	Detection voltage	Selectable from among three different levels by using OFS1.VDSEL[1:0] bits	Selectable from among three different levels by using LVDLVLR.LVD1LVL[3:0] bits	Selectable from among three different levels by using LVDLVLR.LVD2LVL[3:0] bits
	Monitoring flag	None	LVD1SR.LVD1MON flag: Monitors whether voltage is higher or lower than Vdet1	LVD2SR.LVD2MON flag: Monitors whether voltage is higher or lower than Vdet2
			LVD1SR.LVD1DET flag: Vdet1 passage detection	LVD2SR.LVD2DET flag: Vdet2 passage detection
Process upon voltage detection	Reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset
		Reset when Vdet0 > VCC CPU restart after specified time with VCC > Vdet0	Reset when Vdet1 > VCC CPU restart timing selectable: after specified time with VCC > Vdet1 or Vdet1 > VCC	Reset when Vdet2 > VCC CPU restart timing selectable: after specified time with VCC > Vdet2 or Vdet2 > VCC
	Interrupt	No interrupt	Voltage monitoring 1 interrupt	Voltage monitoring 2 interrupt
			Non-maskable interrupt or maskable interrupt selectable	Non-maskable interrupt or maskable interrupt selectable
			Interrupt request issued when Vdet1 > VCC and VCC > Vdet1 or either	Interrupt request issued when Vdet2 > VCC and VCC > Vdet2 or either
Digital filter	Enable/ Disable switching	Digital filter function not available	Available	Available
	Sampling time	—	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)	1/n LOCO frequency × 2 (n: 2, 4, 8, 16)
Event linking		None	Available Output of event signals on detection of Vdet crossings	Available Output of event signals on detection of Vdet crossings




Figure 8.1 Block Diagram of Voltage Detection Circuit




Figure 8.2 Block Diagram of Voltage Monitoring 1 Interrupt/Reset Circuit




Figure 8.3 Block Diagram of Voltage Monitoring 2 Interrupt/Reset Circuit

8.2 Register Descriptions

8.2.1 Voltage Monitoring 1 Circuit Control Register 1 (LVD1CR1)

Address(es): 0008 00E0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	LVD1IRQSEL	LVD1IDTSEL[1:0]	
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	LVD1IDTSEL[1:0]	Voltage Monitoring 1 Interrupt Generation Condition Select	b1 b0 0 0: When VCC ≥ Vdet1 (rise) is detected 0 1: When VCC < Vdet1 (drop) is detected 1 0: When drop and rise are detected 1 1: Settings prohibited	R/W
b2	LVD1IRQSEL	Voltage Monitoring 1 Interrupt Type Select	0: Non-maskable interrupt 1: Maskable interrupt*1	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When enabling maskable interrupts, do not change the value of the NMIER.LVD1EN bit on the ICU side from the reset state.

8.2.2 Voltage Monitoring 1 Circuit Status Register (LVD1SR)

Address(es): 0008 00E1h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	LVD1MON	LVD1DET
Value after reset:	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	LVD1DET	Voltage Monitoring 1 Voltage Change Detection Flag	0: Not detected 1: Vdet1 passage detection	R(/W) *1
b1	LVD1MON	Voltage Monitoring 1 Signal Monitor Flag	0: VCC < Vdet1 1: VCC ≥ Vdet1 or LVD1MON is disabled	R
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0.

LVD1DET Flag (Voltage Monitoring 1 Voltage Change Detection Flag)

The LVD1DET flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.LVD1CMPE bit is 1 (voltage monitoring 1 circuit comparison result output enabled).

The LVD1DET flag should be set to 0 after LVD1CR0.LVD1RIE is set to 0 (disabled). LVD1CR0.LVD1RIE can be set to 1 (enabled) after a period of two or more cycles of PCLKB has elapsed.

Depending on the number of cycles of PCLKB defined for access to read an I/O register, two or more cycles than PCLKB may have to be secured as waiting time.

LVD1MON Flag (Voltage Monitoring 1 Signal Monitor Flag)

The LVD1MON flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.LVD1CMPE bit is 1 (voltage monitoring 1 circuit comparison result output enabled).

8.2.3 Voltage Monitoring 2 Circuit Control Register 1 (LVD2CR1)

Address(es): 0008 00E2h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	LVD2IRQSEL	LVD2IDTSEL [1:0]	
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	LVD2IDTSEL [1:0]	Voltage Monitoring 2 Interrupt Generation Condition Select	b1 b0 0 0: When VCC ≥ Vdet2 (rise) is detected 0 1: When VCC < Vdet2 (drop) is detected 1 0: When drop and rise are detected 1 1: Settings prohibited	R/W
b2	LVD2IRQSEL	Voltage Monitoring 2 Interrupt Type Select	0: Non-maskable interrupt 1: Maskable interrupt*1	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When enabling maskable interrupts, do not change the value of the NMIER.LVD2EN bit on the ICU side from the reset state.

8.2.4 Voltage Monitoring 2 Circuit Status Register (LVD2SR)

Address(es): 0008 00E3h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	LVD2MON	LVD2DET
Value after reset:	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	LVD2DET	Voltage Monitoring 2 Voltage Change Detection Flag	0: Not detected 1: Vdet2 passage detection	R(/W) *1
b1	LVD2MON	Voltage Monitoring 2 Signal Monitor Flag	0: VCC < Vdet2 1: VCC ≥ Vdet2 or LVD2MON is disabled	R
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0.

LVD2DET Flag (Voltage Monitoring 2 Voltage Change Detection Flag)

The LVD2DET flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.LVD2CMPE bit is 1 (voltage monitoring 2 circuit comparison result output enabled).

The LVD2DET flag should be set to 0 after LVD2CR0.LVD2RIE bit is set to 0 (disabled). LVD2CR0.LVD2RIE bit can be set to 1 (enabled) after a period of two or more cycles of PCLKB has elapsed.

Depending on the number of cycles of PCLKB defined for access to read an I/O register, two or more cycles of PCLKB may have to be secured as waiting time.

LVD2MON Flag (Voltage Monitoring 2 Signal Monitor Flag)

The LVD2MON flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.LVD2CMPE bit is 1 (voltage monitoring 2 circuit comparison result output enabled).

8.2.5 Voltage Monitoring Circuit Control Register (LVCMPCR)

Address(es): 0008 C297h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	LVD2E	LVD1E	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	LVD1E	Voltage Detection 1 Enable*1	0: Voltage detection 1 circuit disabled 1: Voltage detection 1 circuit enabled	R/W
b6	LVD2E	Voltage Detection 2 Enable*2	0: Voltage detection 2 circuit disabled 1: Voltage detection 2 circuit enabled	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. The voltage of VCC = AVCC0 = AVCC1 when LVD1 is enabled must be set to at least 80 mV above the maximum value of the voltage detection 1 level selected by the LVDLVLR.LVD1LVL[3:0] bits.
Note 2. The voltage of VCC = AVCC0 = AVCC1 when LVD2 is enabled must be set to at least 80 mV above the maximum value of the voltage detection 2 level selected by the LVDLVLR.LVD2LVL[3:0] bits.

LVD1E Bit (Voltage Detection 1 Enable)

When using voltage detection 1 interrupt/reset or the LVD1SR.LVD1MON bit, set the LVD1E bit to 1. The voltage detection 1 circuit starts once td(E-A) passes after the LVD1E bit value is changed from 0 to 1. When using the voltage detection 1 circuit in deep software standby mode, do not set the DPSBYCR.DEEPCUT[1:0] bits to 11b.

LVD2E Bit (Voltage Detection 2 Enable)

When using voltage detection 2 interrupt/reset or the LVD2SR.LVD2MON bit, set the LVD2E bit to 1. The voltage detection 2 circuit starts once td(E-A) passes after the LVD2E bit value is changed from 0 to 1. When using the voltage detection 2 circuit in deep software standby mode, do not set the DPSBYCR.DEEPCUT[1:0] bits to 11b.

8.2.6 Voltage Detection Level Select Register (LVDLVLR)

Address(es): 0008 C298h

	b7	b6	b5	b4	b3	b2	b1	b0
	LVD2LVL[3:0]				LVD1LVL[3:0]			
Value after reset:	1	0	1	1	1	0	1	1

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	LVD1LVL[3:0]	Voltage Detection 1 Level Select (Standard voltage during drop in voltage)	b3 b0 1 0 0 1: 2.99 V (Vdet1_1) 1 0 1 0: 2.92 V (Vdet1_2) 1 0 1 1: 2.85 V (Vdet1_3) Settings other than above are prohibited.	R/W
b7 to b4	LVD2LVL[3:0]	Voltage Detection 2 Level Select (Standard voltage during drop in voltage)	b7 b4 1 0 0 1: 2.99 V (Vdet2_1) 1 0 1 0: 2.92 V (Vdet2_2) 1 0 1 1: 2.85 V (Vdet2_3) Settings other than above are prohibited.	R/W

The contents of the LVDLVLR register can only be changed if the LVCMPCR.LVD1E and LVCMPCR.LVD2E bits (voltage detection n circuit disable; n = 1, 2) are both 0. The voltage detection circuits 1 and 2 should not be set at the same voltage detection level.

8.2.7 Voltage Monitoring 1 Circuit Control Register 0 (LVD1CR0)

Address(es): 0008 C29Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	LVD1RN	LVD1RI	LVD1FSAMP[1:0]		—	LVD1CMPE	LVD1DFDIS	LVD1RIE
Value after reset:	1	0	0	0	x	0	1	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	LVD1RIE	Voltage Monitoring 1 Interrupt/Reset Enable	0: Disabled 1: Enabled	R/W
b1	LVD1DFDIS	Voltage Monitoring 1 Digital Filter Disable Mode Select	0: Digital filter enabled 1: Digital filter disabled	R/W
b2	LVD1CMPE	Voltage Monitoring 1 Circuit Comparison Result Output Enable	0: Voltage monitoring 1 circuit comparison result output disabled. 1: Voltage monitoring 1 circuit comparison result output enabled.	R/W
b3	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b5, b4	LVD1FSAMP[1:0]	Sampling Clock Select	b5 b4 0 0: 1/2 LOCO frequency 0 1: 1/4 LOCO frequency 1 0: 1/8 LOCO frequency 1 1: 1/16 LOCO frequency	R/W
b6	LVD1RI	Voltage Monitoring 1 Circuit Mode Select	0: Voltage monitoring 1 interrupt during Vdet1 passage 1: Voltage monitoring 1 reset enabled when the voltage falls to and below Vdet1	R/W
b7	LVD1RN	Voltage Monitoring 1 Reset Negate Select	0: Negation follows a stabilization time (tLVD1) after VCC > Vdet1 is detected. 1: Negation follows a stabilization time (tLVD1) after assertion of the LVD1 reset.	R/W

LVD1RIE Bit (Voltage Monitoring 1 Interrupt/Reset Enable)

Ensure that neither a voltage monitoring 1 reset nor a voltage monitoring 1 interrupt is generated during programming or erasure of the flash memory.

LVD1DFDIS Bit (Voltage Monitoring 1 Digital Filter Disable Mode Select)

Set the LOCOCR.LCSTP bit to 0 (the LOCO operates) if the LVD1DFDIS bit is 0 (enabling the digital filter circuit). Set the LVD1DFDIS bit to 1 (digital filter circuit disabled) when using voltage monitoring 1 circuit in software standby mode or deep software standby mode.

LVD1FSAMP [1:0] Bits (Sampling Clock Select)

The LVD1FSAMP[1:0] bits can be modified only when the LVD1DFDIS bit is 1 (digital filter circuit disabled). The LVD1FSAMP[1:0] bits should not be modified when the LVD1DFDIS bit is 0 (digital filter circuit enabled).

LVD1RI Bit (Voltage Monitoring 1 Circuit Mode Select)

When the LVD1RI bit is 1 (voltage monitoring 1 reset selected) or when the LVD2CR0.LVD2RI bit is 1 (voltage monitoring 2 reset selected), a transition to deep software standby mode cannot be made, instead a transition to software standby mode is made. To enter deep software standby mode, set the LVD1RI bit to 0 (voltage monitoring 1 interrupt selected) and the LVD2CR0.LVD2RI bit to 0 (voltage monitoring 2 interrupt selected).

LVD1RN Bit (Voltage Monitoring 1 Reset Negate Select)

If the LVD1RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal), set the LOCOCR.LCSTP bit to 0 (the LOCO operates). Furthermore, if a transition to software standby or deep software standby is to be made, the only possible value for the LVD1RN bit is 0 (negation follows a stabilization time after VCC > Vdet1 is detected). Do not set the LVD1RN bit to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal) when this is the case.

8.2.8 Voltage Monitoring 2 Circuit Control Register 0 (LVD2CR0)

Address(es): 0008 C29Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	LVD2RN	LVD2RI	LVD2FSAMP[1:0]		—	LVD2CMPE	LVD2DFDIS	LVD2RIE
Value after reset:	1	0	0	0	x	0	1	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	LVD2RIE	Voltage Monitoring 2 Interrupt/Reset Enable	0: Disabled 1: Enabled	R/W
b1	LVD2DFDIS	Voltage Monitoring 2 Digital Filter Disable Mode Select	0: Digital filter enabled 1: Digital filter disabled	R/W
b2	LVD2CMPE	Voltage Monitoring 2 Circuit Comparison Result Output Enable	0: Voltage monitoring 2 circuit comparison result output disabled. 1: Voltage monitoring 2 circuit comparison result output enabled.	R/W
b3	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b5, b4	LVD2FSAMP[1:0]	Sampling Clock Select	b5 b4 0 0: 1/2 LOCO frequency 0 1: 1/4 LOCO frequency 1 0: 1/8 LOCO frequency 1 1: 1/16 LOCO frequency	R/W
b6	LVD2RI	Voltage Monitoring 2 Circuit Mode Select	0: Voltage monitoring 2 interrupt during Vdet2 passage 1: Voltage monitoring 2 reset enabled when the voltage falls to and below Vdet2	R/W
b7	LVD2RN	Voltage Monitoring 2 Reset Negate Select	0: Negation follows a stabilization time (tLVD2) after VCC > Vdet2 is detected. 1: Negation follows a stabilization time (tLVD2) after assertion of the LVD2 reset.	R/W

LVD2RIE Bit (Voltage Monitoring 2 Interrupt/Reset Enable)

Ensure that neither a voltage monitoring 2 reset nor a voltage monitoring 2 interrupt is generated during programming or erasure of the flash memory.

LVD2DFDIS Bit (Voltage Monitoring 2 Digital Filter Disable Mode Select)

Set the LOCOCR.LCSTP bit to 0 (the LOCO operates) if the LVD1DFDIS bit is 0 (enabling the digital filter circuit). Set the LVD2DFDIS bit to 1 (digital filter circuit disabled) when using voltage monitoring 2 circuit in software standby mode or deep software standby mode.

LVD2FSAMP[1:0] Bits (Sampling Clock Select)

The LVD2FSAMP[1:0] bits can be modified only when the LVD2DFDIS bit is 1 (digital filter circuit disabled). The LVD2FSAMP[1:0] bits should not be modified when the LVD2DFDIS bit is 0 (digital filter circuit enabled).

LVD2RI Bit (Voltage Monitoring 2 Circuit Mode Select)

When the LVD2RI it is 1 (voltage monitoring 2 reset selected) or when the LVD1CR0.LVD1RI bit is 1 (voltage monitoring 1 reset selected), a transition to deep software standby mode cannot be made, instead a transition to software standby mode is made. To enter to deep software standby mode, set the LVD2RI bit to 0 (voltage monitoring 2 interrupt selected) and the LVD1CR0.LVD1RI bit to 0 (voltage monitoring 1 interrupt selected).

LVD2RN Bit (Voltage Monitoring 2 Reset Negate Select)

If the LVD2RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal), set the LOCOCR.LCSTP bit to 0 (the LOCO operates). Furthermore, if a transition to software standby or deep software standby is to be made, the only possible value for the LVD2RN bit is 0 (negation follows a stabilization time after VCC > Vdet2 is detected). Do not set the LVD2RN bit to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal) when this is the case.

8.3 VCC Input Voltage Monitor

8.3.1 Monitoring Vdet0

Monitoring Vdet0 is not possible.

8.3.2 Monitoring Vdet1

Table 8.2 lists the procedures for setting up monitoring against Vdet1. After the settings are completed, results of comparison by voltage monitoring 1 can be monitored by using the LVD1SR.LVD1MON flag.

Table 8.2 Procedures for Setting up Monitoring against Vdet1

Step		Monitoring the Results of Comparison by Voltage Monitoring 1
Setting the voltage detection 1 circuit	1	Select the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.
	2	Set LVCMPCR.LVD1E = 1 (enabling the voltage detection 1 circuit).
	3	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).*1
Setting the digital filter *2	4	Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits.
	5	Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter).
	6	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
Enabling output	7	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).

Note 1. Steps 4 to 6 can be performed during the waiting time of step 3. For details of td(E-A), refer to section 61, Electrical Characteristics.
Note 2. Steps 4 to 6 are not required if the digital filter is not in use.

8.3.3 Monitoring Vdet2

Table 8.3 lists the procedures for setting up monitoring against Vdet2. After the settings are completed, results of comparison by voltage monitoring 2 can be monitored by using the LVD2SR.LVD2MON flag.

Table 8.3 Procedures for Setting up Monitoring against Vdet2


Step		Monitoring the Results of Comparison by Voltage Monitoring 2
Setting the voltage detection 2 circuit	1	Select the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.
	2	Set LVCMPCR.LVD2E = 1 (enabling the voltage detection 2 circuit).
	3	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).*1
Setting the digital filter *2	4	Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits.
	5	Set LVD2CR0.LVD2DFDIS = 0 (enabling the digital filter).
	6	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).
Enabling output	7	Set LVD2CR0.LVD2CMPE = 1 (enabling output of the results of comparison by voltage monitoring 2).

Note 1. Steps 4 to 6 can be performed during the waiting time of step 3. For details of td(E-A), refer to section 61, Electrical Characteristics.
Note 2. Steps 4 to 6 are not required if the digital filter is not in use.

8.4 Reset from Voltage Monitor 0

When using the reset from voltage monitor 0, clear the OFS1.LVDAS bit to 0 (enabling the voltage monitor 0 reset after a reset).

Figure 8.4 shows an example of operations for a voltage monitoring 0 reset.



Note: For details of the electrical characteristics, refer to section 61, Electrical Characteristics.
Note 1. VPOR indicates the detection level for a power-on reset and Vdet0 indicates the detection level for a voltage monitor 0 reset.
Note 2. tPOR indicates the period of a power-on reset and tLVD0 indicates the period of a voltage monitor 0 reset.
Note 3. At the time the power-supply voltage rises, VCC must rise to at least the minimum guaranteed voltage before release from the POR reset state.

Figure 8.4 Example of Voltage Monitoring 0 Reset Operation

8.5 Interrupt and Reset from Voltage Monitor 1

An interrupt or reset can be generated in response to the results of comparison by the voltage detection 1 circuit. Table 8.4 lists the procedures for setting bits related to the voltage monitor 1 interrupt and voltage monitor 1 reset so that voltage monitoring operates. Table 8.5 lists the procedure for setting bits related to the voltage monitor 1 interrupt and voltage monitor 1 reset so that voltage monitoring stops. Figure 8.5 shows an example of operations for a voltage monitor 1 interrupt. For the operation of the voltage monitor 1 reset, refer to Figure 6.2 in section 6, Resets. Furthermore, if you intend to use the voltage monitoring 1 circuit in software standby or deep software standby mode, make settings for the voltage monitoring 1 circuit according to the following procedures.

(1) Setting in software standby mode

- Disable the digital filter (LVD1DFDIS = 1).
- After VCC > Vdet1 is detected, negate the voltage monitoring 1 reset signal (LVD1RN = 0) following a stabilization time.

(2) Settings in deep software standby mode

- Disable the digital filter (LVD1DFDIS = 1).
- Enable voltage monitoring 1 interrupts (LVD1RI = 0). If the voltage monitoring 1 reset is enabled (LVD1RI = 1), a transition to deep software standby mode will not be possible, and the transition will be to software standby mode instead.
- When the DPSBYCR.DEEPCUT[1:0] bits are 11b, the voltage monitoring 1 circuit is stopped. If you intend to use the voltage monitoring 1 circuit in deep software standby mode, set the DPSBYCR.DEEPCUT[1:0] bits to a value other than 11b.

Table 8.4 Procedures for Setting Bits Related to the Voltage Monitoring 1 Interrupt and Voltage Monitoring 1 Reset so that Voltage Monitoring Operates

Step		Voltage Monitoring 1 Interrupt (Voltage Monitoring 1 ELC Event Output)	Voltage Monitoring 1 Reset
Setting the voltage detection 1 circuit	1	Select the detection voltage by setting the LVDLVLR.LVD1LVL[3:0] bits.	
	2	Set LVCMPCR.LVD1E = 1 (enabling the voltage detection 1 circuit).*4	
	3	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).*1	
Setting the digital filter *2	4	Select the sampling clock for the digital filter by setting the LVD1CR0.LVD1FSAMP[1:0] bits.	
	5	Set LVD1CR0.LVD1DFDIS = 0 (enabling the digital filter).	
	6	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).	
Setting the voltage monitoring 1 interrupt or reset	7	Set LVD1CR0.LVD1RI = 0 (selecting the voltage monitoring 1 interrupt).	• Set LVD1CR0.LVD1RI = 1 (selecting the voltage monitoring 1 reset). • Select the type of the reset negation by setting the LVD1CR0.LVD1RN bit.
	8	• Select the timing of interrupt requests by setting the LVD1CR1.LVD1IDTSEL[1:0] bits. • Select the type of interrupt by setting the LVD1CR1.LVD1IRQSEL bit.	—
Enabling output	9	Set LVD1SR.LVD1DET = 0.	
	10	Set LVD1CR0.LVD1RIE = 1 (enabling the voltage monitoring 1 interrupt or reset).*3	
	11	Set LVD1CR0.LVD1CMPE = 1 (enabling output of the results of comparison by voltage monitoring 1).	

Note 1. Steps 4 to 10 can be performed during the waiting time of step 3. For details of td(E-A), refer to section 61, Electrical Characteristics.
Note 2. Steps 4 to 6 are not required if the digital filter is not in use.
Note 3. Step 10 is not required if only the ELC event signal is to be output.
Note 4. The voltage of VCC = AVCC0 = AVCC1 when LVD1 is enabled must be set to at least 80 mV above the maximum value of the voltage detection 1 level selected by the LVDLVLR.LVD1LVL[3:0] bits.

Table 8.5 Procedures for Setting Bits Related to the Voltage Monitoring 1 Interrupt and Voltage Monitoring 1 Reset so that Voltage Monitoring Stops

Step		Voltage Monitoring 1 Interrupt (Voltage Monitoring 1 ELC Event Output), Voltage Monitoring 1 Reset
Settings to stop enabling of output	1	Set LVD1CR0.LVD1CMPE = 0 (disabling output of the results of comparison by voltage monitoring 1).
	2	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).*1
	3	Set LVD1CR0.LVD1RIE = 0 (disabling the voltage monitoring 1 interrupt or reset).*2
Stopping the digital filter	4	Set LVD1CR0.LVD1DFDIS = 1 (disabling the digital filter).*1, *3
Stopping the voltage detection 1 circuit	5	Set LVCMPCR.LVD1E = 0 (disabling the voltage detection 1 circuit).

Note 1. Steps 2 and 4 are not required if the digital filter is not in use.
Note 2. Step 3 is not required if only the ELC event signal is to be output.
Note 3. To disable the digital filter from its enabled state and then re-enable it, disable it and wait for at least two cycles of the LOCO before re-enabling it.

If the voltage monitoring 1 interrupt or voltage monitoring 1 reset setting is to be made again after it has been used and stopped once, the following steps in the procedures for stopping and making the setting can be omitted according to the condition.

- Setting or stopping the voltage detection 1 circuit is not required if the setting for the voltage detection 1 circuit is not to be changed.
- Setting or stopping the digital filter is not required if the setting for the digital filter is not to be changed.
- Setting the voltage monitoring 1 interrupt or reset is not required if the setting for the voltage monitoring 1 interrupt or voltage monitoring 1 reset is not to be changed.




Figure 8.5 Example of Voltage Monitoring 1 Interrupt Operation

8.6 Interrupt and Reset from Voltage Monitor 2

An interrupt or reset can be generated in response to the results of comparison by the voltage detection 2 circuit. Table 8.6 lists the procedures for setting bits related to the voltage monitor 2 interrupt and voltage monitor 2 reset so that voltage monitoring operates.Table 8.7 lists the procedure for setting bits related to the voltage monitor 2 interrupt and voltage monitor 2 reset so that voltage monitoring stops. Figure 8.6 shows an example of operations for a voltage monitor 2 interrupt. For the operation of the voltage monitor 2 reset, refer to Figure 6.2 in section 6, Resets. Furthermore, if you intend to use the voltage monitoring 2 circuit in software standby or deep software standby mode, make settings for the voltage monitoring 2 circuit according to the following procedures.

(1) Setting in software standby mode

- Disable the digital filter (LVD2DFDIS = 1).
- After VCC > Vdet2 is detected, negate the voltage monitoring 2 reset signal (LVD2RN = 0) following a stabilization time.

(2) Settings in deep software standby mode

- Disable the digital filter (LVD2DFDIS = 1).
- Enable voltage monitoring 2 interrupts (LVD2RI = 0). If the voltage monitoring 2 reset is enabled (LVD2RI = 1), a transition to deep software standby mode will not be possible, and the transition will be to software standby mode instead.
- When the DPSBYCR.DEEPCUT[1:0] bits are 11b, the voltage monitoring 2 circuit is stopped. If you intend to use the voltage monitoring 2 circuit in deep software standby mode, set the DPSBYCR.DEEPCUT[1:0] bits to a value other than 11b.

Table 8.6 Procedures for Setting Bits Related to the Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset so that Voltage Monitoring Operates

Step		Voltage Monitoring 2 Interrupt (Voltage Monitoring 2 ELC Event Output)	Voltage Monitoring 2 Reset
Setting the voltage detection 2 circuit	1	Select the detection voltage by setting the LVDLVLR.LVD2LVL[3:0] bits.	
	2	Set LVCMPCR.LVD2E = 1 (enabling the voltage detection 2 circuit).*4	
	3	Wait for at least td(E-A) (LVD operation stabilization time after LVD is enabled).*1	
Setting the digital filter *2	4	Select the sampling clock for the digital filter by setting the LVD2CR0.LVD2FSAMP[1:0] bits.	
	5	Set LVD2CR0.LVD2DFDIS = 0 (enabling the digital filter).	
	6	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).	
Setting the voltage monitoring 2 interrupt or reset	7	Set LVD2CR0.LVD2RI = 0 (selecting the voltage monitoring 2 interrupt).	• Set LVD2CR0.LVD2RI = 1 (selecting the voltage monitoring 2 reset). • Select the type of the reset negation by setting the LVD2CR0.LVD2RN bit.
	8	• Select the timing of interrupt requests by setting the LVD2CR1.LVD2IDTSEL[1:0] bits. • Select the type of interrupt by setting the LVD2CR1.LVD2IRQSEL bit.	—
Enabling output	9	Set LVD2SR.LVD2DET = 0.	
	10	Set LVD2CR0.LVD2RIE = 1 (enabling the voltage monitoring 2 interrupt or reset).*3	
	11	Set LVD2CR0.LVD2CMPE = 1 (enabling output of the results of comparison by voltage monitoring 2).	

Note 1. Steps 4 to 10 can be performed during the waiting time of step 3. For details of td(E-A), refer to section 61, Electrical Characteristics.
Note 2. Steps 4 to 6 are not required if the digital filter is not in use.
Note 3. Step 10 is not required if only the ELC event signal is to be output.
Note 4. The voltage of VCC = AVCC0 = AVCC1 when LVD2 is enabled must be set to at least 80 mV above the maximum value of the voltage detection 2 level selected by the LVDLVLR.LVD2LVL[3:0] bits.

Table 8.7 Procedures for Setting Bits Related to the Voltage Monitoring 2 Interrupt and Voltage Monitoring 2 Reset so that Voltage Monitoring Stops

Step		Voltage Monitoring 2 Interrupt (Voltage Monitoring 2 ELC Event Output), Voltage Monitoring 2 Reset
Settings to stop enabling of output	1	Set LVD2CR0.LVD2CMPE = 0 (disabling output of the results of comparison by voltage monitoring 2).
	2	Wait for at least 2n + 3 cycles of the LOCO (where n = 2, 4, 8, 16, and the sampling clock for the digital filter is the LOCO frequency-divided by n).*1
	3	Set LVD2CR0.LVD2RIE = 0 (disabling the voltage monitoring 2 interrupt or reset).*2
Stopping the digital filter	4	Set LVD2CR0.LVD2DFDIS = 1 (disabling the digital filter).*1, *3
Stopping the voltage detection 2 circuit	5	Set LVCMPCR.LVD2E = 0 (disabling the voltage detection 2 circuit).

Note 1. Steps 2 and 4 are not required if the digital filter is not in use.
Note 2. Step 3 is not required if only the ELC event signal is to be output.
Note 3. To disable the digital filter from its enabled state and then re-enable it, disable it and wait for at least two cycles of the LOCO before re-enabling it.

If the voltage monitoring 2 interrupt or voltage monitoring 2 reset setting is to be made again after it has been used and stopped once, the following steps in the procedures for stopping and making the setting can be omitted according to the condition.

- Setting or stopping the voltage detection 2 circuit is not required if the setting for the voltage detection 2 circuit is not to be changed.
- Setting or stopping the digital filter is not required if the setting for the digital filter is not to be changed.
- Setting the voltage monitoring 2 interrupt or reset is not required if the setting for the voltage monitoring 2 interrupt or voltage monitoring 2 reset is not to be changed.




Figure 8.6 Example of Voltage Monitoring 2 Interrupt Operation

8.7 Event Link Output

The LVD can output the event signals to the event link controller (ELC).

(1) Vdet1 passage detection event

The LVD outputs the event signal when it is detected that the voltage has passed the Vdet1 voltage while both the voltage detection 1 circuit and the voltage monitoring l circuit comparison result output are enabled.

(2) Vdet2 passage detection event

The LVD outputs the event signal when it is detected that the voltage has passed the Vdet2 voltage while both the voltage detection 2 circuit and the voltage monitoring 2 circuit comparison result output are enabled.

When enabling the LVD's event link output function, be sure to make settings for enabling the LVD before enabling the LVD event link function of the ELC. To stop the LVD's event link output function, be sure to make settings for stopping the LVD after disabling the LVD event link function of the ELC.

8.7.1 Interrupt Handling and Event Linking

The LVD has the bits to separately enable or disable the voltage monitoring l and 2 interrupts. When an interrupt source is generated and the interrupt is enabled by the interrupt enable bit, the interrupt signal (LVD1RIE and LVD2RIE) is output to the CPU.
On the contrary, as soon as an interrupt source is generated, the event link signal is output as the event signal to the other module via the ELC regardless of the state of the interrupt enable bit.
It is possible to output voltage monitoring l and 2 interrupts in software standby and deep software standby modes. The event signals for the ELC in software standby and deep software standby modes, are output as follows:

- When the event Vdet1/Vdet2 are detected in software standby mode, no event signals are generated for the ELC because no clock is presented in software standby mode. Since Vdet1/Vdet2 passage detection flags are preserved, however, when the supply of the clock is resumed after restoring from software standby mode, the event signals for the ELC are output according to the state of the Vdet1/Vdet2 passage detection flags.
- If events of passing Vdet1/Vdet2 are detected in deep software standby mode, no event signals are generated for the ELC.

9. Clock Generation Circuit

9.1 Overview

This MCU incorporates a clock generation circuit.
Table 9.1 lists the specifications of the clock generation circuit. Figure 9.1 shows a block diagram of the clock generation circuit.

Table 9.1 Specifications of Clock Generation Circuit (1/2)

Item	Specification
Use	• Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, code flash memory, and RAM. • Generates the peripheral module clock (PCLKA) to be supplied to the ETHERC*1, EDMAC, RSPI, SCIi, MTU, GLCDC, DRW2D, PMGI, and GPTW. • Generates the peripheral module clock (PCLKB) to be supplied to peripheral modules. • Generates the peripheral module clocks (for analog conversion) (PCLKC: unit 0; PCLKD: unit 1) to be supplied to S12AD. • Generates the flash-IF clock (FCLK) to be supplied to the flash interface. • Generates the external bus clock (BCLK) to be supplied to the external bus. • Generates the SDRAM clock (SDCLK) to be supplied to the SDRAM. • Generates the USB clock (UCLK) to be supplied to the USB. • Generates the CAC clock (CACCLK) to be supplied to the CAC. • Generates the CAN clock (CANMCLK) to be supplied to the CAN. • Generates the RTC sub-clock (RTCSCLK) to be supplied to the RTC. • Generates the RTC main clock (RTCMCLK) to be supplied to the RTC. • Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT. • Generates the JTAG clock (JTAGTCK) to be supplied to the JTAG.
Operating frequency*2	• ICLK: 120 MHz (max) • PCLKA: 120 MHz (max) • PCLKB: 60 MHz (max) • PCLKC: 60 MHz (max) • PCLKD: 60 MHz (max) • FCLK: 4 MHz to 60 MHz (for programming and erasing the code flash memory and data flash memory) 60 MHz (max) (for reading from the data flash memory) • BCLK: 120 MHz (max) • BCLK pin output: 80 MHz (max) • SDCLK pin output: 80 MHz (max) • UCLK: 48 MHz • CLKOUT25M pin output: 25 MHz • CLKOUT pin output: 40 MHz (max) • CACCLK: Same as the clock from respective oscillators. • CANMCLK: 24 MHz (max) • RTCSCLK: 32.768 kHz • RTCMCLK: 1 kHz to 16 MHz • IWDTCLK: 120 kHz • JTAGTCK: 10 MHz (max)
Main clock oscillator	• Resonator frequency: 8 MHz to 24 MHz • External clock input frequency: 30 MHz (max) • Connectable resonator or additional circuit: ceramic resonator, crystal resonator • Connection pin: EXTAL, XTAL • Oscillation stop detection function: This function changes the system clock source to the LOCO and places the MTU and GPTW pins in the high-impedance state when stopping of oscillation by the main clock oscillator is detected.
Sub-clock oscillator	• Resonator frequency: 32.768 kHz • Connectable resonator or additional circuit: crystal resonator • Connection pin: XCIN, XCOUT
PLL frequency synthesizer (PLL)	• Input clock source: Main clock, HOCO • Input pulse frequency division ratio: Selectable from 1 to 3 • Input frequency: 8 MHz to 24 MHz • Frequency multiplication ratio: Selectable from 10 to 30 • Output clock frequency of the PLL frequency synthesizer: 120 MHz to 240 MHz

Table 9.1 Specifications of Clock Generation Circuit (2/2)

Item	Specification
PLL frequency synthesizer for specific purposes (PPLL)	• Input clock source: Main clock or HOCO • Input pulse frequency divisor: Selectable as from 1 to 3 • Input frequency: 8 MHz to 24 MHz • Multipliers: The multiplier is selectable as from 10 to 30 • Output clock frequency from the PLL frequency synthesizer: 120 MHz to 240 MHz
High-speed on-chip oscillator (HOCO)	• Selectable from 16 MHz, 18 MHz, and 20 MHz • HOCO power supply control
Low-speed on-chip oscillator (LOCO)	Oscillation frequency: 240 kHz
IWDT-dedicated on-chip oscillator	Oscillation frequency: 120 kHz
JTAG external clock input (TCK)	Input clock frequency: 10 MHz (max)
Control of output on the BCLK pin	• BCLK clock output or high output is selectable • BCLK or BCLK/2 is selectable
Control of output on the SDCLK pin	SDCLK clock output or high output is selectable
Event linking (output)	Detection of stopping of the main clock oscillator
Event linking (input)	Switching of the clock source to the low-speed on-chip oscillator

Note 1. Restrictions in relation to the clock when ETHERC is in use are as follows.
12.5 MHz ≤ PCLKA ≤ 120 MHz

Note 2. Restrictions on setting clock frequency: ICLK ≥ BCLK, PCLKA ≥ PCLKB, PCLKB ≥ PCLKC, PCLKB ≥ PCLKD
Restrictions on clock frequency ratio: (N: integer)
ICLK:FCLK = N:1 or 1:N; ICLK:PCLKA = N:1 or 1:N; ICLK:PCLKB = N:1 or 1:N;
ICLK:PCLKC = N:1 or 1:N; ICLK:PCLKD = N:1 or 1:N; ICLK:BCLK = N:1




Figure 9.1 Block Diagram of Clock Generation Circuit

Table 9.2 lists the input/output pins of the clock generation circuit.

Table 9.2 Input/Output Pins of Clock Generation Circuit

Pin Name	I/O	Description
XTAL	Output	These pins are used to connect a crystal resonator. The EXTAL pin can also be used to input an external clock. For details, section 9.3.2, External Clock Input.
EXTAL	Input	
XCIN	Input	These pins are used to connect a 32.768-kHz crystal resonator.
XCOUT	Output	
TCK	Input	This pin is used to input the clock for the JTAG.
BCLK	Output	This pin is used to supply external devices with the external bus clock (BCLK).
SDCLK	Output	This pin is used to supply external devices with the SDRAM clock (SDCLK).
CLKOUT	Output	This is the CLKOUT output pin.
CLKOUT25M	Output	This pin provides the Ethernet-PHY external clock (CLKOUT25M) to the external chip.

9.2 Register Descriptions

9.2.1 System Clock Control Register (SCKCR)

Address(es): 0008 0020h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	FCK[3:0]				ICK[3:0]				PSTOP1	PSTOP0	—	—	BCK[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PCKA[3:0]				PCKB[3:0]				PCKC[3:0]				PCKD[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	PCKD[3:0]	Peripheral Module Clock D (PCLKD) Select	b3 b0 0 0 0 0: ×1/1 0 0 0 1: ×1/2 0 0 1 0: ×1/4 0 0 1 1: ×1/8 0 1 0 0: ×1/16 0 1 0 1: ×1/32 0 1 1 0: ×1/64 Settings other than above are prohibited.	R/W
b7 to b4	PCKC[3:0]	Peripheral Module Clock C (PCLKC) Select	b7 b4 0 0 0 0: ×1/1 0 0 0 1: ×1/2 0 0 1 0: ×1/4 0 0 1 1: ×1/8 0 1 0 0: ×1/16 0 1 0 1: ×1/32 0 1 1 0: ×1/64 Settings other than above are prohibited.	R/W
b11 to b8	PCKB[3:0]	Peripheral Module Clock B (PCLKB) Select	b11 b8 0 0 0 0: ×1/1 0 0 0 1: ×1/2 0 0 1 0: ×1/4 0 0 1 1: ×1/8 0 1 0 0: ×1/16 0 1 0 1: ×1/32 0 1 1 0: ×1/64 Settings other than above are prohibited.	R/W
b15 to b12	PCKA[3:0]	Peripheral Module Clock A (PCLKA) Select	b15 b12 0 0 0 0: ×1/1 0 0 0 1: ×1/2 0 0 1 0: ×1/4 0 0 1 1: ×1/8 0 1 0 0: ×1/16 0 1 0 1: ×1/32 0 1 1 0: ×1/64 Settings other than above are prohibited.	R/W
b19 to b16	BCK[3:0]	External Bus Clock (BCLK) Select*1, *2	b19 b16 0 0 0 0: ×1/1 0 0 0 1: ×1/2 0 0 1 0: ×1/4 0 0 1 1: ×1/8 0 1 0 0: ×1/16 0 1 0 1: ×1/32 0 1 1 0: ×1/64 1 0 0 1: ×1/3 Settings other than above are prohibited.	R/W

Bit	Symbol	Bit Name	Description	R/W
b21, b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b22	PSTOP0	SDCLK Pin Output Control	0: SDCLK pin output is enabled. 1: SDCLK pin output is disabled. (Fixed high)	R/W
b23	PSTOP1	BCLK Pin Output Control*3	0: BCLK pin output is enabled. 1: BCLK pin output is disabled. (Fixed high)	R/W
b27 to b24	ICK[3:0]	System Clock (ICLK) Select *1, *2, *4	b27 b24 0 0 0 0: ×1/1 0 0 0 1: ×1/2 0 0 1 0: ×1/4 0 0 1 1: ×1/8 0 1 0 0: ×1/16 0 1 0 1: ×1/32 0 1 1 0: ×1/64 Settings other than above are prohibited.	R/W
b31 to b28	FCK[3:0]	Flash-IF Clock (FCLK) Select *4	b31 b28 0 0 0 0: ×1/1 0 0 0 1: ×1/2 0 0 1 0: ×1/4 0 0 1 1: ×1/8 0 1 0 0: ×1/16 0 1 0 1: ×1/32 0 1 1 0: ×1/64 Settings other than above are prohibited.	R/W

Note 1. Set the bits so that the frequency ratio of ICLK to BCLK becomes N to 1, where N is an integer.
Note 2. Do not make a setting such that the ICLK runs at a lower frequency than the external bus clock.
Note 3. When operation of the external bus clock is selected, the P53 I/O port pin function is not available because it is multiplexed on the same pin as the BCLK pin function.
Note 4. When the SCKCR3.CKSEL[2:0] bits are selecting the sub-clock oscillator in low-speed operating mode 2, division by one is the only frequency division setting allowed for the ICLK and FCLK.

SCKCR should not be modified in the following cases:

- The operating power control mode transition status flag in the operating power control register (OPCCR.OPCMTSF) is 1 (a transition to operating power control mode in progress)
- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode)
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode

9.2.2 System Clock Control Register 2 (SCKCR2)

Address(es): 0008 0024h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	UCK[3:0]				—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7 to b4	UCK[3:0]	USB Clock (UCLK) Select	b7 b4 0 0 0 1: ×1/2 0 0 1 0: ×1/3 0 0 1 1: ×1/4 0 1 0 0: ×1/5 Settings other than above are prohibited.*1	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Settings other than above are prohibited when USB is in use. When USB is not in use, these bits are read as 0001b. The write value should be 0001b.

SCKCR2 should not be modified in the following cases:

- The operating power control mode transition status flag in the operating power control register (OPCCR.OPCMTSF) is 1 (a transition to operating power control mode in progress)
- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode)
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode

UCK[3:0] Bits (USB Clock (UCLK) Select)

These bits select the frequency of the USB clock (UCLK). The bits are effective when the USB clock source selection bit (PACKCR.UPLLSEL) is 0 (selecting the PLL). Set the frequency in the PPLLCR3 register while the USB clock source selection bit (PACKCR.UPLLSEL) is 1 (selecting the PPLL).
To specify the frequency in the PPLLCR3 register, refer to section 9.2.24, PPLL Control Register 3 (PPLLCR3).
The duty ratio is 2:1 when × 1/3 is selected while it is 3:2 when × 1/5 is selected.

9.2.3 System Clock Control Register 3 (SCKCR3)

Address(es): 0008 0026h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	CKSEL[2:0]			—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b10 to b8	CKSEL[2:0]	Clock Source Select	b10 b8 0 0 0: LOCO 0 0 1: HOCO 0 1 0: Main clock oscillator 0 1 1: Sub-clock oscillator 1 0 0: PLL circuit Settings other than above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SCKCR3 should not be modified in the following cases:

- The operating power control mode transition status flag in the operating power control register (OPCCR.OPCMTSF) is 1 (a transition to operating power control mode in progress)
- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode)
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode

CKSEL[2:0] Bits (Clock Source Select)

For the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, and PCLKD), flash interface clock (FCLK), external bus clock (BCLK), SDRAM clock (SDCLK), and USB clock source select bit (PACKCR.UPLLSEL) set to 0 (selecting the PLL), select the clock source from among the low speed on-chip oscillator (LOCO), high-speed on-chip oscillator (HOCO), main clock oscillator, sub-clock oscillator, or PLL circuit.
Transitions to clock sources which are not in operation are prohibited.

9.2.4 PLL Control Register (PLLCR)

Address(es): 0008 0028h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	STC[5:0]						—	—	—	PLLSRCSEL	—	—	PLIDIV[1:0]	
Value after reset:	0	0	0	1	1	1	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PLIDIV[1:0]	PLL Input Frequency Division Ratio Select	b1 b0 0 0: ×1/1 0 1: ×1/2 1 0: ×1/3 1 1: Setting prohibited	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	PLLSRCSEL	PLL Clock Source Select *1	0: Main clock oscillator 1: HOCO	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13 to b8	STC[5:0]	Frequency Multiplication Factor Select	b13 b8 0 1 0 0 1 1: ×10.0 0 1 0 1 0 0: ×10.5 0 1 0 1 0 1: ×11.0 0 1 0 1 1 0: ×11.5 0 1 0 1 1 1: ×12.0 0 1 1 0 0 0: ×12.5 0 1 1 0 0 1: ×13.0 0 1 1 0 1 0: ×13.5 0 1 1 0 1 1: ×14.0 0 1 1 1 0 0: ×14.5 0 1 1 1 0 1: ×15.0 0 1 1 1 1 0: ×15.5 0 1 1 1 1 1: ×16.0 1 0 0 0 0 0: ×16.5 1 0 0 0 0 1: ×17.0 1 0 0 0 1 0: ×17.5 1 0 0 0 1 1: ×18.0 1 0 0 1 0 0: ×18.5 1 0 0 1 0 1: ×19.0 1 0 0 1 1 0: ×19.5 1 0 0 1 1 1: ×20.0 1 0 1 0 0 0: ×20.5 1 0 1 0 0 1: ×21.0 1 0 1 0 1 0: ×21.5 1 0 1 0 1 1: ×22.0 1 0 1 1 0 0: ×22.5 1 0 1 1 0 1: ×23.0 1 0 1 1 1 0: ×23.5 1 0 1 1 1 1: ×24.0 1 1 0 0 0 0: ×24.5 1 1 0 0 0 1: ×25.0 1 1 0 0 1 0: ×25.5 1 1 0 0 1 1: ×26.0 1 1 0 1 0 0: ×26.5 1 1 0 1 0 1: ×27.0 1 1 0 1 1 0: ×27.5 1 1 0 1 1 1: ×28.0 1 1 1 0 0 0: ×28.5 1 1 1 0 0 1: ×29.0 1 1 1 0 1 0: ×29.5 1 1 1 0 1 1: ×30.0 Settings other than above are prohibited.	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Set this bit to 0 when using the USB.

Writing to the PLLCR is prohibited when the PLLCR2.PLLEN bit is 0 (the PLL operates).
In addition, writing to the PLLCR.PLLSRCSEL bit while the PLLCR2.PLLEN bit is 0 (PLL is operating) or the PPLLCR2.PPLLEN bit is 0 (PPLL is operating) is prohibited.

PLIDIV[1:0] Bits (PLL Input Frequency Division Ratio Select)

These bits select the frequency division ratio of the PLL clock source.
Set these bits so that the frequency of PLL input signal is within the range of 8 MHz to 24 MHz.

PLLSRCSEL Bit (PLL Clock Source Select)

This bit selects the clock source for the PLL and PPLL.

STC[5:0] Bits (Frequency Multiplication Factor Select)

These bits select the frequency multiplication factor of the PLL circuit.
Set these bits so that the output frequency is within the range of the output clock frequency of the PLL circuit (120 MHz to 240 MHz).

9.2.5 PLL Control Register 2 (PLLCR2)

Address(es): 0008 002Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	PLLEN
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	PLLEN	PLL Stop Control	0: PLL is operating. 1: PLL is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

PLLEN Bit (PLL Stop Control)

This bit runs or stops the PLL circuit.
The PLL clock source is selectable as the main clock oscillator and HOCO.
Selecting the main clock oscillator as the PLL clock source with the PLLCR.PLLSRCSEL bit requires setting the main clock oscillator wait control register (MOSCWTCR).
After the setting of the PLLEN bit has been changed to make the PLL run, only start using the PLL clock after confirming that the OSCOVFSR.PLOVF flag has been set to 1.
That is, a fixed time for stabilization is required after the setting for PLL operation. A fixed time is also required for oscillation to stop after the setting to stop PLL operation. Accordingly, take note of the following limitations when starting and stopping PLL operation by the PLLEN bit. The following notes apply when selecting the main clock oscillator as the PLL clock source.

- Setting PLL operation with the PLLEN bit is possible regardless of the setting of the OSCOVFSR.PLOVF flag. However, the time until deactivation of the PLL is completed (the time until the PLOVF flag is set to 0 after the setting to stop PLL operation) means that writing to the PLLCR2 register takes longer than the setting to operate the PLL.
- The PLL can be stopped by the PLLEN bit regardless of the setting of the OSCOVFSR.PLOVF flag. However, the wait for oscillation to become stable, i.e. the oscillation settling time (the time until the PLOVF flag is set to 1 after the setting to operate the PLL), means that writing to the PLLCR2 register takes longer than the setting to stop PLL operation.
- Regardless of whether or not the PLL clock is selected as the system clock, confirm that the OSCOVFSR.PLOVF flag has been set to 1 before executing a WAIT instruction to place the chip to software standby or deep software standby after the setting to operate the PLL.
- When a transition to software standby or deep software standby is to follow the setting to stop the PLL, confirm that the OSCOVFSR.PLOVF flag has been set to 0 before executing the WAIT instruction.

Writing of 1 to the PLLEN bit (stopping the PLL) is prohibited while the PLL clock is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).
Writing of 0 to the PLLEN bit (making the PLL operate) is prohibited when the setting of the operating power control mode select bits in the operating power control register (OPCCR.OPCM[2:0]) is for low-speed operating mode 1 or 2.

9.2.6 External Bus Clock Control Register (BCKCR)

Address(es): 0008 0030h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	BCLKDIV
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BCLKDIV	BCLK Pin Output Select	0: BCLK 1: 1/2 BCLK	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

BCKCR should not be modified in the following cases:

- The operating power control mode transition status flag in the operating power control register (OPCCR.OPCMTSF) is 1 (a transition to operating power control mode in progress)
- The code flash memory P/E mode entry bit or the data flash memory P/E mode entry bit in the flash P/E mode entry register (FENTRYR.FENTRYC or FENTRYR.FENTRYD) is 1 (P/E mode).
- Time period from WAIT instruction execution for a transition to sleep mode, to return from sleep mode to normal operating mode

BCLKDIV Bit (BCLK Pin Output Select)

This bit selects the clock signal for output from the BCLK pin.
Either the BCLK clock with the frequency selected by the BCK[3:0] bits in SCKCR or the BCLK clock divided by 2 can be selected. To control external bus control signals at the falling edge of the BCLK pin, set this bit to 1.

9.2.7 Main Clock Oscillator Control Register (MOSCCR)

Address(es): 0008 0032h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	MOSTP
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	MOSTP	Main Clock Oscillator Stop	0: Main clock oscillator is operating. 1: Main clock oscillator is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

MOSTP Bit (Main Clock Oscillator Stop)

This bit runs or stops the main clock oscillator.

The main clock oscillator is operated or stopped by the MOSTP bit and main clock oscillator forced oscillation bit in the main clock oscillator forced oscillation control register (MOFCR.MOFXIN). The main clock oscillator can be started by setting the MOSTP bit to operating or by setting the MOFXIN bit to forced oscillation. When the MOFXIN bit is set to forced oscillation, the oscillator operates even in software standby mode and deep software standby mode.

When the main clock is to be used as the source to drive counting by the realtime clock, use the MOFCR.MOFXIN bit to make the main clock run. If the main clock is only to be used as the system clock or PLL clock source, use the MOSCCR.MOSTP bit.

When the main clock is to be used as the clock source for counting and also for another purpose, use both the MOFCR.MOFXIN and MOSCCR.MOSTP bits to make the main clock run.

When changing the value of the MOSTP bit or MOFCR.MOFXIN bit, execute subsequent instructions after reading the bit and checking that its value has actually been updated (refer to (2) Notes on Writing to I/O Registers, in section 5, I/O Registers).

When the main clock is not to be used as the clock source for counting by the realtime clock, the main clock oscillator wait control register (MOSCWTCR) must be set. In this case, after the setting of the MOSCCR.MOSTP bit has been changed to make the main clock run, only start using the main clock after confirming that the OSCOVFSR.MOOVF flag has been set to 1.

When the main clock is to be used as the clock source for counting by the realtime clock, after the setting of MOFCR.MOFXIN bit has been changed to make the main clock run, only start using the main clock as the clock source for counting by the realtime clock after software has checked that the main clock oscillation stabilization time (crystal) (tMAINOSC) has elapsed. When an external clock signal is to be input for supply to the main clock oscillator, waiting for the main clock oscillation stabilization time (tMAINOSC) is not necessary.

For the main clock oscillator, a fixed time is required for oscillation to become stable after the settings for operation have been made. Furthermore, a fixed time is required for oscillation to actually stop after the settings to stop oscillation have been made. Accordingly, take note of the following limitations when starting and stopping operation.

- Main-clock operation can be selected with the MOSTP bit regardless of the setting of the OSCOVFSR.MOOVF flag. However, the time until deactivation of the main clock is completed (the time until the OSCOVFSR.MOOVF flag is set to 0 after the setting to stop operation) means that writing to the MOSCCR register takes longer than the setting to operate the main clock.
- The main clock can be stopped by the MOSTP bit regardless of the setting of the OSCOVFSR.MOOVF flag. However, the wait for oscillation to become stable, i.e. the oscillation settling time (the time until the OSCOVFSR.MOOVF flag is set to 1 after the setting to operate the main clock), means that writing to the MOSCCR register takes longer than the setting to stop operation.

- Regardless of whether or not it is selected as the system clock, confirm that the OSCOVFSR.MOOVF flag has been set to 1 before executing a WAIT instruction to place the chip to software standby or deep software standby after the setting to operate the main clock oscillator by the MOSTP bit.
- When a transition to software standby or deep software standby is to follow the setting to stop the main clock oscillator, confirm that the OSCOVFSR.MOOVF flag has been set to 0 before executing the WAIT instruction.

Writing of 1 to the MOSTP bit (stopping the main clock oscillator) is prohibited in either of the following cases:

- The main clock oscillator is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).
- 0 (PLL operation) is selected by the PLL stop control bit in PLL control register 2 (PLLCR2.PLLEN), and the main clock oscillator is selected by the PLL clock source select bit in the PLL control register (PLLCR.PLLSRCSEL).
- 0 (PPLL operation) is selected by the PPLL stop control bit in PPLL control register 2 (PPLLCR2.PPLLEN), and the main clock oscillator is selected by the PLL clock source select bit in the PLL control register (PLLCR.PLLSRCSEL).

9.2.8 Sub-Clock Oscillator Control Register (SOSCCR)

Address(es): 0008 0033h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SOSTP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SOSTP	Sub-Clock Oscillator Stop	0: Sub-clock oscillator is operating. 1: Sub-clock oscillator is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SOSTP Bit (Sub-Clock Oscillator Stop)

This bit runs or stops the sub-clock oscillator.

The SOSTP bit and the sub-clock control bit in the RTC control register 3 (RCR3.RTCEN) controls whether to operate or stop the sub-clock oscillator. If one of these bits is set so as to enable the operation, the sub-clock oscillator runs.

When changing the value of the SOSTP bit or RCR3.RTCEN bit, execute subsequent instructions after reading the bit and checking that its value has actually been updated (refer to (2) Notes on Writing to I/O Registers, in section 5, I/O Registers).

When the sub-clock is to be used as the source to drive counting by the realtime clock, use the RCR3.RTCEN and SOSTP bits. When the sub-clock is not to be used as the clock source for counting by the realtime clock but is to be used as the system clock, use the SOSCCR.SOSTP bit.

When the SOSTP bit is set to operate the sub-clock, be sure to set the sub-clock oscillator wait control register (SOSCWTCR) beforehand. Furthermore, after selecting sub-clock operation, only start using the sub-clock after confirming that the OSCOVFSR.SOOVF flag has been set to 1.

A fixed time for stabilization is required for oscillation to become stable after selecting sub-clock operation with the SOSTP bit. Furthermore, a fixed time is required for oscillation to actually stop after the setting to stop operation. Accordingly, take note of the following when starting and stopping operation with the SOSTP bit.

- Sub-clock operation can be selected with the SOSTP bit regardless of the setting of the OSCOVFSR.SOOVF flag. However, the time until deactivation of the sub-clock is completed (the time until the OSCOVFSR.SOOVF flag is set to 0 after the setting to stop operation) means that writing to the SOSCCR register takes longer than the setting to operate the sub-clock.
- The sub-clock can be stopped by the SOSTP bit regardless of the setting of the OSCOVFSR.SOOVF flag. However, the wait for oscillation to become stable, i.e. the oscillation settling time (the time until the OSCOVFSR.SOOVF flag is set to 1 after the setting to operate the sub-clock), means that writing to the SOSCCR register takes longer than the setting to stop operation.
- Regardless of whether or not it is selected as the system clock, confirm that the OSCOVFSR.SOOVF flag has been set to 1 before executing a WAIT instruction to place the chip on software standby or deep software standby after the setting to operate the sub-clock oscillator by the SOSTP bit.
- When a transition to software standby or deep software standby is to follow the setting to stop the sub-clock oscillator, confirm that the OSCOVFSR.SOOVF flag has been set to 0 after the setting to stop the sub-clock oscillator and before executing the WAIT instruction.

Writing of 1 to the SOSTP bit (stopping the sub-clock oscillator) is prohibited while the sub-clock oscillator is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).

9.2.9 Low-Speed On-Chip Oscillator Control Register (LOCOCR)

Address(es): 0008 0034h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	LCSTP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	LCSTP	LOCO Stop	0: LOCO is operating. 1: LOCO is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

LCSTP Bit (LOCO Stop)

This bit runs or stops the LOCO.

After the setting of the LCSTP bit has been changed so that the LOCO operates, only start using the LOCO after the LOCO clock oscillation stabilization waiting time (tLOCOWT) has elapsed.

That is, a fixed time for stabilization of oscillation is required for oscillation to become stable after setting LOCO operation with the LCSTP bit. A fixed time is also required for oscillation to stop after the setting to stop the oscillator. Accordingly, take note of the following limitations when starting and stopping the oscillator.

- When restarting the LOCO after it has been stopped, allow at least five cycles of the LOCO as an interval over which it is still stopped.
- Ensure that oscillation by the LOCO is stable when making the setting to stop the LOCO.
- Regardless of whether or not it is selected as the system clock, ensure that oscillation by the LOCO is stable before executing a WAIT instruction to place the chip on software standby or deep software standby.
- When a transition to software standby or deep software standby is to follow the setting to stop the LOCO, wait for at least three cycles of the LOCO after the setting to stop the LOCO and before executing the WAIT instruction.

Writing of 1 to the LCSTP bit (stopping the LOCO) is prohibited while the LOCO is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).

Writing of 1 to the LCSTP bit (stopping the LOCO) is prohibited if detection of oscillation stopping is enabled by the oscillation stop detection enable bit in the oscillation stop detection control register (OSTDCR.OSTDE).

Since the LOCO clock is used to measure the waiting time for other oscillators, the LOCO clock oscillates while the waiting time for other oscillators is being measured, regardless of the setting of LCSTP bit. Therefore, the LOCO clock may be unintentionally supplied even if the LCSTP bit is set to be stopped.

9.2.10 IWDT-Dedicated On-Chip Oscillator Control Register (ILOCOCR)

Address(es): 0008 0035h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	ILCSTP
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	ILCSTP	IWDT-Dedicated On-Chip Oscillator Stop	0: IWDT-dedicated on-chip oscillator is operating. 1: IWDT-dedicated on-chip oscillator is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

When the IWDT start mode select bit in the option function select register 0 (OFS0.IWDTSTRT) is 0 (IWDT operating), the setting of this register is invalid; it is valid only when the OFS0.IWDTSTRT bit is set to 1 (IWDT stopped). The ILCSTP bit cannot be changed from 0 (IWDT-dedicated on-chip oscillator operating) to 1 (IWDT-dedicated on-chip oscillator stopped) while ILOCOCR is valid.

ILCSTP Bit (IWDT-Dedicated On-Chip Oscillator Stop)

This bit runs or stops the IWDT-dedicated on-chip oscillator.

After the setting of the ILCSTP bit has been changed to make the IWDT-dedicated on-chip oscillator run, confirm that the OSCOVFSR.ILCOVF flag has been set to 1 before starting to use the oscillator.

When a transition to software standby or deep software standby mode is to follow the setting to start the IWDT-dedicated on-chip oscillator, confirm that the OSCOVFSR.ILCOVF flag has been set to 1 before executing the WAIT instruction.

9.2.11 High-Speed On-Chip Oscillator Control Register (HOCOCR)

Address(es): 0008 0036h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	HCSTP
Value after reset:	0	0	0	0	0	0	0	0/1*1

Bit	Symbol	Bit Name	Description	R/W
b0	HCSTP	HOCO Stop	0: HOCO is operating. 1: HOCO is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The HCSTP bit value after a reset is 0 when the OFS1.HOCOEN bit is 0. It is 1 when the OFS1.HOCOEN bit is 1.

HCSTP Bit (HOCO Stop)

This bit runs or stops the HOCO.
After the setting of the HCSTP bit has been changed to make the HOCO run, confirm that the OSCOVFSR.HCOVF flag has been set to 1 before starting to use the oscillator.
A fixed time for stabilization is required for oscillation to become stable after setting HOCO operation with the HCSTP bit. Furthermore, a fixed time is required for oscillation to actually stop after the setting to stop operation. Accordingly, take note of the following when starting and stopping operation with the HCSTP bit.

- Setting HOCO operation with the HCSTP bit is possible regardless of the setting of the OSCOVFSR.HCOVF flag. However, the time until deactivation of the HOCO is completed (the time until the OSCOVFSR.HCOVF flag is set to 0 after the setting to stop HOCO operation) means that writing to the HOCOCR register takes longer than the setting to operate the HOCO.
- The HOCO can be stopped by the HCSTP bit regardless of the setting of the OSCOVFSR.HCOVF flag. However, the wait for oscillation to become stable, i.e. the oscillation settling time (the time until the OSCOVFSR.HCOVF flag is set to 1 after the setting to operate the HOCO), means that writing to the HOCOCR register takes longer than the setting to stop HOCO operation.
- Regardless of whether or not it is selected as the system clock, confirm that the OSCOVFSR.HCOVF flag has been set to 1 before executing a WAIT instruction to place the chip on software standby or deep software standby after selecting HOCO operation with the HCSTP bit.
- When a transition to software standby or deep software standby is to follow the setting to stop the HOCO, confirm that the OSCOVFSR.HCOVF flag has been set to 0 after the setting to stop the HOCO and before executing the WAIT instruction.

Writing that causes setting of the HCSTP bit to 1 (stopping the HOCO) is prohibited while any of the following is selected: the HOCO is selected in the clock source select bits (SCKCR3.CKSEL[2:0]) in system clock control register 3; the HOCO is selected as the clock source for the PLL in the PLLCR.PLLSRCSEL bit and the PLL is selected in the PSCKCR3.CKSEL[2:0] bits; or the HOCO is selected as the clock source for the PLL by the PLLCR.PLLSRCSEL bit and the setting of the PPLLCR2.PPLLEN bit is 0 (PLL is operating).
Writing of 0 to the HCSTP bit (making the HOCO operate) is prohibited when the setting of the operating power control mode select bits in the operating power control register (OPCCR.OPCM[2:0]) is for low-speed operating mode 2.

9.2.12 High-Speed On-Chip Oscillator Control Register 2 (HOCOCR2)

Address(es): 0008 0037h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	HCFRQ[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	HCFRQ[1:0]	HOCO Frequency Setting	b1 b0 0 0: 16 MHz 0 1: 18 MHz 1 0: 20 MHz Settings other than above are prohibited.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Writing to the HOCOCR2 register is prohibited when the HOCOCR.HCSTP bit is 0 (making the HOCO run).

9.2.13 Oscillation Stabilization Flag Register (OSCOVFSR)

Address(es): 0008 003Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PPLOVF	ILCOVF	HCOVF	PLOVF	SOOVF	MOOVF
Value after reset:	0	0	0	0/1*1	0/1*2	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MOOVF	Main Clock Oscillation Stabilization Flag	0: MOSTP = 1 (stopping the main clock oscillator) or oscillation of the main clock has not yet become stable.*3, *5 1: Oscillation of the main clock is stable so the clock is available for use as the system clock.*4	R
b1	SOOVF	Sub-Clock Oscillation Stabilization Flag	0: SOSTP = 1 (stopping the sub-clock oscillator) or oscillation of the sub-clock has not yet become stable.*5 1: Oscillation of the sub-clock is stable so the clock is available for use as the system clock.*4	R
b2	PLOVF	PLL Clock Oscillation Stabilization Flag	0: The PLL clock is stopped or oscillation of the PLL clock has not yet become stable. 1: Oscillation of the PLL clock is stable so the clock is available for use as the system clock.	R
b3	HCOVF*2	HOCO Clock Oscillation Stabilization Flag	0: The HOCO clock is stopped or oscillation of the HOCO clock has not yet become stable. 1: Oscillation of the HOCO clock is stable so the clock is available for use as the system clock.	R
b4	ILCOVF*1	IWDT-Dedicated Clock Oscillation Stabilization Flag	0: The IWDT-dedicated on-chip oscillator is stopped or oscillation of the IWDT-dedicated on-chip oscillator has not yet become stable. 1: Oscillation of the IWDT-dedicated on-chip oscillator is stable.	R
b5	PPLOVF	PPLL Clock Oscillation Stabilization Flag	0: The PPLL clock is stopped or oscillation of the PPLL clock has not yet become stable. 1: Oscillation of the PPLL clock is stable.	R
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The ILCOVF flag value after a reset is 1 when the OFS0.IWDTSTRT bit is 0. It is 0 when the OFS0.IWDTSTRT bit is 1.
Note 2. The HCOVF flag value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1.
Note 3. The MOOVF flag does not reflect the control of the main clock oscillator by the MOFCR.MOFXIN bit. Accordingly, if the MOSTP bit is set to 1 while the MOFXIN bit is 1, the main clock oscillator continues to oscillate but the setting of the MOOVF flag becomes 0.
Note 4. The SOOVF flag does not reflect the control of the sub-clock oscillator by the RCR3.RTCEN bit. Accordingly, if the SOSTP bit is set to 1 while the RTCEN bit is 1, the sub-clock oscillator continues to oscillate but the setting of the SOOVF flag becomes 0.
Note 5. If the value set in the wait control register of the main clock oscillator and sub-clock oscillator is not sufficient for the given oscillation stabilization time, the oscillation stabilization flag is set to 1 and supply of the clock signal to the internal circuits starts before oscillation is stable. This may cause malfunction of this MCU, so ensure that the setting of the wait control register is at least the oscillation settling time for the oscillator considering the maximum frequency of the LOCO clock.

OSCOVFSR contains flags to indicate the states of operation of the counters within the oscillation stabilization wait circuits for the individual oscillators.

The counters measure the waiting times until each oscillator output clock is supplied to the internal circuits after oscillation starts, and an overflow of a counter indicates the start of clock supply from the corresponding oscillator to the internal circuits.

MOOVF Flag (Main Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the main clock oscillator.

[Setting condition]

- After the main clock oscillator has stopped and the MOSCCR.MOSTP bit is set to 0, the number of LOCO clock cycles corresponding to the setting of the MOSCWTCR register being counted and supply of the main clock within the MCU starting.

[Clearing condition]

- After the main clock oscillator has started to operate and the MOSCCR.MOSTP bit has been set to 1, deactivation of the main clock oscillator being completed.

SOOVF Flag (Sub-Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the sub-clock oscillator.

[Setting condition]

- After the sub-clock oscillator has stopped and the SOSCCR.SOSTP bit is set to 0, the number of LOCO clock cycles corresponding to the setting of the SOSCWTCR register being counted and supply of the sub-clock within the MCU starting.

[Clearing condition]

- After the sub-clock oscillator has started to operate and the SOSCCR.SOSTP bit has been set to 1, deactivation of the sub-clock oscillator being completed.

PLOVF Flag (PLL Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the PLL.

[Setting condition]

- After the PLL has stopped and the PLLCR2.PLLEN bit is set to 0, 62 cycles of the LOCO clock being counted and supply of the PLL clock within the MCU starting.

If oscillation by the PLL clock source selected by the PLLCR.PLLSRCSEL bit is not stable when the PLLEN bit is set to 0, counting of LOCO clock cycles proceeds after the oscillation of the PLL clock source has been stabilized.

[Clearing condition]

- After the PLL has started to operate and the PLLCR2.PLLEN bit has been set to 1, deactivation of the PLL being completed.

HCOVF Flag (HOCO Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the high-speed on-chip oscillator.

[Setting condition]

- After the high-speed on-chip oscillator has stopped and the HOCOCR.HCSTP bit is set to 0, 25 cycles of the LOCO clock being counted and supply of the HOCO clock within the MCU starting.

[Clearing condition]

- After the high-speed on-chip oscillator has started to operate and the HOCOCR.HCSTP bit has been set to 1, deactivation of the high-speed on-chip oscillator being completed.

ILCOVF Flag (IWDT-Dedicated Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the IWDT-dedicated on-chip oscillator.

[Setting condition]

- After the IWDT-dedicated on-chip oscillator has stopped and the ILOCOCR.ILCSTP bit is set to 0, 34 cycles of the LOCO clock being counted and supply of the IWDT-dedicated clock within the MCU starting.

PPLOVF Flag (PPLL Clock Oscillation Stabilization Flag)

This flag indicates the state of operation of the counter that measures the waiting time for the PPLL.

[Setting condition]

- After the PPLL has stopped and the PPLLCR2.PLLEN bit is set to 0, 62 cycles of the LOCO clock being counted and supply of the PPLL clock within the MCU starting.

If oscillation by the PPLL clock source selected by the PLLCR.PLLSRCSEL bit is not stable when the PPLLEN bit is set to 0, counting of LOCO clock cycles proceeds after the oscillation of the PPLL clock source has been stabilized.

[Clearing condition]

- After the PPLL has started to operate and the PPLLCR2.PPLLEN bit has been set to 1, deactivation of the PPLL being completed.

9.2.14 Oscillation Stop Detection Control Register (OSTDCR)

Address(es): 0008 0040h

	b7	b6	b5	b4	b3	b2	b1	b0
	OSTDE	—	—	—	—	—	—	OSTDIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OSTDIE	Oscillation Stop Detection Interrupt Enable	0: The oscillation stop detection interrupt is disabled. Oscillation stop detection is not notified to the POE. 1: The oscillation stop detection interrupt is enabled. Oscillation stop detection is notified to the POE.	R/W
b6 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	OSTDE	Oscillation Stop Detection Function Enable	0: Oscillation stop detection function is disabled. 1: Oscillation stop detection function is enabled.	R/W

OSTDCR register is used to enable the oscillation stop detection function for the main clock oscillator and conveying of interrupts in response.

OSTDIE Bit (Oscillation Stop Detection Interrupt Enable)

If the oscillation-stop detection flag in the oscillation-stop detection status register (OSTDSR.OSTDF) requires clearing, do this after clearing the OSTDIE bit to 0. Wait for at least two cycles of PCLKB before again setting the OSTDIE bit to 1. According to the number of cycles for access to read out a given I/O register, waiting time longer than two cycles of PCLKB may have to be secured.

OSTDE Bit (Oscillation Stop Detection Function Enable)

This bit enables or disables the oscillation stop detection function.

When the OSTDE bit is 1 (oscillation stop detection function enabled), the LOCO stop bit (LOCOCR.LCSTP) is set to 0 and the LOCO operation is started. The LOCO cannot be stopped while the oscillation stop detection function is enabled; writing 1 to the LOCOCR.LCSTP bit (LOCO stopped) is invalid.

When the oscillation stop detection flag in the oscillation stop detection status register (OSTDSR.OSTDF) is 1 (main clock oscillation stop detected), writing 0 to the OSTDE bit is invalid.

When the OSTDE bit is 1, a transition cannot be made to software standby mode or deep software standby mode. To make a transition to software standby mode or deep software standby mode, execute the WAIT instruction with the OSTDE bit being 0.

To check the oscillation stop detection flag in the oscillation stop detection status register (OSTDSR.OSTDF), wait for at least three cycles of ICLK after the OSTDE bit has been set to 1 (oscillation stop detection enabled).

9.2.15 Oscillation Stop Detection Status Register (OSTDSR)

Address(es): 0008 0041h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	OSTDF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OSTDF	Oscillation Stop Detection Flag	0: Stopping of the main clock oscillator has not been detected. 1: Stopping of the main clock oscillator has been detected.	R(/W) *1
b7 to b1	—	Reserved	These bits are read as 0 and cannot be modified.	R

Note 1. This bit can only be set to 0.

The OSTDSR register indicates the detection of stopping of the main clock oscillator.

OSTDF Flag (Oscillation Stop Detection Flag)

This bit is a flag to indicate the main clock status. When the OSTDF flag is 1, it indicates that the main clock oscillation stop has been detected.

Once the main clock oscillation stop is detected, the OSTDF flag is not set to 0 even though the main clock oscillation is restarted. The OSTDF flag is set to 0 by reading 1 from the bit and then writing 0. At least 3 ICLK cycles of wait time is necessary between writing 0 to OSTDF and reading OSTDF as 0. If the OSTDF flag is set to 0 from 1 while the main clock oscillation is stopped, the OSTDF flag becomes 0 and then returns to 1.

The OSTDF flag cannot be modified to 0 while the main clock oscillator or PLL is selected by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]) (010b or 100b). The OSTDF flag should be set to 0 after switching the clock source to other sources than the main clock oscillator and PLL.

[Setting condition]


- The main clock oscillation is stopped with the OSTDCR.OSTDE being 1 (oscillation stop detection function enabled).

[Clearing condition]

- When 1 is read and then 0 is written when the value of the SCKCR3.CKSEL[2:0] bits are neither 010b or 100b and the PLLCR.PLLSRCSEL bit is set to a value other than 0.

9.2.16 Main Clock Oscillator Wait Control Register (MOSCWTCR)

Address(es): 0008 00A2h



MOSCWTCR is used to control the waiting time until output of the signal from the main clock oscillator to the internal circuits starts. The oscillation stabilization wait circuit for the main clock oscillator measures the waiting time by counting the number of LOCO clock cycles corresponding to the setting of the MOSCWTCR register.
The oscillation stabilization wait circuit measures the waiting time and controls the clock supply within the MCU. When the main clock oscillator starts by setting the MOSCCR.MOSTP bit, the oscillation stabilization wait circuit starts counting the waiting time with the LOCO clock. The clock supply within the MCU is disabled over the period until counting of the set number of cycles is completed. After counting is completed, supply of the clock signal within the MCU starts and the OSCOVFSR.MOOVF flag is set to 1.
Counting of LOCO clock cycles by the oscillation stabilization wait circuit proceeds regardless of the setting of the LOCOCR.LCSTP bit. Hardware automatically controls running and stopping of the LOCO clock for measurement of the waiting time.
Values can only be written to MOSCWTCR while the MOSCCR.MOSTP bit is 1 or the OSCOVFSR.MOOVF flag is 1; do not attempt writing to MOSCWTCR if neither is the case.
The waiting time is not required when an external clock signal is input for the main clock oscillator. Set the MSTS[7:0] bits to 00h.

The value of the MSTS[7:0] bits required for correspondence with the waiting time required to secure stable oscillation by the main clock oscillator is obtained by using the maximum frequency for fLOCO in the formula below.

MSTS[7:0] > (tMAINOSC × (fLOCO_max) + 16)/32
(tMAINOSC: main clock oscillation stabilization time; fLOCO_max: maximum frequency for fLOCO)

If tMAINOSC is 1 ms and fLOCO_max is 264 kHz (the period is 1/3.78 µs), the formula gives MSTS[7:0] > (1 ms × (264 kHz) + 16)/32 = 8.75, so set the MSTS[7:0] bits to 9.

Waiting time:
When LOCO is at its highest frequency: (9 × 32 – 16) × (1/264 kHz = 3.78 µs) = 1.028 ms
When LOCO is at its normal frequency: (9 × 32 + 3) × (1/240 kHz = 4.18 µs) = 1.216 ms
When LOCO is at its lowest frequency: (9 × 32 + 10) × (1/216 kHz = 4.63 µs) = 1.380 ms

9.2.17 Sub-Clock Oscillator Wait Control Register (SOSCWTCR)

Address(es): 0008 00A3h

	b7	b6	b5	b4	b3	b2	b1	b0
	SSTS[7:0]							
Value after reset:	0	0	1	0	0	0	0	1

SOSCWTCR is used to control the waiting time until output of the signal from the sub-clock oscillator to the internal circuits starts. The oscillation stabilization wait circuit for the sub-clock oscillator measures the waiting time by counting the number of LOCO clock cycles corresponding to the setting of the SOSCWTCR register.
The oscillation stabilization wait circuit measures the waiting time and controls the clock supply within the MCU. When the sub-clock oscillator starts by setting the SOSCCR.SOSTP bit, the oscillation stabilization wait circuit starts counting the waiting time with the LOCO clock. The clock supply within the MCU is disabled over the period until counting of the set number of cycles is completed. After counting is completed, supply of the clock signal within the MCU starts and the OSCOVFSR.SOOVF flag is set to 1.
Counting of LOCO clock cycles by the oscillation stabilization wait circuit proceeds regardless of the setting of the LOCOCR.LCSTP bit. Hardware automatically controls running and stopping of the LOCO clock for measurement of the waiting time.
Values can only be written to SOSCWTCR while the SOSCCR.SOSTP bit is 1 or the OSCOVFSR.SOOVF flag is 1; do not attempt writing to SOSCWTCR if neither is the case.

The value of the SSTS[7:0] bits required for correspondence with the expected time to secure settling of oscillation by the sub-clock oscillator is obtained by using the maximum frequency for fLOCO in the formula below.

SSTS[7:0] > (tSUBOSC × (fLOCO_max) + 16)/16384
(tSUBOSC: sub-clock oscillation stabilization time; fLOCO_max: maximum frequency for fLOCO)

If tSUBOSC is 2 s and fLOCO is 264 kHz (the period is 1/3.78 µs), the formula gives SSTS[7:0] > (2 s × (264 kHz) + 16)/16384 = 32.22, so set the SSTS[7:0] bits to 33.

Waiting time:
When LOCO is at its highest frequency: (33 × 16384 – 16) × (1/264 kHz = 3.78 µs) = 2.044 s
When LOCO is at its normal frequency: (33 × 16384 + 3) × (1/240 kHz = 4.18 µs) = 2.260 s
When LOCO is at its lowest frequency: (33 × 16384 + 10) × (1/216 kHz = 4.63 µs) = 2.503 s

9.2.18 Main Clock Oscillator Forced Oscillation Control Register (MOFCR)

Address(es): 0008 C293h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	MOSEL	MODRV2[1:0]		—	—	—	MOFXIN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MOFXIN	Main Clock Oscillator Forced Oscillation	0: Oscillator is not controlled by this bit. 1: The main clock oscillator is forcedly oscillated.	R/W
b3 to b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	MODRV2[1:0]	Main Clock Oscillator Driving Ability 2 Switching	b5 b4 0 0: 20.1 to 24 MHz 0 1: 16.1 to 20 MHz 1 0: 8.1 to 16 MHz 1 1: 8 MHz	R/W
b6	MOSEL	Main Clock Oscillator Switching	0: Resonator 1: External clock input	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

As well as selecting and de-selecting forcible starting of the main clock oscillator, the setting of the MOFCR also selects the driving ability, and the oscillator or an external clock signal.

MOFXIN Bit (Main Clock Oscillator Forced Oscillation)

This bit controls forced oscillation of the main clock oscillator. Although transitions to software standby or deep software standby normally stop oscillation of the main clock oscillator, setting this bit to 1 forces oscillation by the main clock oscillator so that it can still be used as the clock source for the RTC in either standby mode.
When changing the value of the MOSCCR.MOSTP bit or MOFXIN bit, execute subsequent instructions after reading the bit and checking that its value has actually been updated (refer to (2) Notes on Writing to I/O Registers, in section 5, I/O Registers).

MODRV2[1:0] Bits (Main Clock Oscillator Driving Ability 2 Switching)

These bits switch the driving ability of the main clock oscillator.
Specify the driving ability according to the frequency of a crystal connected to the main clock oscillator.
The frequency ranges specified in the bit description of the MODRV2[1:0] bits are the reference values of the crystal with capacitive load of 8 pF. A setting value may not fit within the frequency range depending on a crystal. Use values recommended by the resonator manufacturer.
In case of a ceramic resonator, it may be better to select lower frequency range than the frequency of the resonator (for example, specify 10b instead of 01b when a ceramic resonator with the frequency range from 16.1 to 20 MHz is used). Use values recommended by the resonator manufacturer.

MOSEL Bit (Main Clock Oscillator Switching)

This bit switches the source for the main clock oscillator.

9.2.19 High-Speed On-Chip Oscillator Power Supply Control Register (HOCOPCR)

Address(es): 0008 C294h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	HOCOPCNT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	HOCOPCNT	High-Speed On-Chip Oscillator Power Supply Control	0: Turns the power supply of the HOCO on. 1: Turns the power supply of the HOCO off.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

HOCOPCNT Bit (High-Speed On-Chip Oscillator Power Supply Control)

This bit controls the power supply for the HOCO.

When this bit is set to 0, the power supply of the HOCO is turned on, enabling oscillation.

When this bit is set to 1, the power supply of the HOCO is turned off, reducing power consumption.

When setting the HOCOPCNT bit to 1, set the HOCO stop bit in the high-speed on-chip oscillator control register (HOCOCR.HCSTP) to 1 (HOCO stopped) beforehand.

After the HOCOPCNT bit is changed from 1 to 0, oscillation settling time is required before the HOCOCR.HCSTP bit is set to 0. For details, refer to section 61, Electrical Characteristics.

Do not change the value of the HOCOPCNT bit in the following cases:

- When the HOCO is selected as the clock source by the clock source select bits in system clock control register 3 (SCKCR3.CKSEL[2:0]).
- When the setting of the operating power control mode select bits in the operating power control register (OPCCR.OPCM[2:0]) is for low-speed operating mode 1 or 2.

9.2.20 CLKOUT Output Control Register (CKOCR)

Address(es): 0008 003Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CKOSTP	CKODIV[2:0]			—	CKOSEL[2:0]			—	—	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b10 to b8	CKOSEL[2:0]	CLKOUT Output Source Select	b10 b8 0 0 0: LOCO 0 0 1: HOCO 0 1 0: Main clock oscillator 0 1 1: Sub-clock oscillator 1 0 0: PLL circuit 1 1 0: PPLL circuit Settings other than above are prohibited.	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14 to b12	CKODIV[2:0]	CLKOUT Output Divisor Select	b14 b12 0 0 0: ×1/1 0 0 1: ×1/2 0 1 0: ×1/4 0 1 1: ×1/8 1 0 0: ×1/16 Settings other than above are prohibited.	R/W
b15	CKOSTP	CLKOUT Output Stop Control	0: CLKOUT pin output enabled*1 1: CLKOUT pin output stopped (fixed to the low level)	R/W

Note 1. Setting of the pin function control register and port mode register for the corresponding pin is also required.

The CKOCR register sets the clock signal for output from the CLKOUT pin.

CKOSEL[2:0] Bits (CLKOUT Output Source Select)

The CKOSEL[2:0] Bits select the clock source for output from the CLKOUT pin from among the LOCO clock, HOCO clock, main clock, sub-clock, PLL clock, and PPLL clock.

To change the clock source, start by setting the CKOSTP bit to 1. Selecting a clock source that is stopped is prohibited.

CKODIV[2:0] Bits (CLKOUT Output Divisor Select)

The CKODIV[2:0] bits select the divisor for the clock selected in the CKOSEL[2:0] bits.

To change the ratio, start by setting the CKOSTP bit to 1.

CKOSTP Bit (CLKOUT Output Stop Control)

The CKOSTP bit controls the output from the CLKOUT pin.

Setting the bit to 0 leads to output of the selected clock. Setting the bit to 1 drives the output to the low level.

Changing the value of the CKOSTP bit while the clock is oscillating may generate a glitch in the output.

9.2.21 Specific-Use Clock Control Register (PACKCR)

Address(es): 0008 0044h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	UPLLSEL	—	—	—	—	—	—	—	OUTCKSEL	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	OUTCKSEL	Ethernet-PHY External Clock (CLKOUT25M) Source Select	0: PLL circuit 1: PPLL circuit	R/W
b11 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	UPLLSEL	USB Clock (UCLK) Source Select	0: USB frequency-divided clock (UDIVCLK) 1: PPLL frequency-divided clock (PPLLDIVCLK)	R/W
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The PACKCR register selects the clock source for the Ethernet-PHY external clock (CLKOUT25M), and USB clock (UCLK).

OUTCKSEL Bit (Ethernet-PHY External Clock (CLKOUT25M) Source Select)

The OUTCKSEL bit selects the source of the Ethernet-PHY external clock (CLKOUT25M) as either the PLL or PPLL circuit.

Writing to this bit while the PLL or PPLL is oscillating is prohibited.

Also, only set this bit once after release from the reset state.

UPLLSEL Bit (USB Clock (UCLK) Source Select)

The UPLLSEL bit selects the source of the USB clock (UCLK) as either the USB frequency-divided clock (UDIVCLK) or PPLL frequency-divided clock (PPLLDIVCLK).

To switch the bit from 0 to 1, do so while oscillation by the PPLL circuit is stopped. Also, only set this bit once after a release from the reset state while the supply of the clock signal to the USB module is stopped (MSTPCRB.MSTPB19 bit = 1).

9.2.22 PPLL Control Register (PPLLCR)

Address(es): 0008 0048h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PPLSTC[5:0]						—	—	—	—	—	—	PPLIDIV[1:0]	
Value after reset:	0	0	0	1	1	1	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PPLIDIV[1:0]	PPLL Input Pulse Frequency Division Ratio Select	b1 b0 0 0: ×1/1 0 1: ×1/2 1 0: ×1/3 1 1: Setting prohibited	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13 to b8	PPLSTC[5:0]	PPLL Frequency Multiplier Setting	b13 b8 0 1 0 0 1 1: ×10.0 0 1 0 1 0 0: ×10.5 0 1 0 1 0 1: ×11.0 0 1 0 1 1 0: ×11.5 0 1 0 1 1 1: ×12.0 0 1 1 0 0 0: ×12.5 0 1 1 0 0 1: ×13.0 0 1 1 0 1 0: ×13.5 0 1 1 0 1 1: ×14.0 0 1 1 1 0 0: ×14.5 0 1 1 1 0 1: ×15.0 0 1 1 1 1 0: ×15.5 0 1 1 1 1 1: ×16.0 1 0 0 0 0 0: ×16.5 b13 b8 1 0 0 0 0 1: ×17.0 1 0 0 0 1 0: ×17.5 1 0 0 0 1 1: ×18.0 1 0 0 1 0 0: ×18.5 1 0 0 1 0 1: ×19.0 1 0 0 1 1 0: ×19.5 1 0 0 1 1 1: ×20.0 1 0 1 0 0 0: ×20.5 1 0 1 0 0 1: ×21.0 1 0 1 0 1 0: ×21.5 1 0 1 0 1 1: ×22.0 1 0 1 1 0 0: ×22.5 1 0 1 1 0 1: ×23.0 1 0 1 1 1 0: ×23.5 b13 b8 1 0 1 1 1 1: ×24.0 1 1 0 0 0 0: ×24.5 1 1 0 0 0 1: ×25.0 1 1 0 0 1 0: ×25.5 1 1 0 0 1 1: ×26.0 1 1 0 1 0 0: ×26.5 1 1 0 1 0 1: ×27.0 1 1 0 1 1 0: ×27.5 1 1 0 1 1 1: ×28.0 1 1 1 0 0 0: ×28.5 1 1 1 0 0 1: ×29.0 1 1 1 0 1 0:×29.5 1 1 1 0 1 1:×30.0 Settings other than above are prohibited.	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Writing to the PPLLCR register while the PPLLCR2.PPLLEN bit is 0 (PPLL is operating) is prohibited.

PPLIDIV[1:0] Bits (PPLL Input Pulse Frequency Division Ratio Select)

The PPLIDIV[1:0] bits select the input pulse frequency divisor of the clock source for the PPLL.
Set the PPLIDIV[1:0] bits to bring the value within the range of input frequency for the PPLL (8 MHz to 24 MHz).

PPLSTC[5:0] Bits (PPLL Frequency Multiplier Setting)

The PPLSTC[5:0] bits set the frequency multiplier for the PPLL.
Set the PPLSTC[5:0] bits to bring the value within the range of output frequency for the PPLL (120 MHz to 240 MHz).

9.2.23 PPLL Control Register 2 (PPLLCR2)

Address(es): 0008 004Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	PPLLEN
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	PPLLEN	PPLL Stop Control	0: PPLL is operating. 1: PPLL is stopped.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

PPLLEN Bit (PPLL Stop Control)

The PPLLEN bit controls operating and stopping of the PPLL.

The PPLL clock source is selectable as either the main clock oscillator or HOCO. The clock source is common with that of the PLL. Set the clock source in the PLLCR.PLLSRCSEL bit.

Selecting the main clock oscillator as the PPLL clock source in the PLLCR.PLLSRCSEL bit requires setting of the main clock oscillator wait control register (MOSCWTCR).

Start by setting the PPLLEN bit so that the PPLL operates, confirm that the OSCOVFSR.PPLOVF flag is 1, and then start using the PPLL clock.

The PPLL requires a certain amount of time for its oscillation to become stable after it is started. It also requires a certain amount of time for oscillation to stop after it has been stopped. For these reasons, the following restrictions apply to using the PPLLEN bit to start or stop the PPLL.

Notes on selecting the main clock oscillator as the PPLL clock source are listed below.

- Setting the PPLLEN bit to start the PPLL is possible regardless of the value of the OSCOVFSR.PPLOVF flag. However, regarding the time for processing to actually stop oscillation (that is, the time taken for the setting of the PPLOVF flag to become 0 after the setting to stop operation), compared with the setting to start operation when oscillation is stopped, writing to the PPLLCR2 register takes time.
- Stopping the PPLL by setting the PPLLEN bit can be done regardless of the value of the OSCOVFSR.PPLOVF flag. Writing to the PPLLCR2 register to make oscillation stop during the waiting time for it to become stable (that is, the time taken for the PPLOVF flag to be set to 1 after the setting to start operation) takes longer than the time for the processing to make the PPLL actually stop after making the setting during stable oscillation.
- To place the chip on software standby or deep software standby after making the setting to start the PPLL, start by confirming that the value of the OSCOVFSR.PPLOVF flag is 1, and only then execute the WAIT instruction.
- To place the chip on software standby or deep software standby after making the setting for the PPLL to stop, start by confirming that the value of the OSCOVFSR.PPLOVF flag is 0, and only then execute the WAIT instruction.

Writing 0 to the PPLLEN bit (making the PPLL operate) while low-speed mode 1 or 2 is selected by the operating power control mode select bits in the operating power control register (OPCCR.OPCM[2:0]) is prohibited.

9.2.24 PPLL Control Register 3 (PPLLCR3)

Address(es): 0008 004Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	PPLCK[3:0]			
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	PPLCK[3:0]	PPLL Frequency-Divided Clock (PPLLDIVCLK) Select	b3 b0 0 0 0 1: ×1/2 0 0 1 0: ×1/3 0 0 1 1: ×1/4 0 1 0 0: ×1/5 Settings other than above are prohibited.*1	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When PPLLDIVCLK is selected as the UCLK for use with the USB, do not set values other than those listed above. When PPLLDIVCLK is selected as the UCLK and the USB is not to be used, these bits are read as 0001. When writing, write 0001b to them.

PPLCK[3:0] Bits (PPLL Frequency-Divided Clock (PPLLDIVCLK) Select)

The PPLCK[3:0] bits select the frequency of the PPLL frequency-divided clock (PPLLDIVCLK). The PPLLDIVCLK clock can be selected as the USB clock (UCLK). To make these selections, refer to section 9.2.21, Specific-Use Clock Control Register (PACKCR).

When division by 3 is selected, the clock duty cycle becomes 2 to 1. When division by 5 is selected, the clock duty cycle becomes 3 to 2.

Changing the value of the PPLLCR3 register while PPLLCR2.PPLLEN is 1 (the PPLL is stopped) is prohibited.

Start by writing 0 to PPLCR2.PPLLEN (making the PPLL operate), confirm that OSCOVFSR.PPLOVF is 1 (oscillation is stable), and then change the value in the PPLLCR3 register.

New settings for the bits also must only be made while supply of the clock signal to the USB module is stopped (by setting the MSTPCRB.MSTPB19 bit to 1).

9.3 Main Clock Oscillator

There are two ways of supplying the clock signal to the main clock oscillator: connecting an oscillator or the input of an external clock signal.

9.3.1 Connecting a Crystal Resonator

Figure 9.2 shows an example of connecting a crystal.
Connect capacitors referring to the capacitive load of the crystal to be used. In addition, a damping resistor Rd should be added, if necessary. The values of capacitors and resistor vary depending on the resonator and the oscillator driving ability. Use values recommended by the resonator manufacturer. If use of an external feedback resistor (Rf) is directed by the resonator manufacturer, insert an Rf between EXTAL and XTAL by following the instruction.
When connecting a resonator to supply the clock, the frequency of the crystal must be in the frequency range of the resonator for the main clock oscillator described in Table 9.1.
When a resonator is connected, setting the MOFCR.MODRV2[1:0] bits (Main Clock Oscillator Driving Ability 2 Switching) is required.
The frequency ranges that are specified in the bit description of the MODRV2[1:0] bits are the reference values of the crystal with capacitive load of C_L = 8 pF. The setting value may not fit within the frequency range depending on a crystal. Use values recommended by the resonator manufacturer.
In case of a ceramic resonator, it may be better to select lower frequency range than the frequency of the resonator. (For example, specify 10b instead of 01b when a ceramic resonator with the frequency range of 16.1 to 20 MHz is used). Use values recommended by the resonator manufacturer.




Figure 9.2 Example of Crystal Connection

Table 9.3 Damping Resistance (Reference Values)

Frequency (MHz)	8	12	16	20	24
Rd (Ω)	0	0	0	0	0

Figure 9.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics listed in Table 9.4.




Figure 9.3 Equivalent Circuit of Crystal Resonator

Table 9.4 Crystal Characteristics (Reference Values)

Frequency (MHz)	8	12	16	20	24
R_S max (Ω)	300	100	80	50	50

9.3.2 External Clock Input

Figure 9.4 shows examples of connection of external clock input. Set the MOFCR.MOSEL bit to 1 and open the XTAL pin to operate the oscillator by inputting an external clock signal.




Figure 9.4 Example of Connection of External Clock

9.3.3 Notes on the External Clock Input

The frequency of the external clock input can only be changed while the main clock oscillator is stopped. Do not change the frequency of the external clock input while the setting of the main clock oscillator stop bit (MOSCCR.MOSTP) is 0 (making the main clock oscillator run) or that of the main clock oscillator forced oscillation bit (MOFCR.MOFXIN) is 1 (forcing the main clock oscillator to run).

9.4 Sub-Clock Oscillator

To supply a clock to the sub-clock oscillator, connect a crystal resonator.

9.4.1 Connecting 32.768-kHz Crystal Resonator

To supply a clock to the sub-clock oscillator, connect a 32.768-kHz crystal resonator, as shown in Figure 9.5.
A damping resistor Rd should be added, if necessary. Since the resistor values vary depending on the resonator and the oscillation driving ability, use values recommended by the resonator manufacturer. If use of an external feedback resistor (Rf) is directed by the resonator manufacturer, insert an Rf between XCIN and XCOUT by following the instruction.
When connecting a resonator to supply the clock, the frequency of the resonator should be in the frequency range of the resonator for the sub-clock oscillator described in Table 9.1.




Figure 9.5 Connection Example of 32.768-kHz Crystal Resonator

Figure 9.6 shows an equivalent circuit for the 32.768-kHz crystal resonator. Use a crystal resonator that has the characteristics listed in Table 9.5.




Figure 9.6 Equivalent Circuit for Crystal Resonator

Table 9.5 Crystal Resonator Characteristics (Reference Values)

Frequency (kHz)	32.768 (Low Clock Loads)	32.768 (Standard Clock Loads)
R_S max (kΩ)	60	60

9.4.2 Handling of Pins when Sub-Clock is Not Used

If the sub-clock is not in use, connect the XCIN pin to VSS via a resistor (to pull VSS down) and leave the XCOUT pin open-circuit as shown in Figure 9.7.
In addition, if an oscillator is not connected, set the sub-clock oscillator stop bit (SOSCCR.SOSTP) to 1 (stopping the oscillator) and the sub-clock oscillator control bit in RTC control register 3 (RCR3.RTCEN) to 0 (stopping the sub-clock oscillator). The value of some RTC registers related to the sub-clock will be undefined after a cold start. Accordingly, be sure to set these bits after a cold start.




Figure 9.7 Pin Handling when Sub-Clock is Not Used

9.5 Oscillation Stop Detection Function

9.5.1 Oscillation Stop Detection and Operation after Detection

The oscillation stop detection function is used to detect the main clock oscillator stop and to supply LOCO clock pulses from the low-speed on-chip oscillator as the system clock source instead of the main clock or PLL clock. When the HOCO is selected as the clock source for the PLL and the PLL clock is selected as the system clock, the system clock is not switched to the LOCO even if stopping of the main clock is detected.

An oscillation stop detection interrupt request can be generated when an oscillation stop is detected. In addition, the MTU and GPTW output can be forcedly driven to the high-impedance on the detection. For details, refer to section 24, Multi-Function Timer Pulse Unit 3 (MTU3a), section 25, Port Output Enable 3 (POE3a), section 26, General PWM Timer (GPTW), and section 27, GPTW Port Output Enable (POEG).

In the MCU, the input clock remaining at a given level over a certain period due, for example, to a malfunction of the main clock oscillator, is the criterion to detect stopping of the main clock. For details of the detection period, refer to Table 61.59, Oscillation Stop Detection Circuit Characteristics.

When an oscillation stop is detected, the main clock or PLL clock selected by the clock source select bits (SCKCR3.CKSEL[2:0]) is switched to the LOCO clock by the corresponding selectors in the former stage.

Therefore, on detection of oscillation stopping while the PLL clock or system clock is selected as the source of the main clock, the system clock source is switched to the LOCO clock without a change of CKSEL[2:0].

Even when stopping of oscillation is detected while the PPLL frequency-divided clock is selected by the PACKCR.UPLLSEL bit, the setting of the PACKCR.UPLLSEL bit does not change and the source of the UCLK remains the PPLL clock. Note that the frequency becomes a special frequency (the frequency of free-running oscillation).

Switching between the main clock and LOCO clock or between the PLL clock and LOCO clock is controlled by the oscillation stop detection flag (OSTDSR.OSTDF). The clock source is switched to the LOCO clock when the OSTDF flag is 1, and is switched to the main clock or PLL clock again when the OSTDF flag is set to 0. At this time, if the main clock or PLL clock is selected with the CKSEL[2:0] bits, the OSTDF flag cannot be set to 0. To switch the clock source to the main clock or PLL clock again after the oscillation stop detection, set the CKSEL[2:0] bits to a clock source other than the main clock or PLL clock and clear the OSTDF flag to 0. After that, check that the OSTDF flag is not 1, and then set the CKSEL[2:0] bits to the main clock or PLL clock after the specified oscillation settling time has elapsed.

After a reset is released, the main clock oscillator is stopped and the oscillation stop detection function is disabled. To enable the oscillation stop detection function, activate the main clock oscillator and write 1 to the oscillation stop detection function enable bit (OSTDCR.OSTDE) after confirming that the OSCOVFSR.MOOVF flag or OSCOVFSR.PLOVF flag have been set to 1.

The oscillation stop detection function is provided against the main clock stop by an external cause. Therefore, the oscillation stop detection function should be disabled before the main clock oscillator is stopped by the software or a transition is made to software standby mode or deep software standby mode.

The clocks that are switched to the LOCO clock by the oscillation stop detection are: the main clock, PLL clock, CAC main clock (CACMCLK), and CAN clock (CANMCLK), which are provided as the system clock sources. The main clock as the RTC main clock source (RTCMCLK) is not switched to the LOCO clock.

Note that the frequencies of the derived clock signals after switching to the LOCO depends on the settings of the system clock control registers (SCKCR, SCKCR2, or SCKCR3).

Figure 9.8 shows an example of a flowchart for initialization of the oscillation stop detection function.





Figure 9.8 Flowchart Example for Initialization of Oscillation Stop Detection Function



Note: On return from the oscillation-stopped state, the factor responsible for stopping the main clock oscillation circuit must be removed on the user system to allow the return of oscillation.

Figure 9.9 Flowchart Example for Recovery from Detection of Oscillator Stop

9.5.2 Oscillation Stop Detection Interrupts

An oscillation-stop detection interrupt (OSTDI) will be generated if the oscillation-stop detection flag (OSTDSR.OSTDF) becomes 1 while the oscillation-stop detection interrupt enable bit in the oscillation stop detection control register (OSTDCR.OSTDIE) is 1 (enabling interrupt generation on oscillation stop detection). At this time, the port output enable 3 (POE) and the GPTW port output enable (POEG) modules are notified that the main clock oscillator has stopped. On accepting the notification of the oscillation stop, the POE sets the OSTST high-impedance flag in input level control/status register 6 (ICSR6.OSTSTF) to 1. After the oscillation stop is detected, wait for at least 10 cycles of PCLKB before writing to this ICSR6.OSTSTF flag. When the OSTDSR.OSTDF flag requires clearing, do so after clearing the oscillation-stop detection interrupt enable bit in the oscillation stop detection control register (OSTDCR.OSTDIE). Wait for at least two cycles of PCLKB clock before again setting the OSTDCR.OSTDIE bit to 1. According to the number of cycles for access to read out a given I/O register, waiting time longer than two cycles of PCLKB may have to be secured.

In response to the notification of the main clock oscillator having stopped, the POEG also sets the oscillation stop detection flags (POEGGn.OSTPF (n = A to D)) in the POEG group n setting registers to 1.

If the oscillation stop detection interrupt is to be used as a non-maskable interrupt, since non-maskable interrupts are disabled in the initial state after a reset release, set the corresponding bit in the NMIER register to 1 by software to enable non-maskable interrupts. If it is to be used as a maskable interrupt, do not change the value of the NMIER register from the value after a reset. For details, refer to section 15, Interrupt Controller (ICUD).

9.6 PLL Circuit

The PLL and PPLL circuits are capable of multiplying the frequency of the clock signal from the oscillator.

9.7 Internal Clock

Clock sources of internal clock signals are the main clock, sub-clock, HOCO clock, LOCO clock, PLL clock, PPLL clock, dedicated clock for the IWDT, and the JTAG external clock. The internal clocks listed in Table 9.6 are produced from these sources.

Frequencies of the internal clocks are set by the combination of the divisors selected by the FCK[3:0], ICK[3:0], BCK[3:0], PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits in SCKCR, the BCLKDIV bit in BCKCR, the UCK[3:0] bits in SCKCR2, PPLCK[3:0] bits in PPLLCR3, CKODIV[2:0] bits in CKOCR, the clock source selected by the CKSEL[2:0] bits in SCKCR3, the PLLSRCSEL bit in PLLCR, the EPLLSEL, UPLLSEL and OUTCKSEL bit in PACKCR, the bits that select the frequency of the PLL circuit (STC[5:0] and PLIDIV[1:0] in PLLCR), the HCFRQ[1:0] bits in HOCOCR2, and the bits that select the frequency of the PPLL circuit (PPLSTC[5:0] and PPLIDIV[1:0] in PPLLCR). If the value of any of these bits is changed, subsequent operation will be at the frequency determined by the new value.

Table 9.6 Internal Clocks and Supply Destination Modules (1/2)

	Type of Internal Clock	Clock Name	Supply Destination Module
1	System clock	ICLK	CPU, code flash memory, RAM, ICU, BSC, DMAC, DTC, EXDMAC, MPU
2	Peripheral module clocks	PCLKA	MTU, SCI7 to SCI11, RSPI, ETHERC, EDMAC, GLCDC, DRW2D, PMGI, GPTW
		PCLKB	TPU, PPG, TMR, CMT, CMTW, RTC, WDT, IWDT, SCI12, SCI0 to SCI6, RIIC, CAN, USB, SDHI, MMCIF, QSPI, PDC, S12AD, R12DA, TEMPS, CRC, DOC, CAC, TSIP, standby RAM, I/O, MPC, ICU, POE3, POEG, SSIE
		PCLKC	S12AD (unit 0)
		PCLKD	S12AD (unit 1)
3	Flash-IF clock	FCLK	Data flash memory, code flash memory
4	External bus clock	BCLK	BSC, I/O
5	SDRAM clock	SDCLK	I/O
6	USB clock	UCLK	USB
7	Ethernet-PHY external clock	CLKOUT25M	I/O
8	CLKOUT clock	CLKOUT	I/O
9	CAN clock	CANMCLK	CAN
10	CAC clocks	CACMCLK (Main clock)	CAC
		CACSCLK (Sub clock)	
		CACHCLK (HOCO clock)	
		CACLCLK (LOCO clock)	
		CACILCLK (IWDT-dedicated clock)	
		CACUCLK (CACUSB clock)	
		CACCLKOUT25M (CACCLKOUT25M clock)	

Table 9.6 Internal Clocks and Supply Destination Modules (2/2)

	Type of Internal Clock	Clock Name	Supply Destination Module
11	RTC clocks	RTCMCLK (Main clock)	RTC
		RTCSCLK (Sub clock)	
12	IWDT-dedicated clock	IWDTCLK	IWDT, CAC
13	JTAG clock	JTAGTCK	Boundary scan

9.7.1 System Clock

The system clock (ICLK) is used as the operating clock of the CPU, DMAC, DTC, code flash memory, and RAM.
The ICLK frequency is specified by the ICK[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, the PLLSRCSEL, STC[5:0], and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2.

9.7.2 Peripheral Module Clock

The peripheral module clocks (PCLKA, PCLKB, PCLKC, and PCLKD) are the operating clocks for use by peripheral modules.
The frequency of the given clock is specified by the PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, the PLLSRCSEL, STC[5:0], and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2. The peripheral module clocks can be set to frequencies above that of the system clock.

9.7.3 Flash-IF Clock

The flash-interface clock (FCLK) is used as the operating clock for the flash-memory interfaces. That is, FCLK is used for programming and erasure of the code flash memory and data flash memory, and reading from the data flash memory.
The FCLK frequency is specified by the FCK[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, and the PLLSRCSEL, STC[5:0], and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2.

9.7.4 External Bus Clock

The external bus clock (BCLK) is an operating clock for the external bus controller and EXDMAC. It is also output externally from the BCLK pin to the external bus. When the external bus is enabled, P53 that is function-multiplexed with the BCLK pin cannot be used as an I/O port.
BCLK can be output from the BCLK pin by setting the SCKCR.PSTOP1 bit to 0 and setting the external bus enable bit in the system control register 0 (SYSCR0.EXBE) to 1. Make sure that modification of the SYSCR0.EXBE bit to 1 must always be performed while the PSTOP1 bit in SCKCR is 1.
When the BCKCR.BCLKDIV bit is set to 1, the BCLK clock divided by 2 is output from the BCLK pin.
The BCLK frequency is specified by the BCK[3:0] bits in SCKCR, the CKSEL[2:0] bits in SCKCR3, and the PLLSRCSEL, STC[5:0], and PLIDIV[1:0] bits in PLLCR, and the HCFRQ[1:0] bits in HOCOCR2.
A frequency higher than the system clock (ICLK) should not be set for the BCLK.

9.7.5 SDRAM Clock

The SDRAM clock (SDCLK) is an operating clock for the external bus controller. It is output externally from the SDCLK pin for the SDRAM that is connected to the external bus.
When the SCKCR.PSTOP0 bit is set to 0 and the SDCLK enable bit (SDCLKE) in the external bus control register 1 (PFBCR1) is set to 1 (enabling SDCLK output), it selects output of SDCLK on the SDCLK pin. When changing the value of the PFBCR1.SDCLKE bit, make sure that the value of the SCKCR.PSTOP0 bit is 1.
The SDCLK clock frequency is specified by the SCKCR.BCK[3:0], SCKCR3.CKSEL[2:0], PLLCR.PLLSRCSEL, STC[5:0], and PLIDIV[1:0], and HOCOCR2.HCFRQ[1:0] bits.
A frequency higher than the system clock (ICLK) should not be set for the SDCLK

9.7.6 USB Clock

The USB clock (UCLK) is used as the operating clock for USB.
The settings of the following bits determine the frequency of the UCLK:
SCKCR2.UCK[3:0], SCKCR3.CKSEL[2:0], PLLCR.PLLSRCSEL, STC[5:0], PLIDIV[1:0], PPLLCR3.PPLCK[3:0], PACKCR.UPLLSEL, PPLLCR.PPLSTC[5:0], and PPLIDIV[1:0]. The UCLK frequency must be set to 48 MHz.

9.7.7 Ethernet-PHY External Clock

The Ethernet-PHY external clock (CLKOUT25M) is the external output clock for the Ethernet-PHY chip.
CLKOUT25M can be externally output from the CLKOUT25M pin.
The settings of the following bits determine the frequency of the CLKOUT25M:
PLLCR.PLLSRCSEL, PACKCR.OUTCKSEL, PLLCR.PLIDIV[1:0], STC[5:0], PPLLCR.PPLIDIV[1:0], PPLSTC[5:0], and HOCOCR2.HCFRQ[1:0].
A clock signal produced by frequency-dividing the signal from the PLL or PPLL by 8 is generated. The settings are required to result in a frequency of 25 MHz for the CLKOUT25M.

9.7.8 CLKOUT Clock

The CLKOUT clock (CLKOUT) signal can be externally output from the CLKOUT pin.
The settings of the CKOCR.CKOSEL[2:0] and CKODIV[2:0] bits determine the frequency of the CLKOUT signal.

9.7.9 CAN Clock

The CAN clock (CANMCLK) is an operating clock for the CAN.
CANMCLK is generated by the main clock oscillator.

9.7.10 CAC Clock (CACCLK)

The CAC clock (CACCLK) is an operating clock for the CAC.
The CACCLK is selectable from among
CACMCLK generated by the main clock oscillator; CACSCLK generated by the sub-clock oscillator; CACHCLK generated by the high-speed on-chip oscillator; CACLCLK generated by the low-speed on-chip oscillator; CACILCLK generated by the IWDT on-chip oscillator; PCLKB that is provided to peripheral modules; CACUCLK that is provided as the USB clock; and CACCLKOUT25M that is the Ethernet-PHY external clock.

9.7.11 RTC Clock

The RTC clock (RTCSCLK, RTCMCLK) is the operating clock for the RTC.
RTCSCLK is generated by the sub-clock oscillator, and RTCMCLK is generated by the main clock oscillator.

9.7.12 IWDT-Dedicated Clock

The IWDT-dedicated clock (IWDTCLK) is the operating clock for the IWDT.
IWDTCLK is internally generated by the IWDT-dedicated on-chip oscillator.

9.7.13 JTAG Clock

The JTAG clock (JTAGTCK) is the operating clock for the JTAG.
JTAGTCK is generated by the JTAG external clock (TCK).

9.8 Clock Source Switching

In this MCU, the clock signal from the LOCO, which oscillates during release from the reset state, is used to start the fetching of CPU instructions after the internal reset time (tRESWT) has elapsed. After that, set up the clock to which the CPU will be switched while it is still driven by the LOCO, and read the oscillation stabilization flag register to confirm that oscillation of the given clock signal is stable before switching to the selected clock source.

(1) Example of procedure for settings to switch the system clock source from the LOCO to the PLL (clock source for the PLL: main clock) after release from an internal reset

1. After release from the internal reset state, set the driving ability by writing to the MODRV2[1:0] bits in the MOFCR register.
2. Set the oscillation settling time for the main clock oscillator by writing to the MSTS[7:0] bits in the MOSCWTCR register.
3. Make the main clock oscillator run by setting the MOSTP bit in the MOSCCR register.
4. Set the frequency multiplication factor in the PLLCR register (the initial setting for the PLL clock source selects the main clock oscillator).
5. Select PLL operation by writing to the PLL stop control bit in the PLLCR2 register.
6. Confirm that the PLL clock has become stable by reading the PLOVF flag in the OSCOVFSR register.
7. Change the clock signal from the LOCO clock to the PLL clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.

(2) Example of procedure for settings to switch the system clock source from the LOCO to the PLL (clock source for the PLL: HOCO) after release from an internal reset

1. After release from the internal reset state, set the frequency by writing to the HCFRQ[1:0] bits in the HOCOCR2 register.
2. Make the HOCO clock run by setting the HCSTP bit in the HOCOCR register (the initial value depends on the value of the OFS1.HOCOEN bit; if the OFS1.HOCOEN bit is 0, an explicit setting to make the HOCO clock run is not required. The oscillation settling time for the HOCO is 25 cycles of the LOCO).
3. Set the frequency multiplication factor and set the HOCO clock as the PLL clock source by writing to the PLLCR register.
4. Select PLL operation by writing to the PLL stop control bit in the PLLCR2 register.
5. Confirm that the PLL clock has become stable by reading the PLOVF flag in the OSCOVFSR register.
6. Change the clock signal from the LOCO clock to the PLL clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.

(3) Example of procedure for settings to switch the system clock source from the LOCO to the main clock after release from an internal reset

1. After release from the internal reset state, set the driving ability by writing to the MODRV2[1:0] bits in the MOFCR register.
2. Set the oscillation settling time for the main clock oscillator by writing to the MSTS[7:0] bits in the MOSCWTCR register.
3. Make the main clock oscillator run by setting the MOSTP bit in the MOSCCR register.
4. Confirm that the main clock has become stable by reading the MOOVF flag in the OSCOVFSR register.
5. Change the clock signal from the LOCO clock to the main clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.

(4) Example of procedure for settings to switch the system clock source from the LOCO to the HOCO after release from an internal reset

1. After release from the internal reset state, set the frequency by writing to the HCFRQ[1:0] bits in the HOCOCR2 register.
2. Make the HOCO clock run by setting the HCSTP bit in the HOCOCR register (the initial value depends on the value of the OFS1.HOCOEN bit; if the OFS1.HOCOEN bit is 0, an explicit setting to make the HOCO clock run is not required. The oscillation settling time for the HOCO is 25 cycles of the LOCO).
3. Confirm that the HOCO clock has become stable by reading the HCOVF flag in the OSCOVFSR register.
4. Change the clock signal from the LOCO clock to the HOCO clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.

(5) An example of settings to change the system clock from that from the LOCO to that from the PLL (clock source: main clock) and of the PPLL frequency-divided clock being selected as the USB clock after release from an internal reset is given below.

1. After release from the internal reset state, set the driving ability by writing to the MODRV2[1:0] bits in the MOFCR register.
2. Set the oscillation settling time for the main clock oscillator by writing to the MSTS[7:0] bits in the MOSCWTCR register.
3. Make the main clock oscillator run by setting the MOSTP bit in the MOSCCR register.
4. Set the source of the UCLK as the PPLLDIVCLK in the UPLLSEL bit of the PACKCR register.
5. Set the frequency multiplication factor in the PLLCR register (the initial setting for the PLL clock source selects the main clock oscillator).
6. Select PLL operation by writing to the PLL stop control bit in the PLLCR2 register.
7. Confirm that the PLL clock has become stable by reading the PLOVF flag in the OSCOVFSR register.
8. Change the clock signal from the LOCO clock to the PLL clock by writing to the CKSEL[2:0] bits in the SCKCR3 register.
9. Set the frequency multiplier in the PPLLCR register.
10. Select PPLL operation by writing to the PPLL stop control bit in the PPLLCR2 register.
11. Confirm that the PPLL clock has become stable by reading the PPLOVF flag in the OSCOVFSR register.
12. Set the frequency divisor for the PPLLDIVCLK in the PPLLCR3 register.
13. Change the setting of the MSTPB19 bit in the MSTPCRB register to release the USB module from the stopped state.

9.9 Operations Linked by the ELC

9.9.1 Event Signal Output to the ELC

The clock generation circuit is capable of operation linked with another module set in advance when its interrupt request signal is used as an even signal by the event link controller (ELC) on detection of stopping of the main clock oscillation. The clock generation circuit outputs the event signal regardless of the setting of the corresponding oscillation stop detection interrupt enable bit (OSTDCR.OSTDIE). For details, refer to section 21, Event Link Controller (ELC).

9.9.2 Clock Source Switching on Reception of the Event Signal from the ELC

The clock generation circuit is capable of switching the clock source to the low-speed on-chip oscillator in response to the event set in advance when the event specified in the ELSRn register of the ELC occurs.
While this function is in use, clock source switching on return from sleep mode cannot be used. For details, refer to section 11.2.7, Sleep Mode Return Clock Source Switching Register (RSTCKCR).

9.10 Usage Notes

9.10.1 Notes on Clock Generation Circuit

(1) The frequencies of the system clock (ICLK), peripheral module clock (PCLKA to PCLKD), flash-IF clock (FCLK), external bus clock (BCLK), and SDRAM clock (SDCLK) supplied to each module change according to the settings of SCKCR. Each frequency should meet the following:
Select each frequency that is within the operation guaranteed range of clock cycle time (tcyc) specified in AC characteristics of electrical characteristics.
The frequencies must not exceed the ranges listed in Table 9.1.
The peripheral modules operate on the PCLKB and PCLKA. Note therefore that the operating speed of modules such as the timer and SCI varies before and after the frequency is changed.
Furthermore, PCLKC (unit 0) and PCLKD (unit 1) are available as clocks for the A/D converter.
Do not set a higher frequency than PCLKB, which serves as the operating clock of the A/D converter.

(2) The following relation is required between the frequencies of the system clock (ICLK) and external bus clock (BCLK).
ICLK: BCLK = N: 1 (N: integer) and ICLK ≥ BCLK.
Also, the following relation is required between the frequencies of the peripheral module clocks.
PCLKA ≥ PCLKB; PCLKB ≥ PCLKC; PCLKB ≥ PCLKD

(3) Do not change the clock frequency during external bus access. Furthermore, when access via the external bus is to start after a change to the clock frequency, only start access via the bus after confirming that the change to the frequencies has been completed.

(4) If the clock frequency is to be changed by modifying the value of SCKCR, SCKCR2, SCKCR3, or BCKCR register, wait for writing of the value to the register to be complete and the new frequency to be stable before starting subsequent processing. For the procedure to confirm the completion of writing to I/O registers, refer to (2) Notes on Writing to I/O Registers, in section 5, I/O Registers.

9.10.2 Note on Rewriting the SCKCR3 Register

When the SCKCR3.CKSEL[2:0] bits have been rewritten, the clock output is temporarily stopped to prevent the switch of the clock source from generating a clock pulse of short duration (glitch). The interrupt controller and event link controller may not detect the following signals that were input during this period.

(1) An external pin interrupt or NMI pin interrupt with a pulse width shorter than 4 cycles of the PCLKB after the switch while the PCLKB frequency is the 1/1 of the clock source (the SCKCR.PCKB[3:0] bits are 0000b).

(2) An external pin interrupt or NMI pin interrupt with a pulse width shorter than 2.5 cycles of the PCLKB after the switch while the PCLKB frequency is the 1/2 of the clock source (the SCKCR.PCKB[3:0] bits are 0001b).

(3) An RTC periodic interrupt or RTC periodic event output when the SCKCR3.CKSEL[2:0] bits are changed to “011b” (sub-clock) while the count source of the RTC is set to the sub-clock (RCR4.RCKSEL bit is 0).

(4) An RTC periodic interrupt or RTC periodic event output when the SCKCR3.CKSEL[2:0] bits are changed to the value other than “100b” (PLL circuit) while the count source of the RTC is set to the main clock (RCR4.RCKSEL bit is 1).

When the external pin interrupt or NMI pin interrupt is in use, input the signal with enough pulse width to exceed the time condition described in (1) and (2). When the RTC periodic interrupt or RTC periodic event output is in use, switch the clock source after a periodic interrupt is generated and before the next periodic interrupt is generated.

9.10.3 Notes on Resonator

Since various resonator characteristics relate closely to the user's board design, adequate evaluation is required on the user side before use, referencing the resonator connection example shown in this section. The circuit constants for the resonator depend on the resonator to be used and the stray capacitance of the mounting circuit. Therefore, the circuit constants should be determined in full consultation with the resonator manufacturer. The voltage to be applied between the resonator pins must be within the absolute maximum rating.

9.10.4 Notes on Board Design

When using a crystal resonator, place the resonator and its load capacitors as close to the XTAL and EXTAL pins as possible. Other signal lines should be routed away from the oscillation circuit as shown in Figure 9.10 to prevent electromagnetic induction from interfering with correct oscillation.




Figure 9.10 Notes on Board Design for Oscillation Circuit (Applies to the Sub-Clock Oscillator, in Case of the Main Clock Oscillator)

9.10.5 Notes on Resonator Connect Pin

When the main clock is not used, the EXTAL and XTAL pins can be used as general ports P36 and P37. When they are used as the general ports, the main clock should be stopped (MOSCCR.MOSTP should be set to 1 and MOFCR.MOFXIN should be set to 0). However, with the system using the main clock, the EXTAL (P36) and XTAL (P37) pins should not be used as output ports.
For the values of registers related to port settings, refer to Table 23.35, Register Settings.
Furthermore, since the main clock becomes essential if the function indicated below is in use, design the board so that both pins can be used for the main clock signal.


- Programming of flash memory in boot mode (USB interface)*1

Note 1. For the conditions on the oscillator in the various modes, refer to (7) in section 60.20, Usage Notes.

9.10.6 Notes on Sub-Clock Oscillator

The sub-clock can be used as the system clock, as the source to drive counting by the realtime clock, or as both. Accordingly, take note of the following limitations and points for caution regarding the settings, including when the sub-clock is not in use.


- To select the sub-clock as the system clock, set the SOSCCR.SOSTP bit; to set the sub-clock as the source to drive counting by the realtime clock, use the SOSCCR.SOSTP and RCR3.RTCEN bits. Furthermore, when the sub-clock is to be used as the clock source for counting by the realtime clock, the SOSCWTCR.SSTS[7:0] bits must be set to 00000000b after the oscillation stabilization waiting time has elapsed once the sub-clock has started oscillating.
- Make initial settings according to the example flowchart shown in Figure 9.11 when the sub-clock is to be used as the system clock as well as the source to drive counting by the realtime clock or when the sub-clock is only to be used as the source to drive counting by the realtime clock. And then, follow the clock setting procedure described in section 33.3.2, Clock and Count Mode Setting Procedure.



Note 1. If the RCR3.RTCDV[2:0] bits are set in this step, re-setting is not required in the clock setting procedure in section 33.3.2, Clock and Count Mode Setting Procedure.

Figure 9.11 Example of Initialization Flowchart When Sub-Clock is Used as the Source to Drive Counting by the Realtime Clock

- Make initial settings according to the example flowchart shown in Figure 9.12 when the sub-clock is only to be used as the system clock.



Note 2. If the RCR3.RTCDV[2:0] bits are set in this step, re-setting is not required in the clock setting procedure in section 33.3.2, Clock and Count Mode Setting Procedure.

Figure 9.12 Example of Initialization Flowchart When Sub-Clock is Used Only as the System Clock

- Make initial settings according to the example flowchart shown in Figure 9.13 when the sub-clock is not used.




Figure 9.13 Example of Initialization Flowchart When Sub-Clock is Not Used

- When the sub-clock is used as the system clock, even if the RCR3.RTCEN bit is set to 1 and the sub-clock is already oscillating, wait for the OSCOVFSR.SOOVF flag to be set to 1 after the SOSCCR.SOSTP bit changes from 1 (stopped) to 0 (operating) before starting to use the sub-clock as the system clock.
- The state of the sub-clock control circuit is undefined after a cold start so the sub-clock must be initialized whether or not it is to be used. Setting both the SOSCCR.SOSTP bit and the RCR3.RTCEN bit to the “stopped” setting will initialize the control circuit. For initialization of the RCR3.RTCEN bit, refer to section 33, Realtime Clock (RTCd).
- For the sub-clock oscillator to operate, the RCR3.RTCDV[2:0] bits must also be set. This setting must be made while the sub-clock oscillator is stopped. Writing to these bits during operation is prohibited.
- If the RCR3.RTCEN bit is modified after the SOSCCR.SOSTP bit is modified, or if the SOSCCR.SOSTP bit is modified after the RCR3.RTCEN bit is modified, make sure that first modified bit has been rewritten before the subsequent bit is modified.

9.10.7 Notes on Using a Low CL Crystal Unit

When the RCR3.RTCDV[2:0] bits are 001b (drive capacity for low CL), the oscillator is susceptible to noise. Especially when the signal level of any pin near the XCIN or XCOUT pin is changed, the oscillation accuracy of the sub-clock oscillator may be affected. The accuracy is affected differently depending on the board traces and how the signal level of any pin near the XCIN or XCOUT pin is changed. When designing a board using a low CL crystal unit, refer to the application note “Design Guide for Low CL Sub-clock Circuits” (R01AN1187EJ) to reduce the influence from noise. The following are examples that may significantly affect oscillation accuracy:

(1) When connecting an on-chip debugging emulator to the FINED pin

Since the FINED pin (FINE interface pin) is near the XCIN and XCOUT pins, the oscillation accuracy of the sub-clock oscillator is affected when using the FINED pin in debugging. When using the FINED pin in debugging, set the RCR3.RTCDV[2:0] bits to 001b (drive capacity for low CL) and debug at the room temperature.

(2) When supplying an external clock to the main clock oscillator

When inputting an external clock to the EXTAL pin, the oscillation accuracy of the sub-clock oscillator may be affected. When inputting an inverted external clock to the XTAL pin, the oscillation accuracy will be affected more significantly.

9.10.8 Notes on Changing the ICLK Frequency

To change the ICLK frequency from less than 70 MHz to 70 MHz or higher such that the ratio of the frequency after the change to that before the change is greater than four, start by setting the frequency to one quarter of the intended frequency, wait for 3 µs, and then change it to the intended frequency.
To change the ICLK frequency from 70 MHz or higher to less than 70MHz such that the ratio of frequency after the change to that before the change becomes less than one quarter, start by setting the frequency to one quarter of the frequency before the change, wait for 3 µs, and then change it to the intended frequency.
Examples of the respective procedures for changing the ICLK frequency are shown in Figure 9.14 and Figure 9.15.




Figure 9.14 Example of Changing the ICLK from the LOCO Clock (240 kHz) to 120 MHz for the PLL Clock (240 MHz) through Division by Two




Figure 9.15 Example of Changing the ICLK from 120 MHz for the PLL Clock (240 MHz) through Division by Two to the LOCO Clock (240 kHz)

10. Clock Frequency Accuracy Measurement Circuit (CAC)

10.1 Overview

The clock frequency accuracy measurement circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock to be used as a measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range.
When measurement is completed or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.
Table 10.1 lists the specifications of the CAC and Figure 10.1 shows a block diagram of the CAC.

Table 10.1 CAC Specifications

Item	Description
Measurement target clocks	The frequency of the following clocks can be measured. • Main clock • Sub-clock • HOCO clock • LOCO clock • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock B (PCLKB) • USB clock (UCLK) • External clock for the Ethernet-PHY (CLKOUT25M)
Measurement reference clocks	• External clock input to the CACREF pin • Main clock • Sub-clock • HOCO clock • LOCO clock • IWDT-dedicated clock (IWDTCLK) • Peripheral module clock B (PCLKB) • USB clock (UCLK) • External clock for the Ethernet-PHY (CLKOUT25M)
Selectable function	Digital filter function
Interrupt sources	• Measurement end interrupt • Frequency error interrupt • Overflow interrupt
Low power consumption function	Module stop state can be set.




Figure 10.1 CAC Block Diagram

Table 10.2 shows the pin configuration of the CAC.

Table 10.2 Pin Configuration of CAC

Pin Name	I/O	Function
CACREF	Input	Measurement reference clock input pin

10.2 Register Descriptions

10.2.1 CAC Control Register 0 (CACR0)

Address(es): CAC.CACR0 0008 B000h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	CFME
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CFME	Clock Frequency Measurement Enable	0: Clock frequency measurement is disabled. 1: Clock frequency measurement is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

CFME Bit (Clock Frequency Measurement Enable)

This bit specifies whether clock frequency measurement is enabled or disabled.

When rewriting this bit, more time is required than other bits for the new value to be reflected in the register. Further write access to this bit are ignored until the current write access is reflected in the register. Read the bit to confirm that the rewrite has been reflected in the register.

10.2.2 CAC Control Register 1 (CACR1)

Address(es): CAC.CACR1 0008 B001h

	b7	b6	b5	b4	b3	b2	b1	b0
	EDGES[1:0]		TCSS[1:0]		FMCS[2:0]			CACREFE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CACREFE	CACREF Pin Input Enable	0: CACREF pin input is disabled. 1: CACREF pin input is enabled.	R/W
b3 to b1	FMCS[2:0]	Measurement Target Clock Select	b3 b1 0 0 0: Main clock 0 0 1: Sub-clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock B (PCLKB) 1 1 0: USB clock (UCLK) 1 1 1: External clock for the Ethernet-PHY (CLKOUT25M)	R/W
b5, b4	TCSS[1:0]	Timer Count Clock Source Select	b5 b4 0 0: No division 0 1: ×1/4 clock 1 0: ×1/8 clock 1 1: ×1/32 clock	R/W
b7, b6	EDGES[1:0]	Valid Edge Select	b7 b6 0 0: Rising edge 0 1: Falling edge 1 0: Both rising and falling edges 1 1: Setting prohibited	R/W

Note: Set the CACR1 register when the CACR0.CFME bit is 0.

CACREFE Bit (CACREF Pin Input Enable)

This bit specifies whether the CACREF pin input is enabled or disabled.

FMCS[2:0]Bits (Measurement Target Clock Select)

These bits select the measurement target clock whose frequency is to be measured.

TCSS[1:0] Bits (Timer Count Clock Source Select)


These bits select the count clock source for the clock frequency accuracy measurement circuit.

EDGES[1:0]Bits (Valid Edge Select)

These bits select the valid edge for the reference signal.

10.2.3 CAC Control Register 2 (CACR2)

Address(es): CAC.CACR2 0008 B002h



Bit	Symbol	Bit Name	Description	R/W
b0	RPS	Reference Signal Select	0: CACREF pin input 1: Internal clock (internally generated signal)	R/W
b3 to b1	RSCS[2:0]	Measurement Reference Clock Select	b3 b1 0 0 0: Main clock 0 0 1: Sub-clock 0 1 0: HOCO clock 0 1 1: LOCO clock 1 0 0: IWDT-dedicated clock (IWDTCLK) 1 0 1: Peripheral module clock B (PCLKB) 1 1 0: USB clock (UCLK) 1 1 1: External clock for the Ethernet-PHY (CLKOUT25M)	R/W
b5, b4	RCDS[1:0]	Measurement Reference Clock Frequency Division Ration Select	b5 b4 0 0: ×1/32 clock 0 1: ×1/128 clock 1 0: ×1/1024 clock 1 1: ×1/8192 clock	R/W
b7, b6	DFS[1:0]	Digital Filter Select	b7 b6 0 0: Digital filtering is disabled. 0 1: The sampling clock for the digital filter is the measurement target clock. 1 0: The sampling clock for the digital filter is the measurement target clock divided by 4. 1 1: The sampling clock for the digital filter is the measurement target clock divided by 16.	R/W

Note: Set the CACR2 register when the CACR0.CFME bit is 0.

RPS Bit (Reference Signal Select)

This bit selects whether to use the CACREF pin input or an internal clock (internally generated signal) as the reference signal.

RSCS[2:0]Bits (Measurement Reference Clock Select)

These bits select the clock source for generating the measurement reference clock.

RCDS[1:0]Bits (Measurement Reference Clock Frequency Division Ration Select)

These bits select the frequency division ratio of the measurement reference clock.

DFS[1:0]Bits (Digital Filter Select)

The setting of these bits enables or disables the digital filter and selects its sampling clock.

10.2.4 CAC Interrupt Request Enable Register (CAICR)

Address(es): CAC.CAICR 0008 B003h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	OVFFCL	MENDFCL	FERRFCL	—	OVFIE	MENDIE	FERRIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	FERRIE	Frequency Error Interrupt Request Enable	0: Frequency error interrupt request is disabled. 1: Frequency error interrupt request is enabled.	R/W
b1	MENDIE	Measurement End Interrupt Request Enable	0: Measurement end interrupt request is disabled. 1: Measurement end interrupt request is enabled.	R/W
b2	OVFIE	Overflow Interrupt Request Enable	0: Overflow interrupt request is disabled. 1: Overflow interrupt request is enabled.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	FERRFCL	FERRF Clear	When 1 is written to this bit, the CASTR.FERRF flag is cleared. This bit is read as 0.	R/W
b5	MENDFCL	MENDF Clear	When 1 is written to this bit, the CASTR.MENDF flag is cleared. This bit is read as 0.	R/W
b6	OVFFCL	OVFF Clear	When 1 is written to this bit, the CASTR.OVFF flag is cleared. This bit is read as 0.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

FERRIE Bit (Frequency Error Interrupt Request Enable)

This bit specifies whether the frequency error interrupt request is enabled or disabled.

MENDIE Bit (Measurement End Interrupt Request Enable)

This bit specifies whether the measurement end interrupt request is enabled or disabled.

OVFIE Bit (Overflow Interrupt Request Enable)

This bit specifies whether the overflow interrupt request is enabled or disabled.

FERRFCL Bit (FERRF Clear)

Setting this bit to 1 clears the CASTR.FERRF flag.

MENDFCL Bit (MENDF Clear)

Setting this bit to 1 clears the CASTR.MENDF flag.

OVFFCL Bit (OVFF Clear)

Setting this bit to 1 clears the CASTR.OVFF flag.

10.2.5 CAC Status Register (CASTR)

Address(es): CAC.CASTR 0008 B004h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	OVFF	MENDF	FERRF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	FERRF	Frequency Error Flag	0: The clock frequency is within the range corresponding to the settings. 1: The clock frequency has deviated beyond the range corresponding to the settings (frequency error).	R
b1	MENDF	Measurement End Flag	0: Measurement is in progress. 1: Measurement has ended.	R
b2	OVFF	Overflow Flag	0: The counter has not overflowed. 1: The counter has overflowed.	R
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

FERRF Flag (Frequency Error Flag)

This flag indicates deviation of the clock frequency from the set value (frequency error).

[Setting condition]

- The clock frequency is outside of the setting range.

[Clearing condition]

- 1 is written to the CAICR.FERRFCL bit.

MENDF Flag (Measurement End Flag)

This flag indicates the end of measurement.

[Setting condition]

- Measurement has finished.

[Clearing condition]

- 1 is written to the CAICR.MENDFCL bit.

OVFF Flag (Overflow Flag)

This flag indicates that the counter has overflowed.

[Setting condition]

- The counter has overflowed.

[Clearing condition]

- 1 is written to the CAICR.OVFFCL bit.

10.2.6 CAC Upper-Limit Value Setting Register (CAULVR)

Address(es): CAC.CAULVR 0008 B006h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CAULVR register is a 16-bit readable/writable register that specifies the upper-limit value of the counter used for measuring the frequency. When the frequency rises above the value specified in this register, a frequency error is detected.
Write to this register when the CACR0.CFME bit is 0.
The counter value held in the CACNTBR register can vary with the difference between the phases of the digital filter and edge-detection circuit on the one hand and the signal on the CACREF pin on the other, so ensure that this setting allows an adequate margin.

10.2.7 CAC Lower-Limit Value Setting Register (CALLVR)

Address(es): CAC.CALLVR 0008 B008h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CALLVR register is a 16-bit readable/writable register that specifies the lower-limit value of the counter used for measuring the frequency. When the frequency falls below the value specified in this register, a frequency error is detected.
Write to this register when the CACR0.CFME bit is 0.
The counter value held in the CACNTBR register can vary with the difference between the phases of the digital filter and edge-detection circuit on the one hand and the signal on the CACREF pin on the other, so ensure that this setting allows an adequate margin.

10.2.8 CAC Counter Buffer Register (CACNTBR)

Address(es): CAC.CACNTBR 0008 B00Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CACNTBR register is a 16-bit read-only register that retains the counter value at the time a valid reference signal edge is input.

10.3 Operation

10.3.1 Measuring Clock Frequency

The clock frequency accuracy measurement circuit measures the clock frequency using the CACREF pin input or the internal clock as a reference. Figure 10.2 shows an operating example of the clock frequency accuracy measurement circuit.

The clock frequency accuracy measurement circuit operates as shown below when measuring the clock frequency.




Figure 10.2 Operating Example of Clock Frequency Accuracy Measurement Circuit

(1) When the CACREF pin input is used as a reference (the CACR1.CACREFE bit = 1), clock frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is 0 and the CACR1.CACREFE bit is 1. On the other hand, when the internal clock is used as a reference (the CACR1.CACREFE bit = 0), clock frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is 1.

(2) When the CACREF pin input is used as a reference, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits is input from the CACREF pin after 1 is written to the CFME bit. The valid edge is a rising edge (the CACR1.EDGES[1:0] bits = 00b) in Figure 10.2.
When the internal clock is used as a reference, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits is input based on the clock source selected by the CACR2.RSCS[2:0] bits after 1 is written to the CFME bit. The valid edge is a rising edge (the CACR1.EDGES[1:0] bits = 00b) in Figure 10.2.

(3) When the next valid edge is input, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers. If the formula CALLVR ≤ CACNTBR ≤ CAULVR is satisfied, only the CASTR.MENDF flag is set to 1 because the clock frequency is correct. If the CAICR.MENDIE bit is 1, a measurement end interrupt is generated.

(4) When the next valid edge is input, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers. In the case of CACNTBR > CAULVR, the CASTR.FERRF flag is set to 1 because the clock frequency is erroneous. If the CAICR.FERRIE bit is 1, a frequency error interrupt is

generated. Also, the CASTR.MENDF flag is set to 1. If the CAICR.MENDIE bit is 1, a measurement end interrupt is generated.

(5) When the next valid edge is input, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers. In the case of CACNTBR < CALLVR, the CASTR.FERRF flag is set to 1 because the clock frequency is erroneous. If the CAICR.FERRIE bit is 1, a frequency error interrupt is generated. Also, the CASTR.MENDF flag is set to 1. If the CAICR.MENDIE bit is 1, a measurement end interrupt is generated.

(6) While the CACR0.CFME bit is 1, the counter value is transferred in the CACNTBR register and compared with the values of the CAULVR and CALLVR registers every time a valid edge is input. Writing 0 to the CACR0.CFME bit clears the counter and stops up-counting.

10.3.2 Digital Filtering of Signals on the CACREF Pin

The CACREF pin has a digital filter. Levels on the target pin for sampling are conveyed to the internal circuitry after matching three consecutive times at the selected sampling interval and the same level continues to be conveyed internally until the level on the pin again matches three consecutive times.

Enabling and disabling of the digital filter and its sampling clock are selectable.

The counter value transferred in the CACNTBR register may be in error by up to one cycle of the sampling clock due to the difference between the phases of the digital filter and the signal input to the CACREF pin.

When a frequency dividing clock is selected as a count source clock, the counter value error is obtained by the following formula:

Counter value error = (One cycle of the count source clock) / (One cycle of the sampling clock)

10.4 Interrupt Requests

The CAC generates three types of interrupt request: frequency error interrupt, measurement end interrupt, and overflow interrupt. When an interrupt source is generated, the corresponding status flag becomes 1. Table 10.3 lists details on the interrupt requests of the clock frequency accuracy measurement circuit.

Table 10.3 Interrupt Requests of Clock Frequency Accuracy Measurement Circuit

Interrupt Request	Interrupt Enable Bit	Status Flag	Interrupt Source
Frequency error interrupt	CAICR.FERRIE	CASTR.FERRF	The result of comparing CACNTBR to CAULVR and CALLVR is either CACNTBR > CAULVR or CACNTBR < CALLVR.
Measurement end interrupt	CAICR.MENDIE	CASTR.MENDF	A valid edge is input from the CACREF pin. Note however that a measurement end interrupt does not occur at the first valid edge after writing 1 to the CACR0.CFME bit.
Overflow interrupt	CAICR.OVFIE	CASTR.OVFF	The counter has overflowed.

10.5 Usage Notes

10.5.1 Module Stop Function Setting

CAC operation can be disabled or enabled using module stop control register C (MSTPCRC). The initial setting is for the CAC to be halted. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

11. Low Power Consumption

11.1 Overview

This MCU has several functions for reducing power consumption, including switching of clock signals to reduce power consumption, BCLK output control, SDCLK output control, stopping modules, functions for low power consumption in normal operation, and transitions to low power consumption states.

Table 11.1 lists the specifications of low power consumption functions, and Table 11.2 lists the conditions to shift to low power consumption modes, states of the CPU and peripheral modules, and the method for release from each mode. After a reset, this MCU enters the normal program execution state, but modules except for the DMAC, DTC, and RAM do not operate.

Table 11.1 Specifications of Low Power Consumption Functions

Item	Specification
Reducing power consumption by switching clock signals	The frequency division ratio is settable independently for the system clock (ICLK), peripheral module clock (PCLKA, PCLKB, PCLKC, PCLKD), external bus clock (BCLK), and flash interface clock (FCLK).*1
BCLK output control function	BCLK output or high-level output can be selected.*1
SDCLK output control function	SDCLK output or high-level output can be selected.*1
Module-stop function	Functions can be stopped independently for each peripheral module.
Function for transition to low power consumption mode	Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.
Low power consumption modes	• Sleep mode • All-module clock stop mode • Software standby mode • Deep software standby mode
Function for lower operating power consumption	• Power consumption can be reduced in normal operation, sleep mode, and all-module clock stop mode by selecting an appropriate operating power consumption control mode according to the operating frequency and operating voltage range. • Three operating power control modes High-speed operating mode Low-speed operating mode 1 Low-speed operating mode 2 There is no difference in power consumption when the same conditions (frequency and voltage) are set in low-speed operating modes 1 and 2.

Note 1. For details, refer to section 9, Clock Generation Circuit.

Table 11.2 Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode

Entering and Exiting Low Power Consumption Modes and Operating States	Sleep Mode	All-Module Clock Stop Mode	Software Standby Mode	Deep Software Standby Mode
Transition condition	Control register + instruction	Control register + instruction	Control register + instruction	Control register + instruction
Method of release other than reset	Interrupt	Interrupt*1	Interrupt*2	Interrupt*3
State after release*4	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (reset processing)
Main clock oscillator	Operating possible	Operating possible	Operating possible*5	Operating possible*5
Sub-clock oscillator	Operating possible	Operating possible	Operating possible*6	Operating possible*6
High-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
Low-speed on-chip oscillator	Operating possible	Operating possible	Stopped	Stopped
IWDT-dedicated on-chip oscillator	Operating possible*7	Operating possible*7	Operating possible*7	Stopped (Undefined)*7
PLL	Operating possible	Operating possible	Stopped	Stopped
PPLL	Operating possible	Operating possible	Stopped	Stopped
CPU	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
RAM, expansion RAM, and ECCRAM	Operating possible (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Standby RAM	Operating possible (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Retained/Undefined)*8
Flash memory	Operating	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)
USBFS host/function module (USB)	Operating possible	Stopped*9	Stopped*9	Stopped (Retained/Undefined)*10
Watchdog timer (WDT)	Stopped (Retained)	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
Independent watchdog timer (IWDT)	Operating possible*7	Operating possible*7	Operating possible*7	Stopped (Undefined)*7
Realtime clock (RTC)	Operating possible	Operating possible	Operating possible	Operating possible
8-bit timer (unit 0, unit 1) (TMR)	Operating possible	Operating possible*11	Stopped (Retained)	Stopped (Undefined)
Port output enable (POE)	Operating possible	Operating possible*16	Stopped (Retained)	Stopped (Undefined)
Voltage detection circuit (LVD)	Operating possible	Operating possible	Operating possible	Operating possible *12, *13
Power-on reset circuit	Operating	Operating	Operating	Operating*13
Peripheral modules	Operating possible	Stopped (Retained)	Stopped (Retained)	Stopped (Undefined)
I/O ports	Operating	Retained*14	Retained*15	Retained*15

“Operating possible” means that operating or stopped can be controlled by the control register setting.
“Stopped (Retained)” means that internal register values are retained and internal operations are suspended.
“Stopped (Undefined)” means that internal register values are undefined and power is not supplied to the internal circuit.

Note 1. “Interrupts” here indicates an external pin interrupt (the NMI or IRQ0 to IRQ15) or any of peripheral interrupts (the 8-bit timer, RTC alarm, RTC periodic, IWDT, USB suspend/resume, voltage monitoring 1, voltage monitoring 2, and main-clock oscillation stop detection).
Note 2. “Interrupts” here indicates an external pin interrupt (the NMI or IRQ0 to IRQ15) or any of peripheral interrupts (the RTC alarm, RTC periodic, IWDT, USB suspend/resume, voltage monitoring 1, and voltage monitoring 2 interrupts).
Note 3. “Interrupts” here indicates a certain external pin interrupt source pin (the NMI, IRQ0-DS to IRQ15-DS, SCL2-DS, SDA2-DS, or CRX1-DS) or any of peripheral interrupts (the RTC alarm, RTC periodic, USB suspend/resume, voltage monitoring 1, and voltage monitoring 2 interrupts). However, these interrupts are enabled only when the corresponding bit in the deep standby interrupt enable registers i (DPSIERi) (i = 0 to 3) is set to 1. When the pin functions have “-DS” appended to their names, they can also be used as triggers for release from deep software standby. Also, USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.
Note 4. This does not include release initiated by the RES# pin reset, power-on reset, voltage monitoring reset, or independent watchdog-timer reset. The transition is to the reset state when release is initiated by one of these reset sources.
Note 5. Operation or stopping can be selected by the main clock oscillator forced oscillation bit (MOFXIN) in the main clock oscillator forced oscillation control register (MOFCR).
Note 6. Operation or stopping is selected by the sub-clock oscillator control bit (RTCEN) in the RTC control register 3 (RCR3).
Note 7. Operation or stopping is selected by the setting of the IWDT sleep mode count stop control bit (IWDTSLCSTP) in the option function select register 0 (OFS0) in IWDT auto start mode. If the OFS0.IWDTSLCSTP bit is 0 (disabling stopping of the counter when a transition to low power consumption mode is made), the transition is to software standby mode rather than deep software standby mode. In any mode other than IWDT auto start mode, operation or stopping is selected by the setting of the sleep mode counter stop control bit (SLCSTP) in the IWDT counter stop control register (IWDTCSTPR). If the IWDTCSTPR.SLCSTP bit is 0 (disabling stopping of the counter when a transition to low power consumption mode is made),

the transition is to software standby mode rather than deep software standby mode.

Note 8. Retention or undefined is selectable by the setting of the deep cut bits in the deep standby control register (DPSBYCR.DEEPCUT[1:0]).

Note 9. Detection of USB resumption is possible.

Note 10. Disabling or enabling of detection of USB resumption is controllable by the deep cut bits in the deep standby control register (DPSBYCR.DEEPCUT[1:0]). When detection of USB resumption is enabled, the values of the registers in the USB resume detecting unit are only held even in deep software standby mode.
Also, USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.

Note 11. Stopping or operation is controlled by the module-stop setting bits (MSTPA4 and MSTPA5, respectively) in module-stop control register A (MSTPCRA) for 8-bit timers 0 and 1 (unit 0) and 2 and 3 (unit 1).


Note 12. If the voltage monitoring 1 circuit mode selection bit in the voltage monitoring 1 circuit control register 0 (LVD1CR0.LVD1RI) or the voltage monitoring 2 circuit mode selection bit in the voltage monitoring 2 circuit control register 0 (LVD2CR0.LVD2RI) is 1, the transition is to software standby mode rather than deep software standby mode.

Note 13. When the deep cut bits in the deep standby control register (DPSBYCR.DEEPCUT[1:0]) are set to 11b and the MCU enters deep software standby mode, the voltage detection circuit stops and the low power consumption function of the power-on reset circuit is enabled.

Note 14. If pin P53 is being used for the BCLK signal, operation continues with as-is output of BCLK. While the 8-bit timer and RTC are operated, the related pins continue operation.

Note 15. Retention of levels or placement in the high-impedance state is selectable for the address bus and bus control signals (CS0# to CS7#, RD#, WR0# to WR3#, WR#, BC0# to BC3#, ALE, CKE, SDCS#, RAS#, CAS#, WE#, and DQM0 to DQM3) by the output port enable bit (OPE) in the standby control register (SBYCR).

Note 16. When a source condition for POE interrupts is satisfied while POE interrupts are enabled and the chip is in all-module clock stop mode, the flag for the source condition is retained but return from all-module clock stop mode does not proceed. If a different source initiates return from all-module clock stop mode in this situation, the POE interrupt is generated after that.



Note 1. When an interrupt that acts as a trigger for release is received during the transition to the program-stopped state after the execution of a WAIT instruction, the transition to the program stopped state does not proceed and interrupt exception processing is executed instead.

Note 2. “Interrupts” here indicates an external pin interrupt (the NMI or IRQ0 to IRQ15) or any of peripheral interrupts (the 8-bit timer, RTC alarm, RTC periodic, IWDT, USB suspend/resume, voltage-monitoring 1, voltage-monitoring 2, and oscillator-stopped detection interrupts). However, a, 8-bit timer interrupt is only effective if the value of the corresponding module-stop setting bit (MSTPA4 or MSTPA5, respectively) in module-stop control register A (MSTPCRA) for 8-bit timer 0 and 1 (unit 0) or 2 and 3 (unit 1) is 0.

Note 3. “Interrupts” here indicates an external pin interrupt (the NMI or IRQ0 to IRQ15) or any of peripheral interrupts (the RTC alarm, RTC periodic, IWDT, USB suspend/resume, voltage-monitoring 1, and voltage-monitoring 2 interrupts).

Note 4. “Interrupts” here indicates a certain external pin interrupt source pin (the NMI, IRQ0-DS to IRQ15-DS, SCL2-DS, SDA2-DS, or CRX1-DS) or any of peripheral interrupts (the RTC alarm, RTC periodic, USB suspend/resume, voltage-monitoring 1, and voltage-monitoring 2 interrupts). However, these interrupts are enabled only when the corresponding bit in the deep standby interrupt enable registers i (DPSIERi) (i = 0 to 3) is set to 1. Also, USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.

Note 5. The LOCO is the source of the operating clock following a transition from the reset state to normal operating mode.

Note 6. The transition to normal operating mode is made due to an interrupt from sleep mode, all-module clock-stop mode, or software standby mode. In the case of recovery from sleep mode, the clock source for subsequent use is selectable. For details, refer to section 11.2.7, Sleep Mode Return Clock Source Switching Register (RSTCKCR). Also in the case of recovery from software standby mode, the clock source will be the same before and at the time of the transition.

Note 7. When an interrupt source as indicated in Note 4 above is generated, an internal reset (deep software standby reset) is generated over a fixed period. Release from deep software standby mode accompanies release from the internal reset state. The transition from deep software standby mode is to normal operating mode, and reset exception processing starts with the LOCO as the source of the operating clock.

When the RES# pin reset, power-on reset, voltage-monitoring 0 reset, voltage-monitoring 1 reset, voltage-monitoring 2 reset, watchdog timer reset, independent watchdog timer reset, or software reset is generated in any state, a transition to the reset state is made. The voltage-monitoring 1 reset and voltage-monitoring 2 reset cannot be used for release from deep software standby mode.

Figure 11.1 Mode Transitions

11.2 Register Descriptions

11.2.1 Standby Control Register (SBYCR)

Address(es): 0008 000Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SSBY	OPE	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b13 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	OPE	Output Port Enable	0: In software standby mode or deep software standby mode, the address bus and bus control signals are set to the high-impedance state. 1: In software standby mode or deep software standby mode, the address bus and bus control signals retain the output state.	R/W
b15	SSBY	Software Standby	0: Shifts to sleep mode or all-module clock stop mode after the WAIT instruction is executed 1: Shifts to software standby mode after the WAIT instruction is executed	R/W

OPE Bit (Output Port Enable)

The OPE bit specifies whether to retain the output of the address bus and bus control signals (CS0# to CS7#, RD#, WR0# to WR3#, WR#, BC0# to BC3#, ALE, CKE, SDCS#, RAS#, CAS#, WE#, and DQM0 to DQM3) in software standby mode or deep software standby mode, or to set the output to the high-impedance state.

SSBY Bit (Software Standby)

The SSBY bit specifies the transition destination after the WAIT instruction is executed.

When the SSBY bit is set to 1, the MCU enters software standby mode after execution of the WAIT instruction. When the MCU returns to normal operating mode after an interrupt has initiated release from software standby mode, the SSBY bit remains 1. Write 0 to this bit to clear it.

When the oscillation stop detection function enable bit in the oscillation stop detection control register (OSTDCR.OSTDE) is 1, the setting of the SSBY bit is ineffective. Even if the SSBY bit is 1, the MCU will enter sleep mode or all module clock stop mode on execution of the WAIT instruction.

When the code flash memory P/E mode entry bit (FENTRYR.FENTRYC) in the flash P/E mode entry register is 1 or the data flash memory P/E mode entry bit (FENTRYR.FENTRYD) is 1, the setting of this bit is ineffective. Sleep mode is entered on execution of the WAIT instruction even if this bit has been set to 1.

11.2.2 Module Stop Control Register A (MSTPCRA)

Address(es): 0008 0010h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	ACSE	—	MSTPA29	MSTPA28	MSTPA27	—	—	MSTPA24	—	—	—	—	MSTPA19	—	MSTPA17	MSTPA16
Value after reset:	0	1	0	0	0	1	1	0	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MSTPA15	MSTPA14	MSTPA13	—	MSTPA11	MSTPA10	MSTPA9	—	MSTPA7	—	MSTPA5	MSTPA4	—	—	MSTPA1	MSTPA0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	MSTPA0	Compare Match Timer W (Unit 1) Module Stop	Target module: CMTW unit 1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b1	MSTPA1	Compare Match Timer W (Unit 0) Module Stop	Target module: CMTW unit 0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b3, b2	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b4	MSTPA4	8-Bit Timer 3/2 (Unit 1) Module Stop	Target module: TMR3/TMR2 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b5	MSTPA5	8-Bit Timer 1/0 (Unit 0) Module Stop	Target module: TMR1/TMR0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b6	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7	MSTPA7	General PWM Timer/GPTW Dedicated Port Output Enable Module Stop	Target module: GPTW/POEG 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b8	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b9	MSTPA9	Multifunction Timer Pulse Unit Module Stop	Target module: MTU 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b10	MSTPA10	Programmable Pulse Generator (Unit 1) Module Stop	Target module: PPG1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b11	MSTPA11	Programmable Pulse Generator (Unit 0) Module Stop	Target module: PPG0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b12	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b13	MSTPA13	16-Bit Timer Pulse Unit 0 (Unit 0) Module Stop	Target module: TPU unit 0 (TPU0 to TPU5) 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b14	MSTPA14	Compare Match Timer (Unit 1) Module Stop	Target module: CMT unit 1 (CMT2, CMT3) 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b15	MSTPA15	Compare Match Timer (Unit 0) Module Stop	Target module: CMT unit 0 (CMT0, CMT1) 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b16	MSTPA16	12-bit A/D Converter (Unit 1) Module Stop	Target module: S12AD unit 1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W

Bit	Symbol	Bit Name	Description	R/W
b17	MSTPA17	12-bit A/D Converter (Unit 0) Module Stop	Target module: S12AD unit 0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b18	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b19	MSTPA19	12-bit D/A Converter Module Stop	Target module: 12-bit D/A 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b23 to b20	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b24	MSTPA24	Module Stop A24	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b26, b25	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b27	MSTPA27	Module Stop A27	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b28	MSTPA28	DMA Controller/Data Transfer Controller Module Stop	Target module: DMAC/DTC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b29	MSTPA29	EXDMA Controller Module Stop	Target module: EXDMAC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b30	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b31	ACSE	All-Module Clock Stop Mode Enable	0: All-module clock stop mode is disabled 1: All-module clock stop mode is enabled	R/W

ACSE Bit (All-Module Clock Stop Mode Enable)

The ACSE bit enables or disables a transition to all-module clock stop mode.

With the ACSE bit set to 1, when the CPU executes the WAIT instruction with the SBYCR.SSBY bit, MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD satisfying specified conditions, the MCU enters all-module clock stop mode. For details, refer to section 11.6.2, All-Module Clock Stop Mode.

Whether to stop the 8-bit timers or not can be selected by the MSTPA5 and MSTPA4 bits.

When the MSTPCRA.ACSE bit = 0 while the SBYCR.SSBY bit = 0, a transition to sleep mode is made after the WAIT instruction is executed.

When the code flash memory P/E mode entry bit (FENTRYR.FENTRYC) in the flash P/E mode entry register is 1 or the data flash memory P/E mode entry bit (FENTRYR.FENTRYD) is 1, the setting of this bit is ineffective. Sleep mode is entered on execution of the WAIT instruction if this bit has been set to 1.

11.2.3 Module Stop Control Register B (MSTPCRB)

Address(es): 0008 0014h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	MSTPB31	MSTPB30	MSTPB29	MSTPB28	MSTPB27	MSTPB26	MSTPB25	MSTPB24	MSTPB23	MSTPB22	MSTPB21	MSTPB20	MSTPB19	—	MSTPB17	MSTPB16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MSTPB15	—	—	—	—	—	MSTPB9	MSTPB8	—	MSTPB6	—	MSTPB4	—	MSTPB2	MSTPB1	MSTPB0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	MSTPB0	CAN Module 0 Module Stop*1	Target module: CAN0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b1	MSTPB1	CAN Module 1 Module Stop*1	Target module: CAN1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b2	MSTPB2	CAN Module 2 Module Stop*1	Target module: CAN2 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b3	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b4	MSTPB4	Serial Communication Interface SCIh Module Stop	Target module: SCIh (SCI12) 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b5	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b6	MSTPB6	Data Operation Circuit Module Stop	Target module: DOC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b8	MSTPB8	Temperature Sensor Module Stop	Target module: Temperature sensor 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b9	MSTPB9	Event Link Controller Module Stop	Target module: ELC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b14 to b10	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b15	MSTPB15	Ethernet Controller, Ethernet Controller DMA Controller, and PHY Management Interface (Channel 0) Modules Stop*3	Target modules: ETHERC, EDMAC, PMGI (channel 0) 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b16	MSTPB16	Serial Peripheral Interface 1 Module Stop	Target module: RSPI1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b17	MSTPB17	Serial Peripheral Interface 0 Module Stop	Target module: RSPI0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b18	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b19	MSTPB19	Universal Serial Bus 2.0 FS Interface Module Stop*2	Target module: USB0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b20	MSTPB20	I^2C Bus Interface 1 Module Stop	Target module: RIIC1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W

Bit	Symbol	Bit Name	Description	R/W
b21	MSTPB21	I^2C Bus Interface 0 Module Stop	Target module: RIIC0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b22	MSTPB22	Parallel Data Capture Unit Module Stop	Target module: PDC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b23	MSTPB23	CRC Calculator Module Stop	Target module: CRC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b24	MSTPB24	Serial Communication Interface 7 Module Stop	Target module: SCI7 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b25	MSTPB25	Serial Communication Interface 6 Module Stop	Target module: SCI6 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b26	MSTPB26	Serial Communication Interface 5 Module Stop	Target module: SCI5 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b27	MSTPB27	Serial Communication Interface 4 Module Stop	Target module: SCI4 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b28	MSTPB28	Serial Communication Interface 3 Module Stop	Target module: SCI3 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b29	MSTPB29	Serial Communication Interface 2 Module Stop	Target module: SCI2 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b30	MSTPB30	Serial Communication Interface 1 Module Stop	Target module: SCI1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b31	MSTPB31	Serial Communication Interface 0 Module Stop	Target module: SCI0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W

Note 1. The MSTPBi bit should be rewritten while the oscillation of the clock controlled by the MSTPBi bit is stabilized. For entering software standby mode after writing a new value to the MSTPBi bit, wait for two cycles of the CAN clock (CANMCLK) to elapse after writing the new value, and then execute a WAIT instruction (i = 0 to 2).

Note 2. For entering software standby mode after writing a new value to the MSTPB19 bit, wait for two cycles of the USB clock (UCLK) to elapse after writing the new value, and then execute a WAIT instruction.

Note 3. If the MSTPB15 bit is set to release the module from the module stop state, set the timeout detection enable bit (BEREN.TOEN) in the bus error monitoring enable register to 1.
For details of bus timeout, refer to section 16.7.1.2, Timeout.

11.2.4 Module Stop Control Register C (MSTPCRC)

Address(es): 0008 0018h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	MSTPC29	MSTPC28	MSTPC27	MSTPC26	MSTPC25	MSTPC24	MSTPC23	MSTPC22	—	—	MSTPC19	—	MSTPC17	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	MSTPC7	MSTPC6	—	—	—	MSTPC2	—	MSTPC0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MSTPC0	RAM Module Stop*1	Target module: RAM (0000 0000h to 0007 FFFFh) 0: RAM operating 1: RAM stopped	R/W
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b2	MSTPC2	Expansion RAM Module Stop*2	Target module: Expansion RAM (0080 0000h to 0087 FFFFh) 0: Expansion RAM operating 1: Expansion RAM stopped	R/W
b5 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	MSTPC6	ECCRAM Module Stop*3	Target module: ECCRAM 0: ECCRAM operating 1: ECCRAM stopped	R/W
b7	MSTPC7	Standby RAM Module Stop*4	Target module: Standby RAM 0: Standby RAM operating 1: Standby RAM stopped	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b17	MSTPC17	I^2C Bus Interface 2 Module Stop	Target module: RIIC2 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b18	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b19	MSTPC19	CAC Module Stop*5	Target module: CAC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b21, b20	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b22	MSTPC22	Serial Peripheral Interface 2 Module Stop	Target module: RSPI2 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b23	MSTPC23	Quad Serial Peripheral Interface Module Stop	Target module: QSPI 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b24	MSTPC24	Serial Communications Interface 11 Module Stop	Target module: SCI11 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b25	MSTPC25	Serial Communications Interface 10 Module Stop	Target module: SCI10 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b26	MSTPC26	Serial Communications Interface 9 Module Stop	Target module: SCI9 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b27	MSTPC27	Serial Communications Interface 8 Module Stop	Target module: SCI8 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W

Bit	Symbol	Bit Name	Description	R/W
b28	MSTPC28	2D drawing engine Module Stop	Target module: DRW2D 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b29	MSTPC29	Graphic-LCD controller Module Stop	Target module: GLCDC 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b31, b30	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. The MSTPC0 bit should not be set to 1 during access to the RAM. The RAM should not be accessed while the MSTPC0 bit is set to 1.

Note 2. The MSTPC2 bit should not be set to 1 during access to the expansion RAM. The expansion RAM should not be accessed while the MSTPC2 bit is set to 1.

Note 3. The MSTPC6 bit should not be set to 1 during access to the ECCRAM. The ECCRAM should not be accessed while the MSTPC6 bit is set to 1.

Note 4. The MSTPC7 bit should not be set to 1 during access to the standby RAM. The standby RAM should not be accessed while the MSTPC7 bit is set to 1.

Note 5. The MSTPC19 bit should be rewritten while the oscillation of the clock to be controlled by this bit is stable. For entering software standby mode after writing a new value to this bit, wait for two cycles of the slowest clock among the clocks output by the oscillators actually oscillating, and then execute a WAIT instruction.

11.2.5 Module Stop Control Register D (MSTPCRD)

Address(es): 0008 001Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	MSTPD27	—	—	—	—	—	MSTPD21	—	MSTPD19	—	—	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MSTPD15	MSTPD14	—	—	—	—	—	—	MSTPD7	MSTPD6	MSTPD5	MSTPD4	MSTPD3	MSTPD2	MSTPD1	MSTPD0
Value after reset:	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MSTPD0	Module Stop D0	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b1	MSTPD1	Module Stop D1	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b2	MSTPD2	Module Stop D2	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b3	MSTPD3	Module Stop D3	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b4	MSTPD4	Module Stop D4	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b5	MSTPD5	Module Stop D5	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b6	MSTPD6	Module Stop D6	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b7	MSTPD7	Module Stop D7	Writing to and reading from this bit is enabled. When a transition to all-module clock stop mode is made, be sure that 1 has been written to this bit.	R/W
b13 to b8	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b14	MSTPD14	Extended Serial Sound Interface 1 Module Stop	Target module: SSIE1 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b15	MSTPD15	Extended Serial Sound Interface 0 Module Stop	Target module: SSIE0 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b18 to b16	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b19	MSTPD19	SD Host Interface Module Stop	Target module: SDHI 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b20	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b21	MSTPD21	MMC Host Interface Module Stop	Target module: MMCIF 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W
b26 to b22	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b27	MSTPD27	Trusted Secure IP Module Stop	Target module: Trusted Secure IP 0: Release from the module-stop state 1: Transition to the module-stop state is made	R/W

Bit	Symbol	Bit Name	Description	R/W
b31 to b28	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

11.2.6 Operating Power Control Register (OPCCR)

Address(es): 0008 00A0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	OPCMTSF	—	OPCM[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	OPCM[2:0]	Operating Power Control Mode Select	b2 b0 0 0 0: High-speed operating mode 1 1 0: Low-speed operating mode 1 1 1 1: Low-speed operating mode 2 Settings other than above are prohibited.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	OPCMTSF	Operating Power Control Mode Transition Status Flag	• Read 0: Transition completed 1: During transition • Write The write value should be 0.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The OPCCR register is used to reduce power consumption in normal operating mode, sleep mode, and all-module clock stop mode. Power consumption can be reduced according to the operating frequency and operating voltage to be used by the OPCCR setting.
There is no difference in power consumption between low speed mode 1 and 2 when the same conditions (frequency, voltage) are set in both modes.
OPCCR should not be modified in the following cases:

- When the operating power control mode transition status flag (OPCMTSF) is 1 (operating power control mode switching is in progress)
- When the code flash memory P/E mode entry bit (FENTRYR.FENTRYC) in the flash P/E mode entry register is 1 or the data flash memory P/E mode entry bit (FENTRYR.FENTRYD) is 1
- Period from the time of WAIT instruction execution for a sleep mode transition, to return from sleep mode to normal operation

For the procedure to use in shifting to operating power control mode, refer to section 11.5, Function for Lower Operating Power Consumption.
On return from software standby, the chip enters the high-speed operating mode. Even if a WAIT instruction is executed, if release from software standby precedes completion of the transition, the mode remains the same as before execution of the WAIT instruction. If this creates a problem, set the OPCCR.OPCM[2:0] bits to 000b during processing of the return interrupt.

OPCM[2:0] Bits (Operating Power Control Mode Select)

The OPCM[2:0] bits select operating power control mode in normal operating mode, sleep mode, and all-module clock stop mode.
Table 11.3 lists the operating power control modes along with the operating frequency ranges, operating voltage ranges, and power consumption.

Table 11.3 Relationship between Operating Power Control Mode, Operating Range, and Power Consumption

Operating Power Control Mode	OPCM [2:0] Bits	Operating Frequency Range							Operating Voltage Range		Power Consumption
		Reading Flash Memory						Programming or Erasing Flash Memory	Reading Flash Memory	Programming or Erasing Flash Memory	
		ICLK	FCLK	PCLKA	PCLKB	PCLKC PCLKD	BCLK	FCLK			
High-speed operating mode	000b	120 MHz max	60 MHz max	120 MHz max	60 MHz max	60 MHz max*1	120 MHz max	4 MHz to 60 MHz	2.7 V to 3.6 V	2.7 V to 3.6 V	High
Low-speed operating mode 1*2	110b	1 MHz max	1 MHz max	1 MHz max	1 MHz max	1 MHz max*1	1 MHz max	P/E disabled	2.7 V to 3.6 V	P/E disabled	
Low-speed operating mode 2*2	111b	32 kHz to 264 kHz	32 kHz to 264 kHz	264 kHz max	264 kHz max	264 kHz max*1	264 kHz max	P/E disabled	2.7 V to 3.6 V	P/E disabled	Low

Note 1. When the 12-bit A/D converter is used in high-speed operating mode or low-speed operating mode 1, the frequency must be set to at least 1 MHz. The 12-bit A/D converter cannot be used in low-speed operating mode 2.

Note 2. There is no difference in power consumption between low speed mode 1 and 2 when the same conditions (frequency, voltage) are set in both modes.

Each operating power control mode is described below.

- High-speed operating mode

This mode allows high-speed operation.

For reading the flash memory (FLASH), the maximum operating frequency of ICLK, PCLKA and BCLK are 120 MHz, and that of FCLK and PCLKB are 60 MHz. The S12AD conversion clocks PCLKC and PCLKD can be operated in the operating frequency from 1 MHz to 60 MHz. During Flash memory programming/erasure (P/E), the FCLK can be operated in the operating frequency from 4 MHz to 60 MHz. The operating voltage is in the range of 2.7 to 3.6 V both for Flash memory read and P/E. After release from a reset, this MCU is activated in this mode.

- Low-speed operating mode 1

This mode reduces power consumption for low-speed operation.

During reading the flash memory (FLASH), the maximum operating frequency of ICLK, FCLK, PCLKA, PCLKB and BCLK is 1 MHz. The operating voltage is in the range of 2.7 to 3.6 V.

In low-speed operating mode 1, P/E operation of flash memory is disabled. Writing to set the PLLCR2.PLLEN (PLL operation) or PPLLCR2.PPLLEN bit to 0 (PPLL operation) is prohibited.

In this mode, lower power consumption is possible than in high-speed operating mode when the same operation is performed under the same conditions (operating frequency, operating voltage).

- Low-speed operating mode 2

As compare to low-speed operating mode 1, this mode reduces power consumption for low-speed operation.

During reading the flash memory (FLASH), the maximum operating frequency of ICLK, FCLK, PCLKA, PCLKB and BCLK is 264 kHz, and the minimum operating frequency of ICLK and FCLK is 32 kHz. The operating voltage is in the range of 2.7 to 3.6 V.

The following restrictions apply when low-speed operating mode 2 is selected:

- P/E operations for flash memory are prohibited.
- Using the PLL, HOCO or PPLL is prohibited.
- Using the oscillation stop detection function of the main clock oscillator is prohibited.

When the clock source select bits in the system clock control register 3 (SCKCR3.CKSEL[2:0]) are 011b (sub-clock

oscillator selected) and the system clock select bits (ICK[3:0]) or Flash-IF clock select bits (FCK[3:0]) in the system clock control register (SCKCR) are not 0000b (no frequency dividing), OPCM[2:0] bits cannot be set to 111b.
When the PLL stop control bit (PLLCR2.PLLEN) in PLL control register 2 is 0 (PLL operation), writing 110b (low-speed operating mode 1) and 111b (low-speed operating mode 2) to the OPCM[2:0] bits is not possible.
In addition, when the PPLL stop control bit (PPLLCR2.PPLLEN) in the PPLL control register 2 is 0 (PPLL operation), writing 110b (low-speed operating mode 1) and 111b (low-speed operating mode 2) to the OPCM[2:0] bits is not possible.

OPCMTSF Flag (Operating Power Control Mode Transition Status Flag)

The OPCMTSF flag indicates the switching control state when the operating power control mode is switched.
When a write access is attempted to change the operating power control mode, the OPCMTSF flag is set to 1. The flag becomes 0 after a transition to the changed control mode is completed. Make sure that the OPCMTSF flag is 0 (completed operating power control mode transition) before the next processing.

11.2.7 Sleep Mode Return Clock Source Switching Register (RSTCKCR)

Address(es): 0008 00A1h

	b7	b6	b5	b4	b3	b2	b1	b0
	RSTCKEN	—	—	—	—	RSTCKSEL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	RSTCKSEL[2:0]	Sleep Mode Return Clock Source Select	b2 b0 0 0 1: HOCO is selected 0 1 0: Main clock oscillator is selected Settings other than above are prohibited while the RSTCKEN bit is 1.	R/W
b6 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	RSTCKEN	Sleep Mode Return Clock Source Switching Enable	0: Clock source switching on release from sleep mode is disabled 1: Clock source switching on release from sleep mode is enabled	R/W

The RSTCKCR register is used to control clock source switching at the time of release from sleep mode.
When operation is restored from sleep mode by setting RSTCKCR, the main clock oscillator stop bit in the main clock oscillator control register (MOSCCR.MOSTP) and HOCO stop bit in the high-speed on-chip oscillator control register (HOCOCR.HCSTP) corresponding to the clock source to be used on restoration are automatically modified to the operating state. The value of RSTCKSEL[2:0] bits is automatically reloaded to the clock source select bits in the system clock control register 3 (SCKCR3.CKSEL[2:0]).
The sleep mode return clock source switching function and clock source switching function by the ELC cannot be used at the same time. To enable the sleep mode return clock source switching function, write 1 to the RSTCKCR.RSTCKEN bit with the ELC clock source switching function disabled. The ELC clock source switching function should be enabled with the RSTCKCR.RSTCKEN bit being 0.
When the setting of register RSTCKCR is for the HOCO to be used in recovery from sleep mode, the power supply for the HOCO is not automatically switched on. If the HOCO to be used in recovery from sleep mode, the power supply for the HOCO must be on when the transition to sleep mode takes place.
When return from sleep mode is made while clock source switching on release from sleep mode is enabled (RSTCKCR.RSTCKEN is 1), and operating power control mode select bits (OPCCR.OPCM[2:0]) are set so as to select low-speed operating mode 1 (110b) or low-speed operating mode 2 (111b), the OPCCR.OPCM[2:0] bits are automatically switched to high-speed mode (000b).

RSTCKSEL[2:0] Bits (Sleep Mode Return Clock Source Select)

The RSTCKSEL[2:0] bits select the clock source to be used at the time of release from sleep mode.
The clock source selected by the RSTCKSEL[2:0] bits is enabled only when the RSTCKEN bit is 1.

RSTCKEN Bit (Sleep Mode Return Clock Source Switching Enable)

The RSTCKEN bit enables or disables clock source switching at the time of release from sleep mode.
On release from sleep mode, the clock source should be switched only when LOCO or sub clock is selected as a clock for a transition to sleep mode. To make a transition to sleep mode with HOCO, main clock, or PLL selected as the clock source, the RSTCKEN bit should not be set to 1.

11.2.8 Deep Standby Control Register (DPSBYCR)

Address(es): 0008 C280h

	b7	b6	b5	b4	b3	b2	b1	b0
	DPSBY	IOKEEP	—	—	—	—	DEEPCUT[1:0]	
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DEEPCUT [1:0]	Deep Cut	b1 b0 0 0: Power is supplied to the standby RAM and USB resume detecting unit in deep software standby mode 0 1: Power is not supplied to the standby RAM and USB resume detecting unit in deep software standby mode 1 0: Setting prohibited 1 1: Power is not supplied to the standby RAM and USB resume detecting unit in deep software standby mode. In addition, LVD is stopped and the low power consumption function in a power-on reset circuit is enabled.	R/W
b5 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	IOKEEP	I/O Port Retention	0: Release from deep software standby mode and cancellation of I/O port retention proceed simultaneously. 1: The I/O port state is retained even after release from deep software standby mode. Then, writing 0 to the IOKEEP bit cancels the I/O port retention.	R/W
b7	DPSBY	Deep Software Standby	SSBY b7 0 0: Transition to sleep mode or all-module clock stop mode is made after the WAIT instruction is executed 0 1: Transition to sleep mode or all-module clock stop mode is made after the WAIT instruction is executed 1 0: Transition to software standby mode is made after the WAIT instruction is executed 1 1: Transition to deep software standby mode is made after the WAIT instruction is executed	R/W

The DPSBYCR register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

DEEPCUT[1:0] Bits (Deep Cut)

The DEEPCUT[1:0] bits control the internal power supply to the standby RAM and USB resume detecting unit in deep software standby mode. In addition, these bits control the state of LVD and power-on reset circuit in deep software standby mode.

The internal power supply of standby RAM and USB resume detecting unit can be controlled by the setting of the DEEPCUT[1:0] bits.

When a USB suspend/resume interrupt*1 is used as a deep software standby mode releasing source, the DEEPCUT[1:0] bits must be set to 00b.

When the LVD is used in deep software standby mode, the DEEPCUT[1:0] bits must be set to 00b or 01b.

For lower power consumption, set the DEEPCUT[1:0] bits to 11b so that the LVD is stopped and the low power consumption function of the power-on reset circuit is enabled.

Note 1. USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.

IOKEEP Bit (I/O Port Retention)

In deep software standby mode, I/O ports keep retaining the same states from software standby mode. The IOKEEP bit specifies whether to keep retaining the I/O port states from deep software standby mode even after release from deep software standby mode, or to cancel retention of the I/O port states.

DPSBY Bit (Deep Software Standby)

The DPSBY bit controls transitions to deep software standby mode.
When the WAIT instruction is executed while the SBYCR.SSBY and DPSBY bits are both 1, the MCU enters deep software standby mode through software standby mode.
The DPSBY bit remains 1 when release from deep software standby mode is triggered by certain pins which are sources of external pin interrupts (NMI, IRQ0-DS to IRQ15-DS, SCL2-DS, SDA2-DS, and CRX1-DS) or a peripheral interrupt (RTC alarm, RTC periodic, USB suspend/resume*1, voltage monitoring 1, or voltage monitoring 2). Write 0 to this bit to clear it.
The setting of the DPSBY bit becomes invalid when the IWDT is in auto-start mode and the OFS0.IWDTSLCSTP is 0 (counting continues) or the IWDT is in register start mode and the SLCSTP bit in IWDTCSTPR is 0.
Instead, even when the SBYCR.SSBY bit is 1 and the DPSBY bit 1, the transition after the execution of a WAIT instruction is to software standby mode.
The setting of the DPSBY bit becomes invalid when voltage monitoring 1 reset is enabled by the voltage monitoring 1 circuit mode select bit (LVD1CR0.LVD1RI = 1) or when a voltage monitoring 2 reset is enabled by the voltage monitoring 2 circuit mode bit (LVD2CR0.LVD2RI = 1). In this case, even when the SBYCR.SSBY bit is 1 and the DPSBY bit is 1, the transition after the execution of a WAIT instruction is to software standby mode.

Note 1. USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.

11.2.9 Deep Standby Interrupt Enable Register 0 (DPSIER0)

Address(es): 0008 C282h

	b7	b6	b5	b4	b3	b2	b1	b0
	DIRQ7E	DIRQ6E	DIRQ5E	DIRQ4E	DIRQ3E	DIRQ2E	DIRQ1E	DIRQ0E
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ0E	IRQ0-DS Pin Enable	0: Release from deep software standby mode by the IRQ0-DS pin is disabled 1: Release from deep software standby mode by the IRQ0-DS pin is enabled	R/W
b1	DIRQ1E	IRQ1-DS Pin Enable	0: Release from deep software standby mode by the IRQ1-DS pin is disabled 1: Release from deep software standby mode by the IRQ1-DS pin is enabled	R/W
b2	DIRQ2E	IRQ2-DS Pin Enable	0: Release from deep software standby mode by the IRQ2-DS pin is disabled 1: Release from deep software standby mode by the IRQ2-DS pin is enabled	R/W
b3	DIRQ3E	IRQ3-DS Pin Enable	0: Release from deep software standby mode by the IRQ3-DS pin is disabled 1: Release from deep software standby mode by the IRQ3-DS pin is enabled	R/W
b4	DIRQ4E	IRQ4-DS Pin Enable	0: Release from deep software standby mode by the IRQ4-DS pin is disabled 1: Release from deep software standby mode by the IRQ4-DS pin is enabled	R/W
b5	DIRQ5E	IRQ5-DS Pin Enable	0: Release from deep software standby mode by the IRQ5-DS pin is disabled 1: Release from deep software standby mode by the IRQ5-DS pin is enabled	R/W
b6	DIRQ6E	IRQ6-DS Pin Enable	0: Release from deep software standby mode by the IRQ6-DS pin is disabled 1: Release from deep software standby mode by the IRQ6-DS pin is enabled	R/W
b7	DIRQ7E	IRQ7-DS Pin Enable	0: Release from deep software standby mode by the IRQ7-DS pin is disabled 1: Release from deep software standby mode by the IRQ7-DS pin is enabled	R/W

The DPSIER0 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

After the setting of DPSIER0 is modified, an edge may be internally generated depending on the state of the pin, resulting in DPSIFR0 being set to 1. Therefore, DPSIFR0 should be set to 0 before a transition to deep software standby mode.

11.2.10 Deep Standby Interrupt Enable Register 1 (DPSIER1)

Address(es): 0008 C283h

	b7	b6	b5	b4	b3	b2	b1	b0
	DIRQ15E	DIRQ14E	DIRQ13E	DIRQ12E	DIRQ11E	DIRQ10E	DIRQ9E	DIRQ8E
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ8E	IRQ8-DS Pin Enable	0: Release from deep software standby mode by the IRQ8-DS pin is disabled 1: Release from deep software standby mode by the IRQ8-DS pin is enabled	R/W
b1	DIRQ9E	IRQ9-DS Pin Enable	0: Release from deep software standby mode by the IRQ9-DS pin is disabled 1: Release from deep software standby mode by the IRQ9-DS pin is enabled	R/W
b2	DIRQ10E	IRQ10-DS Pin Enable	0: Release from deep software standby mode by the IRQ10-DS pin is disabled 1: Release from deep software standby mode by the IRQ10-DS pin is enabled	R/W
b3	DIRQ11E	IRQ11-DS Pin Enable	0: Release from deep software standby mode by the IRQ11-DS pin is disabled 1: Release from deep software standby mode by the IRQ11-DS pin is enabled	R/W
b4	DIRQ12E	IRQ12-DS Pin Enable	0: Release from deep software standby mode by the IRQ12-DS pin is disabled 1: Release from deep software standby mode by the IRQ12-DS pin is enabled	R/W
b5	DIRQ13E	IRQ13-DS Pin Enable	0: Release from deep software standby mode by the IRQ13-DS pin is disabled 1: Release from deep software standby mode by the IRQ13-DS pin is enabled	R/W
b6	DIRQ14E	IRQ14-DS Pin Enable	0: Release from deep software standby mode by the IRQ14-DS pin is disabled 1: Release from deep software standby mode by the IRQ14-DS pin is enabled	R/W
b7	DIRQ15E	IRQ15-DS Pin Enable	0: Release from deep software standby mode by the IRQ15-DS pin is disabled 1: Release from deep software standby mode by the IRQ15-DS pin is enabled	R/W

The DPSIER1 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

After the setting of DPSIER1 is modified, an edge may be internally generated depending on the state of the pin, resulting in DPSIFR1 being set to 1. Therefore, DPSIFR1 should be set to 0 before a transition to deep software standby mode.

11.2.11 Deep Standby Interrupt Enable Register 2 (DPSIER2)

Address(es): 0008 C284h

	b7	b6	b5	b4	b3	b2	b1	b0
	DUSBIE	DRIICCIE	DRIICDIE	DNMIE	DRTCAIE	DRTCIIE	DLVD2IE	DLVD1IE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DLVD1IE	LVD1 Deep Standby Release Signal Enable	0: Disable release from deep software standby mode by the voltage monitoring 1 signal 1: Enable release from deep software standby mode by the voltage monitoring 1 signal	R/W
b1	DLVD2IE	LVD2 Deep Standby Release Signal Enable	0: Disable release from deep software standby mode by the voltage monitoring 2 signal 1: Enable release from deep software standby mode by the voltage monitoring 2 signal	R/W
b2	DRTCIIE	RTC Periodic Interrupt Deep Standby Release Signal Enable	0: Release from deep software standby mode by the RTC periodic interrupt signal is disabled 1: Release from deep software standby mode by the RTC periodic interrupt signal is enabled	R/W
b3	DRTCAIE	RTC Alarm Interrupt Deep Standby Release Signal Enable	0: Release from deep software standby mode by the RTC alarm interrupt signal is disabled 1: Release from deep software standby mode by the RTC alarm interrupt signal is enabled	R/W
b4	DNMIE	NMI Pin Enable	0: Release from deep software standby mode by the NMI pin is disabled 1: Release from deep software standby mode by the NMI pin is enabled	R/W*1
b5	DRIICDIE	SDA2-DS Deep Standby Release Signal Enable	0: Release from deep software standby mode by the SDA2-DS signal is disabled 1: Release from deep software standby mode by the SDA2-DS signal is enabled	R/W
b6	DRIICCIE	SCL2-DS Deep Standby Release Signal Enable	0: Release from deep software standby mode by the SCL2-DS signal is disabled 1: Release from deep software standby mode by the SCL2-DS signal is enabled	R/W
b7	DUSBIE	USB Suspend/Resume Deep Standby Release Signal Enable	0: Release from deep software standby mode by the USB suspend/resume is disabled 1: Release from deep software standby mode by the USB suspend/resume is enabled	R/W

Note 1. 1 can be written only once. Once 1 is written to this bit, subsequent write accesses are disabled.

The DPSIER2 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.
After the setting of DPSIER2 is modified, an edge may be internally generated depending on the state of the pin, resulting in DPSIFR2 being set to 1. Therefore, DPSIFR2 should be set to 0 before a transition to deep software standby mode.

DUSBIE Bit (USB Suspend/Resume Deep Standby Release Signal Enable)

The DUSBIE bit is an enable bit for USB. USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.

11.2.12 Deep Standby Interrupt Enable Register 3 (DPSIER3)

Address(es): 0008 C285h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DCANIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DCANIE	CRX1-DS Deep Standby Release Signal Enable	0: Release from deep software standby mode by the CRX1-DS pin is disabled 1: Release from deep software standby mode by the CRX1-DS pin is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The DPSIER3 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

After the setting of DPSIER3 is modified, an edge may be internally generated depending on the state of the pin, resulting in DPSIFR3 being set to 1. Therefore, DPSIFR3 should be set to 0 before a transition to deep software standby mode.

11.2.13 Deep Standby Interrupt Flag Register 0 (DPSIFR0)

Address(es): 0008 C286h

	b7	b6	b5	b4	b3	b2	b1	b0
	DIRQ7F	DIRQ6F	DIRQ5F	DIRQ4F	DIRQ3F	DIRQ2F	DIRQ1F	DIRQ0F
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ0F	IRQ0-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ0-DS pin 1: Request for release is being generated on the IRQ0-DS pin	R(/W) *1
b1	DIRQ1F	IRQ1-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ1-DS pin 1: Request for release is being generated on the IRQ1-DS pin	R(/W) *1
b2	DIRQ2F	IRQ2-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ2-DS pin 1: Request for release is being generated on the IRQ2-DS pin	R(/W) *1
b3	DIRQ3F	IRQ3-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ3-DS pin 1: Request for release is being generated on the IRQ3-DS pin	R(/W) *1
b4	DIRQ4F	IRQ4-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ4-DS pin 1: Request for release is being generated on the IRQ4-DS pin	R(/W) *1
b5	DIRQ5F	IRQ5-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ5-DS pin 1: Request for release is being generated on the IRQ5-DS pin	R(/W) *1
b6	DIRQ6F	IRQ6-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ6-DS pin 1: Request for release is being generated on the IRQ6-DS pin	R(/W) *1
b7	DIRQ7F	IRQ7-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ7-DS pin 1: Request for release is being generated on the IRQ7-DS pin	R(/W) *1

Note 1. Only 0 can be written to clear the flag.

Each flag is set to 1 when a request for release specified by the DPSIEGR0 register is generated.
Each flag may be set to 1 when a request for release is generated in any mode (not even deep software standby mode) or when the setting of the DPSIER0 register is modified. Therefore, a transition to deep software standby mode should be made after the DPSIFR0 register is set to 00h.
To set the DPSIFR0 register to 00h after modifying the DPSIER0 register, wait for at least six PCLKB cycles, read the DPSIFR0 register, and then write 0 to the DPSIFR0 register. Six or more PCLKB cycles can be secured, for example, by reading the DPSIER0 register.
The DPSIFR0 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

DIRQnF Flags (IRQn Deep Standby Release Flag) (n = 0 to 7)

These flags indicate that a request for release has been generated on the IRQn-DS pin.
[Setting condition]

- A request for release is generated on the IRQn-DS pin specified by the DPSIEGR0 register

[Clearing condition]

- Each bit is read as 1 and then written by 0

11.2.14 Deep Standby Interrupt Flag Register 1 (DPSIFR1)

Address(es): 0008 C287h

	b7	b6	b5	b4	b3	b2	b1	b0
	DIRQ15F	DIRQ14F	DIRQ13F	DIRQ12F	DIRQ11F	DIRQ10F	DIRQ9F	DIRQ8F
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ8F	IRQ8-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ8-DS pin 1: Request for release is being generated on the IRQ8-DS pin	R(/W) *1
b1	DIRQ9F	IRQ9-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ9-DS pin 1: Request for release is being generated on the IRQ9-DS pin	R(/W) *1
b2	DIRQ10F	IRQ10-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ10-DS pin 1: Request for release is being generated on the IRQ10-DS pin	R(/W) *1
b3	DIRQ11F	IRQ11-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ11-DS pin 1: Request for release is being generated on the IRQ11-DS pin	R(/W) *1
b4	DIRQ12F	IRQ12-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ12-DS pin 1: Request for release is being generated on the IRQ12-DS pin	R(/W) *1
b5	DIRQ13F	IRQ13-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ13-DS pin 1: Request for release is being generated on the IRQ13-DS pin	R(/W) *1
b6	DIRQ14F	IRQ14-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ14-DS pin 1: Request for release is being generated on the IRQ14-DS pin	R(/W) *1
b7	DIRQ15F	IRQ15-DS Pin Deep Standby Release Flag	0: Request for release is not being generated on the IRQ15-DS pin 1: Request for release is being generated on the IRQ15-DS pin	R(/W) *1

Note 1. Only 0 can be written to clear the flag.

Each flag is set to 1 when a request for release specified by the DPSIEGR1 register is generated.
Each flag may be set to 1 when a request for release is generated in any mode (not even deep software standby mode) or when the setting of the DPSIER1 register is modified. Therefore, a transition to deep software standby mode should be made after the DPSIFR1 register is set to 00h.
To set the DPSIFR1 register to 00h after modifying the DPSIER1 register, wait for at least six PCLKB cycles, read the DPSIFR1 register, and then write 0 to the DPSIFR1 register. Six or more PCLKB cycles can be secured, for example, by reading the DPSIER1 register.
The DPSIFR1 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

DIRQnF Flags (IRQn Deep Standby Release Flag) (n = 8 to 15)

These flags indicate that a request for release has been generated on the IRQn-DS pin.
[Setting condition]

- A request for release is generated on the IRQn-DS pin specified by the DPSIEGR1 register

[Clearing condition]

- Each bit is read as 1 and then written by 0

11.2.15 Deep Standby Interrupt Flag Register 2 (DPSIFR2)

Address(es): 0008 C288h

	b7	b6	b5	b4	b3	b2	b1	b0
	DUSBIF	DRIICCIF	DRIICDIF	DNMIF	DRTCAIF	DRTCIIF	DLVD2IF	DLVD1IF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DLVD1IF	LVD1 Deep Standby Release Flag	0: Request for release by the voltage monitor 1 signal is not being generated 1: Request for release by the voltage monitor 1 signal is being generated	R(/W) *1
b1	DLVD2IF	LVD2 Deep Standby Release Flag	0: Request for release by the voltage monitor 2 signal is not being generated 1: Request for release by the voltage monitor 2 signal is being generated	R(/W) *1
b2	DRTCIIF	RTC Periodic Interrupt Deep Standby Release Flag	0: Request for release by the RTC periodic interrupt signal is not being generated 1: Request for release by the RTC periodic interrupt signal is being generated	R(/W) *1
b3	DRTCAIF	RTC Alarm Interrupt Deep Standby Release Flag	0: Request for release by the RTC alarm interrupt signal is not being generated 1: Request for release by the RTC alarm interrupt signal is being generated	R(/W) *1
b4	DNMIF	NMI Deep Standby Release Flag	0: Request for release is not being generated on the NMI pin 1: Request for release is being generated on the NMI pin	R(/W) *1
b5	DRIICDIF	SDA2-DS Deep Standby Release Flag	0: Request for release by the SDA2-DS signal is not being generated 1: Request for release by the SDA2-DS signal is being generated	R(/W) *1
b6	DRIICCIF	SCL2-DS Deep Standby Release Flag	0: Request for release by the SCL2-DS signal is not being generated 1: Request for release by the SCL2-DS signal is being generated	R(/W) *1
b7	DUSBIF	USB Suspend/Resume Deep Standby Release Flag	0: Request for release by the USB suspend/resume is not being generated 1: Request for release by the USB suspend/resume is being generated	R(/W) *1

Note 1. Only 0 can be written to clear the flag.

Each flag is set to 1 when a request for release specified by the DPSIEGR2 register is generated.
Each flag may be set to 1 when a request for release is generated in any mode (not even deep software standby mode) or when the setting of the DPSIER2 register is modified. Therefore, a transition to deep software standby mode should be made after the DPSIFR2 register is set to 00h.
To set the DPSIFR2 register to 00h after modifying the DPSIER2 register, wait for at least six PCLKB cycles, read the DPSIFR2 register, and then write 0 to the DPSIFR2 register. Six or more PCLKB cycles can be secured, for example, by reading the DPSIER2 register.
The DPSIFR2 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

DLVDmIF Flag (LVDm Deep Standby Release Flag) (m = 1, 2)

This flag indicates that a request for release by the voltage monitor m signal has been generated.
[Setting condition]

- A request for release is generated by the voltage monitoring m signal that is selected in the DPSIEGR2 register

[Clearing condition]

- This bit is read as 1 and then written by 0

DRTCIIF Flag (RTC Periodic Interrupt Deep Standby Release Flag)

This flag indicates that a request for release by the RTC periodic interrupt signal has been generated.
[Setting condition]

- A request for release by the RTC periodic interrupt signal is generated

[Clearing condition]

- This bit is read as 1 and then written by 0

DRTCAIF Flag (RTC Alarm Interrupt Deep Standby Release Flag)

This flag indicates that a request for release by the RTC alarm interrupt signal has been generated.
[Setting condition]

- A request for release by the RTC alarm interrupt signal is generated

[Clearing condition]

- This bit is read as 1 and then written by 0

DNMIF Flag (NMI Deep Standby Release Flag)

This flag indicates that a request for release has been generated on the NMI pin.
[Setting condition]

- A request for release is generated on the NMI pin specified by DPSIEGR2

[Clearing condition]

- This bit is read as 1 and then written by 0

DRIICDIF Flag (SDA2-DS Deep Standby Release Flag)

This flag indicates that a request for release by the SDA2-DS interrupt signal has been generated.
[Setting condition]

- A request for release is generated on the SDA2-DS pin specified by DPSIEGR2

[Clearing condition]

- This bit is read as 1 and then written by 0

DRIICCIF Flag (SCL2-DS Deep Standby Release Flag)

This flag indicates that a request for release by the SCL2-DS interrupt signal has been generated.
[Setting condition]

- A request for release is generated on by the SCL2-DS pin specified by DPSIEGR2

[Clearing condition]

- This bit is read as 1 and then written by 0

DUSBIF Flag (USB Suspend/Resume Deep Standby Release Flag)

This flag indicates that a request for release by the USB suspend/resume has been generated.
The DUSBIF flag is a flag for USB. However, USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.
Figure 11.2 shows the configuration of the DUSBIF flag.
[Setting condition]

- A request for release by the USB suspend/resume is generated

[Clearing condition]

- This bit is read as 1 and then written by 0




Figure 11.2 Configuration of the USB Suspend/Resume Deep Standby Release Flag (DUSBIF)

11.2.16 Deep Standby Interrupt Flag Register 3 (DPSIFR3)

Address(es): 0008 C289h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DCANIF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DCANIF	CRX1-DS Deep Standby Release Flag	0: Request for release is not being generated on the CRX1-DS pin 1: Request for release is being generated on the CRX1-DS pin	R(/W) *1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag.

Each flag is set to 1 when a request for release specified by the DPSIEGR3 register is generated.
Each flag may be set to 1 when a request for release is generated in any mode (not even deep software standby mode) or when the setting of the DPSIER3 register is modified. Therefore, a transition to deep software standby mode should be made after the DPSIFR3 register is set to 00h.
To set the DPSIFR3 register to 00h after modifying the DPSIER3 register, wait for at least six PCLKB cycles, read the DPSIFR3 register, and then write 0 to the DPSIFR3 register. Six or more PCLKB cycles can be secured, for example, by reading the DPSIER3 register.
The DPSIFR3 register is not initialized by the internal reset signal used as deep software standby mode releasing source. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

DCANIF Flag (CRX1-DS Deep Standby Release Flag)

This flag indicates that a request for release has been generated on the CRX1-DS pin.
[Setting condition]

- A request for release is generated on the CRX1-DS pin specified by the DPSIEGR3 register

[Clearing condition]

- This bit is read as 1 and then written by 0

11.2.17 Deep Standby Interrupt Edge Register 0 (DPSIEGR0)

Address(es): 0008 C28Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	DIRQ7EG	DIRQ6EG	DIRQ5EG	DIRQ4EG	DIRQ3EG	DIRQ2EG	DIRQ1EG	DIRQ0EG
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ0EG	IRQ0-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b1	DIRQ1EG	IRQ1-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b2	DIRQ2EG	IRQ2-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b3	DIRQ3EG	IRQ3-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b4	DIRQ4EG	IRQ4-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b5	DIRQ5EG	IRQ5-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b6	DIRQ6EG	IRQ6-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b7	DIRQ7EG	IRQ7-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W

The DPSIEGR0 register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

11.2.18 Deep Standby Interrupt Edge Register 1 (DPSIEGR1)

Address(es): 0008 C28Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	DIRQ15EG	DIRQ14EG	DIRQ13EG	DIRQ12EG	DIRQ11EG	DIRQ10EG	DIRQ9EG	DIRQ8EG
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DIRQ8EG	IRQ8-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b1	DIRQ9EG	IRQ9-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b2	DIRQ10EG	IRQ10-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b3	DIRQ11EG	IRQ11-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b4	DIRQ12EG	IRQ12-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b5	DIRQ13EG	IRQ13-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b6	DIRQ14EG	IRQ14-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b7	DIRQ15EG	IRQ15-DS Pin Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W

The DPSIEGR1 register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

11.2.19 Deep Standby Interrupt Edge Register 2 (DPSIEGR2)

Address(es): 0008 C28Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	DRIICCEG	DRIICDEG	DNMIEG	—	—	DLVD2EG	DLVD1EG
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DLVD1EG	LVD1 Edge Select	0: A request for release is generated when VCC < Vdet1 (fall) is detected 1: A request for release is generated when VCC ≥ Vdet1 (rise) is detected	R/W
b1	DLVD2EG	LVD2 Edge Select	0: A request for release is generated when VCC < Vdet2 (fall) is detected 1: A request for release is generated when VCC ≥ Vdet2 (rise) is detected	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DNMIEG	NMI Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b5	DRIICDEG	SDA2-DS Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b6	DRIICCEG	SCL2-DS Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The DPSIEGR2 register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

11.2.20 Deep Standby Interrupt Edge Register 3 (DPSIEGR3)

Address(es): 0008 C28Dh


	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DCANIEG
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DCANIEG	CRX1-DS Edge Select	0: A request for release is generated at a falling edge 1: A request for release is generated at a rising edge	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The DPSIEGR3 register is not initialized by the internal reset signal that is the source for release from deep software standby mode. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source.

11.2.21 Deep Standby Backup Register (DPSBKRy) (y = 0 to 31)

Address(es): 0008 C2A0h to 0008 C2BFh



x: Undefined

The DPSBKRy register is a 32-byte readable/writable register to store data during deep software standby mode. The value of this register is retained even in deep software standby mode where RAM data is not retained. DPSBKRy is not initialized, and the register value is undefined immediately after power-on.

11.3 Reducing Power Consumption by Switching Clock Signals

When the SCKCR.FCK[3:0], ICK[3:0], BCK[3:0], PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits are set, the clock frequency changes. The CPU, DMAC, DTC, code flash memory, and RAM operate on the operating clock specified by the ICK[3:0] bits.
Peripheral modules operate on the operating clock specified by the PCKA[3:0], PCKB[3:0], PCKC[3:0], and PCKD[3:0] bits.
The external bus operates on the operating clock specified by the BCK[3:0] bits. For details, refer to section 9, Clock Generation Circuit.

11.4 Module-Stop Function

The module-stop function can be set for each on-chip peripheral module.
When the MSTPmi bit (m = A to D, i = 31 to 0) in registers MSTPCRA to MSTPCRD is set to 1, the specified module stops operating and enters the module-stop state, but the CPU continues to operate independently. When the corresponding MSTPmi bit is set to 0, the module is released from the module-stop state and restarts operating at the end of the bus cycle. The internal states of modules are retained in the module-stop state.
After release from a reset, all modules except for the DMAC, DTC, EXDMAC, RAM, ECCRAM, expansion RAM, and standby RAM are placed in the module-stop state. Though read/write access cannot be made to the registers of the module that are in the module-stop state, some registers may be written to directly after the setting to the module-stop state. Therefore, care should be paid.

11.5 Function for Lower Operating Power Consumption

By selecting an appropriate operating power consumption control mode according to the operating frequency and operating voltage, power consumption can be reduced in normal operation, sleep mode and all-module clock stop mode.

11.5.1 Setting Operating Power Consumption Control Mode

Examples of the procedures for switching operating power consumption control modes are shown below:

(1) Switching from Normal Power Consumption Mode to Low Power Consumption Mode

Example: From high-speed operating mode to low-speed operating mode 1

(High-speed operation in the operating power consumption control mode used before mode-switching)
↓
Set to switch from the HOCO clock to the LOCO clock (clock source and frequency division ratio)
↓
Write to register OPCCR (high-speed operating mode → low-speed operating mode 1)
↓
Confirm that the OPCCR.OPCMTSF flag is 0
↓
(Low-speed operation in the switched operating power consumption control mode)

(2) Switching from Low Power Consumption Mode to Normal Power Consumption Mode

Example: From low-speed operating mode 2 to high-speed operating mode

(Low-speed operation in the operating power consumption control mode used before mode-switching)
↓
Write to register OPCCR (low-speed operating mode 2 → high-speed operating mode)
↓
Confirm that the OPCCR.OPCMTSF flag is 0
↓
Set to switch from the LOCO clock to the HOCO clock (clock source and frequency division ratio)
↓
(High-speed operation in the switched operating power consumption control mode)

11.6 Low Power Consumption Modes

11.6.1 Sleep Mode

11.6.1.1 Transition to Sleep Mode

When the WAIT instruction is executed while the SBYCR.SSBY bit is 0, the CPU enters sleep mode. In sleep mode, the CPU stops operating but the contents of its internal registers are retained. Other peripheral functions do not stop.
When the WDT is used, the WDT stops counting when sleep mode is entered.
Counting by the IWDT stops if a transition to sleep mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, counting by the IWDT stops if a transition to sleep mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 1.
Furthermore, counting by the IWDT continues if a transition to sleep mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to sleep mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 0.
To use sleep mode, make the following settings and then execute a WAIT instruction.

(1) Set the PSW.I bit*1 of the CPU to 0.
(2) Set the interrupt request destination*2 to be used for recovery from sleep mode to the CPU.
(3) Set the priority*3 of the interrupt to be used for recovery from sleep mode to a level higher than the setting of the PSW.IPL[3:0] bits*1 of the CPU.
(4) Set the IERm.IENj bit*3 for that interrupt to 1.
(5) For the last I/O register to which writing proceeded, read the register to confirm that the value written has been reflected.
(6) Execute the WAIT instruction (this automatically sets the I bit*1 in the PSW of the CPU to 1).

Note 1. For details, refer to section 2, CPU.
Note 2. For details, refer to section 15.7.3, Selecting Interrupt Request Destination.
Note 3. For details, refer to section 15, Interrupt Controller (ICUD).

11.6.1.2 Release from Sleep Mode

Release from sleep mode is initiated by a non-maskable interrupt, an interrupt, the RES# pin reset, a power-on reset, a voltage monitoring reset, or a reset caused by an IWDT underflow.

- Release triggered by an interrupt signal
  Generation of an interrupt triggers release from sleep mode and the interrupt exception processing starts. If a maskable interrupt has been masked by the CPU (the priority level*1 of the interrupt has been set to a value lower than that of the PSW.IPL[3:0] bits*2 of the CPU), release from sleep mode does not proceed.
- Release due to a reset on the RES# pin
  When the RES# pin is driven low, the MCU enters the reset state. When the RES# pin is driven high after the reset signal is input for a predetermined time period, the CPU starts the reset exception processing.
- Release due to a power-on reset
  Release from sleep mode is initiated by a power-on reset.
- Release due to a voltage monitoring reset
  Release from sleep mode is initiated by a voltage monitoring reset from the voltage detection circuit.
- Release due to the independent watchdog timer reset
  Release from sleep mode is initiated by an internal reset generated by an IWDT underflow. However, when such conditions are set that stop IWDT counting in sleep mode (OFS0.IWDTSTRT = 0 and OFS0.IWDTSLCSTP = 1, or OFS0.IWDTSTRT = 1 and IWDTCSTPR.SLCSTP = 1), the IWDT is stopped and release from sleep mode is not initiated by the independent watchdog timer reset.

Note 1. For details, refer to section 15, Interrupt Controller (ICUD).
Note 2. For details, refer to section 2, CPU.

11.6.1.3 Sleep Mode Return Clock Source Switching Function

To switch the clock source used on return from sleep mode, the clock used after return needs to be set by the sleep mode return clock source switching register (RSTCKCR) and the wait control register needs to be set for each clock source. When the return interrupt is generated, after oscillation settling of the oscillator specified as the return clock, the clock source is automatically switched, and then operation returns from sleep mode. At this time, the registers related to clock source switching are automatically rewritten.
For details, refer to section 11.2.7, Sleep Mode Return Clock Source Switching Register (RSTCKCR). For setting a waiting time for oscillation stabilization, refer to section 9.2.16, Main Clock Oscillator Wait Control Register (MOSCWTCR).

11.6.2 All-Module Clock Stop Mode

11.6.2.1 Transition to All-Module Clock Stop Mode

After setting the MSTPCRA.ACSE bit to 1 and placing modules controlled by MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD registers in the module-stop state (MSTPCRA = FFFF FF[C-F]Fh, MSTPCRB = FFFF FFFFh, MSTPCRC[31:16] = FFFFh, MSTPCRD = FFFF FFFFh), executing a WAIT instruction while the SBYCR.SSBY bit is 0 stops the bus controller, I/O ports, and all modules except for the 8-bit timers*1, POE*2, IWDT, RTC, power-on reset circuit, voltage detection circuit at the end of the current bus cycle, and the chip enters all-module clock stop mode*3. When the WDT is used, the WDT stops counting when all-module clock stop mode is entered.

Counting by the IWDT stops if a transition to all-module clock-stop mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, counting by the IWDT stops if a transition to all-module clock-stop mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 1.

Furthermore, counting by the IWDT continues if a transition to all-module clock-stop mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to all-module clock-stop mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 0.

To use all-module clock-stop mode, make the following settings and then execute a WAIT instruction.

(1) Set the PSW.I bit*4 of the CPU to 0.
(2) Set the interrupt request destination*5 to be used for recovery from all-module clock stop mode to the CPU.
(3) Set the priority*6 of the interrupt to be used for recovery from all-module clock stop mode to a level higher than the setting of the PSW.IPL[3:0] bits*4 of the CPU.
(4) Set the IERm.IENj bit*6 for the interrupt to be used for recovery from all-module clock stop mode to 1.
(5) Read the last I/O register to have been written and confirm that its value reflects the value written.
(6) Execute a WAIT instruction (executing a WAIT instruction causes automatic setting of the PSW.I bit*4 of the CPU to 1).

Note 1. The MSTPCRA.MSTPA4 and MSTPA5 bits select operation or stop of these modules.
Note 2. When a POE interrupt source condition is satisfied while the setting to enable POE interrupts is in place, recovery from all-module clock stop mode does not proceed but the flag to indicate satisfaction of the source condition is retained. If a different source leads to recovery from all-module clock stop mode in this situation, a POE interrupt is generated after recovery.
Note 3. Transitions to all-module clock stop mode are not to be made in some states of DTC or DMAC operations. Before setting the MSTPCRA.MSTPA28 bit to 1, clear the DMAST.DMST bit of the DMAC and the DTCST.DTCST bit of the DTC so that the DTC and DMAC are not activated.
Note 4. For details, refer to section 2, CPU.
Note 5. For details, refer to section 15.7.3, Selecting Interrupt Request Destination.
Note 6. For details, refer to section 15, Interrupt Controller (ICUD).

11.6.2.2 Release from All-Module Clock Stop Mode

Release from all-module clock-stop mode is initiated by an external pin interrupt (the NMI or IRQ0 to IRQ15), a peripheral interrupt (8-bit timer*1, RTC alarm, RTC periodic, IWDT*2, USB suspend/resume, voltage monitoring 1, voltage monitoring 2, or oscillator-stopped detection interrupt), a RES# pin reset, a power-on reset, a voltage monitoring reset, or an independent watchdog timer reset, and the transition to the normal program execution state proceeds via exception processing for the given interrupt or reset.
However, note that in cases where a maskable interrupt has been masked by the CPU (priority level*3 of the interrupt has been set to a value lower than that of the PSW.IPL[3:0] bits*4 of the CPU) or a maskable interrupt has been set up as a trigger to start the DTC or DMA transfer, release from all-module clock stop mode will not proceed.

Note 1. The MSTPA4 and MSTPA5 bits of MSTPCRA select operation or stopping of these modules.
Note 2. If a condition for the independent watchdog timer to stop counting applied (OFS0.IWDTSTRT = 0 and OFS0.IWDTSLCSTP = 1, or OFS0.IWDTSTRT = 1 and IWDTCSTPR.SLCSTP = 1) at the time of a transition to all-module clock-stop mode, using a reset from the independent watchdog timer to release the chip from all-module clock-stop mode is impossible because the independent watchdog timer is stopped.
Note 3. For details, refer to section 15, Interrupt Controller (ICUD).
Note 4. For details, refer to section 2, CPU.

11.6.3 Software Standby Mode

11.6.3.1 Transition to Software Standby Mode

When a WAIT instruction is executed with the SBYCR.SSBY bit set to 1 and the DPSBYCR.DPSBY bit set to 0, a transition to software standby mode is made. In this mode, the CPU, on-chip peripheral functions, and the oscillator functions stop. However, the contents of the CPU internal registers, RAM data, on-chip peripheral functions, and the states of the I/O ports are retained. Whether the address bus and bus control signals are placed in the high-impedance or the output state is retained can be specified by the SBYCR.OPE bit. Software standby mode allows significant reduction in power consumption because the oscillator stops in this mode. Yet, the main and sub clock oscillators can be operated or stopped. For details, refer to Table 11.2, Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode.

Set the DMAST.DMST bit of the DMAC and the DTCST.DTCST bit of the DTC to 0 before executing the WAIT instruction.

When the WDT is used, the WDT stops counting when software standby mode is entered because the oscillator stops. Counting by the IWDT stops if a transition to software standby mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, counting by the IWDT stops if a transition to software standby mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 1.

Furthermore, counting by the IWDT continues if a transition to software standby mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to software standby mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 0.

When the oscillation stop detection function is enabled (OSTDCR.OSTDE = 1), software standby mode cannot be entered. To make a transition to software standby mode, execute a WAIT instruction after disabling the oscillation stop detection function (OSTDCR.OSTDE = 0).

To use software standby mode, make the following settings and then execute a WAIT instruction.

(1) Set the PSW.I bit*1 of the CPU to 0.
(2) Set the interrupt request destination*2 to be used for recovery from software standby mode to the CPU.
(3) Set the priority*3 of the interrupt to be used for recovery from software standby mode to a level higher than the setting of the PSW.IPL[3:0] bits*1 of the CPU.
(4) Set the IERm.IENj bit*3 for the interrupt to be used for recovery from software standby mode to 1.
(5) For the last I/O register to which writing proceeded, read the register to confirm that the value written has been reflected.
(6) Execute a WAIT instruction (executing a WAIT instruction causes automatic setting of the PSW.I bit*1 of the CPU to 1).

Note 1. For details, refer to section 2, CPU.
Note 2. For details, refer to section 15.7.3, Selecting Interrupt Request Destination.
Note 3. For details, refer to section 15, Interrupt Controller (ICUD).

11.6.3.2 Release from Software Standby Mode

Release from software standby mode is initiated by an external pin interrupt (the NMI or IRQ0 to IRQ15), peripheral interrupts (the RTC alarm, RTC periodic, IWDT, USB suspend/resume, voltage monitoring 1, and voltage monitoring 2 interrupts), an RES# pin reset, a power-on reset, a voltage monitoring reset, or an independent watchdog timer reset. When an interrupt initiates release from software standby, the oscillators which were stopped by the transition to software standby are restarted. After the oscillation of all these oscillators has become stable, operation returns from software standby.
Note that the oscillators are not stopped by the transition to software standby under the following two conditions, but the return from software standby still follows the period for stabilization of oscillation by the oscillators if they had been stopped.

- MOFCR.MOFXIN = 1 and MOSCCR.MOSTP = 0
- RCR3.RTCEN = 1 and SOSCCR.SOSTP = 0

(1) Release due to an interrupt
When an interrupt request from the NMI, IRQ0 to IRQ15, RTC alarm, RTC periodic, IWDT, USB suspend/resume, voltage monitoring 1, or voltage monitoring 2 interrupt is generated, each oscillator which was operating before a transition to software standby mode resumes oscillation. After the time for recovery from software standby mode has elapsed, the chip is released from software standby and starts interrupt exception processing.
The time for recovery from software standby mode is the oscillation stabilization waiting time plus the time required for operations by the software standby release sequencer.

tSBYi = tSBYOSCWT + tSBYSEQ
tSBYi (i = MC, EX, PC, PE, PH, SC, HO, LO): Recovery time from software standby mode
tSBYOSCWT: Oscillation stabilization waiting time
tSBYSEQ: Time required for operations by the software standby release sequencer

For the oscillation stabilization waiting time to be used in calculating the time for recovery from software standby mode, use the greatest value of the oscillation stabilization waiting time of the oscillators which are to be started. For the oscillation stabilization waiting times of the oscillators, refer to section 61, Electrical Characteristics.

(2) Release due to a reset on the RES# pin
Clock oscillation starts when the low level is applied to the RES# pin. Clock supply for the MCU starts at the same time. Keep the level on the RES# pin low over the time required for oscillation of the clocks to become stable. Reset exception processing starts when the high level is applied to the RES# pin.

(3) Release due to a power-on reset
Release from software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a power-on reset.

(4) Release due to a voltage monitoring reset
Release from software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a voltage monitoring reset.

(5) Release due to an independent watchdog timer reset
An internal reset due to an underflow of the IWDT leads to release from software standby mode.
However, if a condition for the independent watchdog timer to stop counting applied (OFS0.IWDTSTRT = 0 and OFS0.IWDTSLCSTP = 1, or OFS0.IWDTSTRT = 1 and IWDTCSTPR.SLCSTP = 1) at the time of a transition to software standby, using a reset from the independent watchdog timer to release the chip from software standby is impossible because the independent watchdog timer is stopped.

11.6.3.3 Example of Software Standby Mode Application

Figure 11.3 shows an example where a transition to software standby mode is made at the falling edge of the IRQn pin, and release from software standby mode is initiated at the rising edge of the IRQn pin.
In this example, an IRQn interrupt is accepted with the IRQCRi.IRQMD[1:0] bits of the ICU set to 01b (falling edge), and then the IRQCRi.IRQMD[1:0] bits are set to 10b (rising edge). After that, the SBYCR.SSBY bit is set to 1 and the WAIT instruction is executed. Thus a transition to software standby mode is made. After that, release from software standby mode is initiated at the rising edge of the IRQn pin.
To return from software standby mode, settings of the interrupt controller (ICU) are also necessary. For details, refer to section 15, Interrupt Controller (ICUD).




Figure 11.3 Example of Software Standby Mode Application

11.6.4 Deep Software Standby Mode

11.6.4.1 Transition to Deep Software Standby Mode

When the WAIT instruction is executed with the SBYCR.SSBY bit set to 1, a transition to software standby mode*1 is made. At this time, when the DPSBYCR.DPSBY bit is set to 1, a transition to deep software standby mode is made. On deep software standby mode, the CPU, internal peripheral modules (except for parts of the RTC alarm, RTC periodic, SCL2-DS, SDA2-DS, CRX1-DS, and USB suspend/resume detecting unit), RAM, expansion RAM, ECCRAM, and functions of the oscillators are stopped; furthermore, since the internal supply of power for these modules is stopped, power consumption is markedly reduced. Yet, the main and sub clock oscillators can be operated or stopped. For details, refer to Table 11.2, Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode.
At this time, the contents of all the registers of the CPU and internal peripheral modules (except for parts of the RTC alarm, RTC periodic, SCL2-DS, SDA2-DS, CRX1-DS, and USB suspend/resume detecting unit) become undefined. Data in the standby RAM are preserved if the setting of the DEEPCUT[1:0] bits is 00b. If the setting of the DEEPCUT[1:0] bits is 01b, the internal supply of power to the standby RAM and the USB resume detecting unit is cut off, reducing power consumption. Data in the standby RAM become undefined at this time. If the setting of the DEEPCUT[1:0] bits is 11b, the internal supply of power to the standby RAM, and the USB resume detecting unit is cut off, the LVD is stopped, and the low-power-consumption function of the power-on reset circuit is enabled, so power consumption is further reduced. For details, refer to section 61, Electrical Characteristics.
When the WDT is in use, since the oscillators and power supply to the WDT are stopped by the transition to deep software standby mode, counting also stops.
Power supply to the IWDT-dedicated clock and the IWDT is stopped and counting by the IWDT stops if a transition to deep software standby mode is made while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 1 (stopping counting by the IWDT at transitions to low-power-consumption modes). In the same way, power supply to the IWDT-dedicated clock and the IWDT is stopped and counting by the IWDT stops if a transition to deep software standby mode is made while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 1.
Furthermore, counting by the IWDT continues if a transition to software standby mode is made but not to deep software standby mode while the IWDT is being used in auto-start mode and the OFS0.IWDTSLCSTP bit is 0 (counting by the IWDT continues through transitions to low-power-consumption modes). In the same way, counting by the IWDT continues if a transition to software standby mode is made but not to deep software standby mode while the IWDT is being used in register start mode and the SLCSTP bit in IWDTCSTPR is 0.
When the voltage monitoring 1 reset function (LVD1CR0.LVD1RI = 1) or voltage monitoring 2 reset function (LVD2CR0.LVD2RI = 1) is selected for the voltage detection circuit, a transition to deep software standby mode cannot be made, but to software standby.
The I/O port states remain unchanged from software standby mode.

Note 1. Conditions on the DTC, DMAC, and IWDT for transition to software standby mode should be met before the WAIT instruction is executed. For details, refer to section 11.6.3, Software Standby Mode.

11.6.4.2 Release from Deep Software Standby Mode

Release from deep software standby mode is initiated by any of the external pin interrupt source pins (the NMI, IRQ0-DS to IRQ15-DS, SCL2-DS, SDA2-DS, or CRX1-DS), peripheral interrupts (the RTC alarm, RTC periodic, USB suspend/resume*1, voltage monitoring 1, and voltage monitoring 2 interrupts), an RES# pin reset, a power-on reset, or a voltage monitoring 0 reset.

Note 1. USB is not released from deep software standby mode using USB0_OVRCURB multiplexed with pin P22.

(1) Release triggered by an external interrupt pin or internal interrupt signal
Release from deep software standby mode is controlled by registers DPSIERn (n = 0 to 3) and DPSIFRn (n = 0 to 3). When a deep software standby release interrupt is generated, the corresponding flag in DPSIFRn is set to 1. At this time, if the releasing source is enabled in DPSIERn, release from deep software standby mode proceeds. Rising edge or falling edge can be selected by DPSIEGRn register (n = 0 to 3). The interrupts for which an edge can be selected are the NMI, IRQ0-DS to IRQ15-DS, SCL2-DS, SDA2-DS, CRX1-DS, voltage monitoring 1, and voltage monitoring 2 interrupts.
When a deep software standby mode releasing source is generated, the internal power supply and LOCO clock oscillation begin, and then a deep software standby reset is generated for the entire MCU.
A stable LOCO clock is then supplied to the entire MCU, which is released from deep software standby reset. This is accompanied by release from deep software standby, and reset exception processing then starts.
When release from deep software standby is triggered by an external interrupt pin or internal interrupt signal, the RSTSR0.DPSRSTF flag is set to 1.

(2) Release due to a reset on the RES# pin
The low level being applied to the RES# pin triggers release from deep software standby.
At this time, the RES# pin should be held low according to the specifications described in section 61, Electrical Characteristics. Reset exception processing starts when the high level is applied to the RES# pin.

(3) Release due to a power-on reset
Release from deep software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a power-on reset.

(4) Release due to a voltage monitoring 0 reset
Release from deep software standby mode proceeds after a fall in the power-supply voltage leads to the generation of a voltage monitoring 0 reset.

11.6.4.3 Pin States at the Time of Release from Deep Software Standby Mode

In deep software standby mode, the I/O ports retain the same states from software standby mode. The inside of the MCU is initialized by an internal reset generated on release from deep software standby mode. Upon release from deep software standby mode, the reset exception processing starts. The following shows the states of I/O ports at this time. Whether to initialize the I/O ports or to retain the I/O port states at the time of software standby mode can be selected by the DPSBYCR.IOKEEP bit.

- When the DPSBYCR.IOKEEP bit = 0
  I/O ports are initialized by an internal reset generated on release from deep software standby mode.
- When the DPSBYCR.IOKEEP bit = 1
  Although the inside of the MCU is initialized by an internal reset generated on release from deep software standby mode, I/O ports retain their states from software standby mode regardless of the MCU internal state. At this time, the I/O port states remain unchanged from software standby mode even if settings of I/O ports or peripheral modules are made. Then, the retained I/O port states are released by setting the DPSBYCR.IOKEEP bit to 0, and the MCU operates according to the internal state.

The DPSBYCR.IOKEEP bit is not initialized by an internal reset generated on release from deep software standby mode.

11.6.4.4 Example of Deep Software Standby Mode Application

Figure 11.4 shows an example where a transition to deep software standby mode is made at the falling edge of the IRQn-DS pin, and release from deep software standby mode is initiated at the rising edge of the IRQn-DS pin.
In this example, an IRQn interrupt is accepted with the IRQCRi.IRQMD[1:0] bits of the ICU set to 01b (falling edge). Then, after the DPSIEGRy.DIRQnEG (y = 0, 1; n = 0 to 15) bit is set to 1 (rising edge) and the SBYCR.SSBY bit and DPSBYCR.DPSBY bit are both set to 1, the WAIT instruction is executed. Thus a transition to deep software standby mode is made.
After that, release from deep software standby mode is initiated at the rising edge of the IRQ-DS pin.




Figure 11.4 Example of Deep Software Standby Mode Application

11.6.4.5 Flowchart to Use Deep Software Standby Mode

Figure 11.5 shows an example of a flowchart to use deep software standby mode.
In this example, the RSTSR0.DPSRSTF flag of the reset function is read after the reset exception processing to determine whether a reset was generated by the RES# pin or by release from deep software standby mode.
In the case of a reset by the RES# pin, a transition to deep software standby mode is made after the required register settings have been made.
In the case of a reset by release from deep software standby mode, the DPSBYCR.IOKEEP bit is set to 0 after the I/O port settings have been made.




Figure 11.5 Example of Flowchart to Use Deep Software Standby Mode

11.7 Usage Notes

11.7.1 I/O Port States

I/O port states are retained in software standby mode and deep software standby mode. Therefore, the supply current is not reduced while output signals are held high.

11.7.2 Module-Stop State of DMAC and DTC

Before setting the MSTPCRA.MSTPA28 bit to 1, set the DMAST.DMST bit of the DMAC and the DTCST.DTCST bit of the DTC to 0 so that the DMAC and DTC are not activated.
For details, refer to section 18, DMA Controller (DMACAa) and section 20, Data Transfer Controller (DTCb).

11.7.3 On-Chip Peripheral Module Interrupts

These interrupts do not operate in the module-stop state. Therefore, if the module-stop state is entered after an interrupt request is generated, a CPU interrupt source or a DMAC or DTC startup source cannot be cleared. For this reason, disable interrupts before entering the module-stop state.

11.7.4 Write Access to MSTPCRA, MSTPCRB, MSTPCRC, and MSTPCRD

Write accesses to registers MSTPCRA, MSTPCRB, MSTPCRC and MSTPCRD should be made only by the CPU.

11.7.5 Input Buffer Control by DIRQnE Bit (n = 0 to 15)

Setting the DPSIERy.DIRQnE bit (y = 0, 1; n = 0 to 15) to 1 enables the input buffer of the IRQ0-DS to IRQ15-DS pins. Therefore, note that, although inputs to these pins are sent to the DPSIFRy.DIRQnF bit (y = 0, 1; n = 0 to 15), they are not sent to the interrupt controller, peripheral modules, and I/O ports.

11.7.6 Timing of WAIT Instructions

A WAIT instruction that follows register writing may be executed before the writing is completed. Accordingly, the WAIT instruction may be executed before the change to the setting of an I/O register is reflected, in which case operation may not be as intended. To avoid this, always execute the WAIT instruction after confirming that the last writing to the register has completed.

11.7.7 Rewriting the Register by DMAC and DTC in Sleep Mode

The WDT stops in sleep mode. Do not set up the DMACA and DTC to rewrite any registers related to the WDT while the chip is in sleep mode.
According to the settings of the OFS0.IWDTSLCSTP bit and IWDTCSTPR.SLCSTP bit, the IWDT may also stop in sleep mode. If that is the case, do not set up the DMAC and DTC to rewrite any registers related to the IWDT in sleep mode.
The RSTCKCR register can be set so that the clock source is switched on recovery from sleep mode. For this reason, rewriting the register while the chip is in sleep mode may lead to unintended operation, so do not allow rewriting of the RSTCKCR register in sleep mode.

11.7.8 Point for Caution when Shifting from Low-Speed Operating Mode to Software Standby Mode

On return from software standby, the chip enters high-speed operating mode. Even if a WAIT instruction is executed in low-speed operating mode, if generation of the return interrupt precedes completion of the transition to software standby and processing for the transition is canceled, the chip does not return to the mode before execution of the WAIT instruction. If this creates a problem, set the OPCCR.OPCM[2:0] bits to 000b during processing of the return interrupt.

11.7.9 Notes on Transitions from High-Speed Operating Mode to Low-Speed Operating Mode or to Low Power Consumption Mode

When the operating frequency of ICLK is 70 MHz or higher and the chip is to be shifted to low-speed operation, or is to be placed on software standby or deep software standby, change the frequency of ICLK to one quarter of its current frequency and then wait for 3 μs before initiating the desired transition.
Conversely, if the frequency of ICLK is to be changed to a frequency of 70 MHz or higher at the time of a transition from low-speed operation to high-speed operation, set the frequency to one quarter of the intended frequency and then wait for 3 μs before changing it to the intended frequency. For details, refer to section 9.10.8, Notes on Changing the ICLK Frequency.

12. Battery Backup Function

12.1 Overview

When the voltage at the VCC pin is dropped, power can be supplied to the realtime clock (RTC) and sub-clock oscillator from the dedicated battery backup power pin (VBATT pin). When the voltage drop at the VCC pin is detected, connection to power is switched to the VBATT pin.

Figure 12.1 shows the configuration of the battery backup function.




Figure 12.1 Configuration of Battery Backup Function


12.2 Operation

12.2.1 Battery Backup Function

When the voltage at the VCC pin is dropped, power can be supplied to the RTC and sub-clock oscillator from the VBATT pin. When the power supply reduction from the VCC pin is detected, connection to power is switched to the power supply from the VBATT pin. The power supply from the VCC pin is resumed when the voltage at the VCC pin exceeds VDETBATT while the RTC is operating on the power supply from the VBATT pin. This power supply change does not affect the RTC operation. When the voltage level at the VBATT pin voltage falls below the operation guaranteed voltage, operation of the RTC cannot be guaranteed.
In addition, the battery backup function should be used after the voltage monitoring 0 reset is enabled.
The power is supplied to the following modules from the VBATT pin.

- RTC
- Sub-clock oscillator (including XCIN and XCOUT pins)
- P30, P31, and P32 input pins

Figure 12.2 shows the operation for switching to the battery backup function.



Note: For details on electrical characteristics, refer to section 61, Electrical Characteristics.
Note 1. VDETBATT indicates the judgment level of the power supply change between the VCC pin and the VBATT pin.

Figure 12.2 Operation for Switching to Battery Backup Function

12.3 Usage Notes

1. When the VBATT pin is not in use, connect the VBATT pin to the VCC pin.
2. When the voltage level at the VBATT is lower than the guaranteed operation range, operation of the sub-clock and RTC cannot be guaranteed. The RTC must be initialized to restart power supply after the VBATT pin falls below the operation guaranteed voltage.
3. Writing to the RTC registers should be performed while power is being supplied from the VCC pin.
4. When VCC is higher than VDETBATT, the VCC pin and VBATT pin are not connected by means of circuitry. When VCC is lower than VDETBATT and the switch is connected to the VBATT pin, if the voltage at the VBATT pin becomes lower than (the range from VCC to 0.6 V), current may flow into the VBATT pin through the parasitic diode between the VCC and VBATT pins.
5. During RTC operation using the voltage from the VBATT pin, I/O ports (P30, P31, and P32) within the backup power supply area can only be used as time capture event input pins for the RTC.

13. Register Write Protection Function

The register write protection function protects important registers from being overwritten for in case a program runs out of control. The registers to be protected are set with the protect register (PRCR).

Table 13.1 lists the association between the PRCR bits and the registers to be protected.

Table 13.1 Association between PRCR Bits and Registers to be Protected

PRCR Bit	Register to be Protected
PRC0	• Registers related to the clock generation circuit: SCKCR, SCKCR2, SCKCR3, PACKCR, PLLCR, PLLCR2, PPLLCR, PPLLCR2, PPLLCR3, BCKCR, MOSCCR, SOSCCR, LOCOCR, ILOCOCR, HOCOCR, HOCOCR2, OSTDCR, OSTDSR, CKOCR
PRC1	• Registers related to the operating modes: SYSCR0, SYSCR1 • Registers related to the low power consumption functions: SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, MSTPCRD, OPCCR, RSTCKCR, DPSBYCR, DPSIER0 to DPSIER3, DPSIFR0 to DPSIFR3, DPSIEGR0 to DPSIEGR3 • Registers related to clock generation circuit: MOSCWTCR, SOSCWTCR, MOFCR, HOCOPCR • Software reset register: SWRR
PRC3	• Registers related to the LVD: LVCMPCR, LVDLVLR, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR

13.1 Register Descriptions

13.1.1 Protect Register (PRCR)

Address(es): 0008 03FEh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PRKEY[7:0]								—	—	—	—	PRC3	—	PRC1	PRC0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PRC0	Protect Bit 0	Enables writing to the registers related to the clock generation circuit. 0: Write disabled 1: Write enabled	R/W
b1	PRC1	Protect Bit 1	Enables writing to the registers related to operating modes, clock generation circuit, low power consumption, and software reset. 0: Write disabled 1: Write enabled	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	PRC3	Protect Bit 3	Enables writing to the registers related to the LVD. 0: Write disabled 1: Write enabled	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	PRKEY[7:0]	PRC Key Code	These bits control permission and prohibition of writing to the PRCR register. To modify the PRCR register, write A5h to the eight higher-order bits and the desired value to the eight lower-order bits as a 16-bit unit.	R/(W)*1

Note 1. Written values are not retained. These bits are read as 00h.

PRCi Bits (Protect Bit i) (i = 0, 1, 3)

These bits enable or disable writing to the corresponding registers to be protected.

Setting the PRCi bits to 1 and 0 enables and disables writing to the corresponding registers to be protected, respectively.

14. Exception Handling

14.1 Exception Events

During execution of a program by the CPU, the occurrence of a certain event may cause execution of that program to be suspended and execution of another program to be started. Such kinds of events are called exception events.
The RXv3 CPU supports nine types of exceptions. The types of exception events are shown in Figure 14.1.
The occurrence of an exception causes the processor mode to shift to supervisor mode.




Figure 14.1 Types of Exception Events

14.1.1 Undefined Instruction Exception

An undefined instruction exception occurs when execution of an undefined instruction (an instruction not implemented) is detected.

14.1.2 Privileged Instruction Exception

A privileged instruction exception occurs when execution of a privileged instruction is detected in user mode. Privileged instructions can be executed only in supervisor mode.

14.1.3 Access Exceptions

An access exception occurs when an error is detected in access to memory by the CPU. If the memory-protection unit detects an instruction memory-protection error, an instruction-access exception occurs, and if the unit detects a data memory protection error, an operand-access exception occurs.

14.1.4 Address Exceptions

Address exceptions are generated in response to 64-bit operand access to addresses that are not on 32-bit boundaries.

14.1.5 Single-Precision Floating-Point Exception

Single-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE 754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempt to use processing that is not implemented, is detected upon execution of a single-precision floating-point operation instruction. Exception handling by the CPU only proceeds when any among the EX, EU, EZ, EO, or EV bits in the FPSW, which corresponding to the five types of exception, is set to 1.

14.1.6 Reset

A reset is generated by input of a reset signal to the CPU. This has the highest priority of any exception and is always accepted.

14.1.7 Non-Maskable Interrupt

The non-maskable interrupt is generated by input of a non-maskable interrupt signal to the CPU and is only used when a fatal fault is considered to have occurred in the system. Never use the non-maskable interrupt with an attempt to return to the program that was being executed at the time of interrupt generation after the exception handling routine is ended.

14.1.8 Interrupt

Interrupts are generated by the input of interrupt signals to the CPU. A fast interrupt can be selected as the interrupt with the highest priority. In the case of the fast interrupt, hardware pre-processing and hardware post-processing are handled fast. The priority level of the fast interrupt is 15 (the highest). The exception handling of interrupts is masked when the I bit in PSW is 0.

14.1.9 Unconditional Trap

An unconditional trap is generated when the INT or BRK instruction is executed.

14.2 Exception Handling Procedure

In the exception handling, part of the processing is handled automatically by hardware and part of it is handled by a program (exception handling routine) that has been written by the user. Figure 14.2 shows the processing procedure when an exception other than a reset is accepted.




Figure 14.2 Outline of Exception Handling Procedure

When an exception is accepted, hardware processing by the RXv3 CPU is followed by access to the vector to acquire the address of the branch destination. In the vector, a vector address is allocated to each exception, and the branch destination address of the exception handling routine is written to each vector address.

Hardware pre-processing by the RXv3 CPU handles saving of the values of the program counter (PC) and processor status word (PSW). In the case of the fast interrupt, the values of the PC and PSW are saved in the backup PC (BPC) and the backup PSW (BPSW), respectively. In the case of exceptions other than the fast interrupt, the contents are saved on the stack. The values of general purpose registers and control registers other than the PC and PSW that are to be used within an exception handling routine must be saved by the user program at the start of the exception handling routine.

On completion of processing by an exception handling routine, saved registers are restored and the RTE instruction is executed to restore execution from the exception handling routine to the original program. For return from a fast interrupt, the RTFI instruction is used instead. In the case of a non-maskable interrupt, however, finish the program or reset the system without returning to the original program.

Hardware post-processing by the RXv3 CPU handles restoration of the contents of the PC and PSW. In the case of the fast interrupt, the values of the BPC and BPSW are restored to the PC and PSW, respectively. In the case of other exceptions, the values are restored from the stack to the PC and PSW.

The stack or the register-saving bank can be used to save and restore the general-purpose and other registers at the start and end of an exception handling routine.

Saving to and restoring from the register-saving bank is executed by using the SAVE and RSTR instructions. To save and restore a register that is not within the scope of saving and restoring by the SAVE and RSTR instructions, use the PUSH and POP instructions for saving to and restoring from the stack.

Using the register-saving bank is usually faster than using the stack, except when the number of registers that require saving and restoring in transitions to and from an exception-handling routine is extremely small.

14.3 Acceptance of Exception Events

When an exception occurs, the CPU suspends the execution of the program and processing branches to the exception handling routine.

14.3.1 Acceptance Timing and Saved PC Value

Table 14.1 lists the timing of acceptance and the program counter (PC) value to be saved for each exception event.

Table 14.1 Acceptance Timing and Saved PC Value

Exception Event		Type of Handling	Acceptance Timing	Value Saved in BPC or on the Stack
Undefined instruction exception		Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Privileged instruction exception		Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Access exception		Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Address exception		Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Single-precision floating-point exception		Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Reset		Instruction abandonment type	Any machine cycle	None
Non-maskable interrupt	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Interrupt	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Unconditional trap		Instruction completion type	At the next break between instructions	PC value of the next instruction

14.3.2 Vector and Site for Saving the Values in the PC and PSW

The vector for each type of exception and the site for saving the values of the program counter (PC) and processor status word (PSW) are listed in Table 14.2. The addresses where the exception vector table and interrupt vector table start must be set. For details, see section 2.6, Vector Table.

Table 14.2 Vector and Site for Saving the Values in the PC and PSW

Exception		Vector	Site for Saving the Values in the PC and PSW
Undefined instruction exception		Exception vector table (EXTB)	Stack
Privileged instruction exception		Exception vector table (EXTB)	Stack
Access exception		Exception vector table (EXTB)	Stack
Address exception		Exception vector table (EXTB)	Stack
Single-precision floating-point exception		Exception vector table (EXTB)	Stack
Reset		Exception vector table (EXTB)	Nowhere
Non-maskable interrupt		Exception vector table (EXTB)	Stack
Interrupt	Fast interrupt	FINTV	BPC and BPSW
	Other than above	Interrupt vector table (INTB)	Stack
Unconditional trap		Interrupt vector table (INTB)	Stack

14.4 Hardware Processing for Accepting and Returning from Exceptions

This section describes the hardware processing for accepting and returning from exceptions other than a reset.

(1) Hardware Pre-Processing for Accepting an Exception

(a) Saving PSW

- For a fast interrupt
  PSW → BPSW
- For exceptions other than a fast interrupt
  PSW → Stack

Note: The FPSW is not saved by the hardware pre-processing. If single-precision floating-point operation instructions are used within an exception-handling routine, the user must save the FPSW on the stack within the exception-handling routine.

(b) Updating PM, U, and I Bits in PSW

I: Set to 0
U: Set to 0
PM: Set to 0

(c) Saving PC

- For a fast interrupt
  PC → BPC
- For exceptions other than a fast interrupt
  PC → Stack

(d) Setting Branch Destination Address of Exception Handling Routine in PC

Processing is shifted to the exception handling routine by acquiring the vector corresponding to the exception and then branching accordingly.

(2) Hardware Post-Processing for Execution of RTE and RTFI Instructions

(a) Restoring PSW

- For a fast interrupt
  BPSW → PSW
- For exceptions other than a fast interrupt
  Stack → PSW

(b) Restoring PC

- For a fast interrupt
  BPC → PC
- For exceptions other than a fast interrupt
  Stack → PC

(c) Clearing the LI flag

14.5 Hardware Pre-Processing

The hardware pre-processing from reception of each exception request to execution of the associated exception handling routine are explained below.

14.5.1 Undefined Instruction Exception

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 005Ch.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.5.2 Privileged Instruction Exception

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 0050h.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.5.3 Access Exceptions

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 0054h.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.5.4 Address Exceptions

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 0060h.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.5.5 Single-Precision Floating-Point Exception

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) is saved on the stack (ISP).
4. The vector is fetched from the value of EXTB + address 0000 0064h.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.5.6 Reset

1. The control registers are initialized.
2. The vector is fetched from address FFFF FFFCh.
3. The fetched vector is set to the PC.

14.5.7 Non-Maskable Interrupt

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved.
4. The processor interrupt priority level bits (IPL[3:0]) in PSW are set to Fh.
5. The vector is fetched from the value of EXTB + address 0000 0078h.
6. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.5.8 Interrupt

1. The value of the processor status word (PSW) is saved on the stack (ISP) or, for the fast interrupt, in the backup PSW (BPSW).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved. For other instructions, the PC value of the next instruction is saved. Saving of the PC is in the backup PC (BPC) for fast interrupts.
4. The processor interrupt priority level bits (IPL[3:0]) in PSW indicate the interrupt priority level of the interrupt.
5. The vector for an interrupt source other than the fast interrupt is fetched from the interrupt vector table. For the fast interrupt, the address is fetched from the fast interrupt vector register (FINTV).
6. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.5.9 Unconditional Trap

1. The value of the processor status word (PSW) is saved on the stack (ISP).
2. The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in PSW are set to 0.
3. The value of the program counter (PC) for the next instruction is saved on the stack (ISP).
4. For the INT instruction, the value at the vector corresponding to the INT instruction number is fetched from the interrupt vector table.
   For the BRK instruction, the value at the vector from the start address is fetched from the interrupt vector table.
5. The fetched vector is set to the PC and processing branches to the exception handling routine.

14.6 Return from Exception Handling Routine

Executing the instruction listed in Table 14.3 at the end of the corresponding exception handling routine leads to restoration of the values of the program counter (PC) and processor status word (PSW) that were saved on the stack or in the control registers (BPC and BPSW) immediately before the exception handling sequence.

Table 14.3 Return from Exception Handling Routine

Exception		Instruction for Return
Undefined instruction exception		RTE
Privileged instruction exception		RTE
Access exception		RTE
Address exception		RTE
Single-precision floating-point exception		RTE
Reset		Return is impossible
Non-maskable interrupt		Prohibited
Interrupt	Fast interrupt	RTFI
	Other than above	RTE
Unconditional trap		RTE

14.7 Priority of Exception Events

The priority of exception events is listed in Table 14.4. When multiple exceptions are generated at the same time, the exception with the highest priority is accepted first.

Table 14.4 Priority of Exception Events

Priority		Exception Event
High	1	Reset
↑	2	Non-maskable interrupt
	3	Interrupt
	4	Instruction access exception
	5	Undefined instruction exception Privileged instruction exception
	6	Unconditional trap
	7	Address exception
	8	Operand access exception
Low	9	Single-precision floating-point exception

14.8 Exception Generated in Coprocessor

This section describes exceptions generated in the coprocessor and handling of them.

14.8.1 Double-Precision Floating-Point Exceptions

Double-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE 754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempt to use processing that is not implemented, is detected upon execution of a double-precision floating-point operation instruction. When a double-precision floating-point exception has been generated, the exception processing proceeds as the sending of an interrupt request to the interrupt controller without exception handling by the CPU. For the five exceptions, an interrupt request only proceeds when the given bit among the DEX, DEU, DEZ, DEO, or DEV bits in the DPSW is 1.
For the vector numbers allocated to the interrupt controller, refer to section 15, Interrupt Controller (ICUD).

15. Interrupt Controller (ICUD)

15.1 Overview

The interrupt controller (ICU) controls various interrupt requests from the peripheral modules and the IRQi pin (i = 0 to 15), and generates an interrupt request to the CPU and a transfer request to the DTC and DMAC.
Table 15.1 lists the ICU specifications, and Figure 15.1 shows a block diagram of the interrupt controller.


Table 15.1 ICU Specifications (1/2)

Item		Description
Interrupts	Peripheral interrupts	Interrupts from peripheral modules • Interrupt detection method: Edge detection/level detection (fixed for each interrupt source) • Group interrupt: Multiple interrupt sources are grouped together and treated as an interrupt source. Group IE0 interrupt: Interrupt sources of coprocessors that use ICLK as the operating clock (edge detection) Group BE0 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (edge detection) Group BL0/BL1/BL2 interrupt: Interrupt sources of peripheral modules that use PCLKB as the operating clock (level detection) Group AL0/AL1 interrupt: Interrupt sources of peripheral modules that use PCLKA as the operating clock (level detection) • Software configurable interrupt B: Any of the interrupt sources for peripheral modules that use PCLKB as the operating clock can be assigned to interrupt vector numbers 128 to 207. • Software configurable interrupt A: Any of the interrupt sources for peripheral modules that use PCLKA as the operating clock can be assigned to interrupt vector numbers 208 to 255.
	External pin interrupt	Interrupt by the input signal to the IRQi pin (i = 0 to 15) • Interrupt detection method: Detection of low level, falling edge, rising edge, rising and falling edges One of these detection methods can be set for each source. • Digital filter can be used to remove noise.
	Software interrupt	• Interrupt request can be generated by writing to a register. • Two interrupt sources
	Interrupt priority	Priority level can be set with interrupt source priority register r (IPRr) (r = 000 to 255).
	Fast interrupt function	CPU interrupt response time can be reduced. This function can be used for only one interrupt source.
	DTC/DMAC control	Interrupt sources can be used to start the DTC and DMAC.*1
	EXDMAC control	Interrupt selected by software configurable interrupt B source select register 144 or software configurable interrupt A source select register 208 can be used to start EXDMAC0. Interrupt selected by software configurable interrupt B source select register 145 or software configurable interrupt A source select register 209 can be used to start EXDMAC1.
Non-maskable interrupts *2	NMI pin interrupt	Interrupt by the input signal to the NMI pin • Interrupt detection: Falling edge/rising edge • Digital filter can be used to remove noise.
	Oscillation stop detection interrupt *3	This interrupt occurs when the main clock oscillator stop is detected.
	WDT underflow/refresh error interrupt *3	This interrupt occurs when the watchdog timer (WDT) underflows or a refresh error occurs.
	IWDT underflow/refresh error interrupt *3	This interrupt occurs when the independent watchdog timer (IWDT) underflows or a refresh error occurs.
	Voltage monitoring 1 interrupt *3	Interrupt from voltage detection circuit 1 (LVD1)
	Voltage monitoring 2 interrupt *3	Interrupt from voltage detection circuit 2 (LVD2)
	RAM error interrupt *3	This interrupt occurs when a parity check error is detected in the RAM (including the expanded RAM) or an ECC error is detected in the ECCRAM.
	Double-precision floating-point exceptions *3	Exceptions from double-precision floating-point coprocessor

Table 15.1 ICU Specifications (2/2)

Item		Description
Return from low power consumption state	Sleep mode	• Exit sleep mode by any interrupt source.
	All-module clock stop mode	• Exit all-module clock stop mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, oscillation stop detection interrupt, USB0 resume, RTC alarm, RTC period, IWDT, software configurable interrupt 146 to 157).
	Software standby mode	• Exit software standby mode by the NMI pin interrupt, external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, USB0 resume, RTC alarm, RTC period, IWDT).
	Deep software standby mode	• Exit deep software standby mode by the NMI pin interrupt, specific external pin interrupt, or peripheral interrupt (voltage monitoring 1, voltage monitoring 2, USB0 resume, RTC alarm, RTC period).

Note 1. For the DTC and DMAC triggers, refer to Table 15.5, Interrupt Vector Table.
Note 2. Once non-maskable interrupts are enabled, they cannot be disabled.
Note 3. Each source for these non-maskable interrupts can be used for maskable interrupts. When using for maskable interrupts, do not change the NMIER and EXNMIER register values from the value after reset. To enable the voltage monitoring 1 interrupt, set the LVD1CR1.LVD1IRQSEL bit to 1, and to enable the voltage monitoring 2 interrupt, set the LVD2CR1.LVD2IRQSEL bit to 1.



NMIER:	Non-maskable interrupt enable register	IPR:	Interrupt source priority register	SLIBXR:	Software configurable interrupt B source select register X
NMICR:	NMI pin interrupt control register	FIR:	Fast interrupt set register	SLIAR:	Software configurable interrupt A source select register
NMICLR:	Non-maskable interrupt status clear register	DTCER:	DTC transfer request enable register	PIBR:	Software configurable interrupt B request register
NMISR:	Non-maskable interrupt status register	DMRSR:	DMAC trigger select register	PIAR:	Software configurable interrupt A request register
EXNMIER:	Expanded non-maskable interrupt enable register	IRQFLTE0/1:	IRQ pin digital filter enable registers	SLIPRCR:	Software configurable interrupt source select register write protect register
EXNMICLR:	Expanded non-maskable interrupt status clear register	IRQFLTC0/1:	IRQ pin digital filter setting registers	SELEXDR:	EXDMAC trigger select register
EXNMISR:	Expanded non-maskable interrupt status register	NMIFLTE:	NMI pin digital filter enable register	SWINTR:	Software interrupt generation register
IRQCR:	IRQ control register	NMIFLTC:	NMI pin digital filter setting register	SWINT2R:	Software Interrupt 2 generation register
IR:	Interrupt request register	GRP:	Group interrupt request register		
IER:	Interrupt request enable register	GEN:	Group interrupt request enable register		
		GCR:	Group interrupt clear register		
		SLIBR:	Software configurable interrupt B source select register		

Figure 15.1 Block Diagram of the ICU

Table 15.2 lists I/O pins used for the ICU.

Table 15.2 ICU I/O Pins

Pin Name	I/O	Description
NMI	Input	Non-maskable interrupt request pin
IRQ0 to IRQ15	Input	External interrupt request pins

15.2 Register Descriptions

15.2.1 Interrupt Request Register n (IRn) (n = 016 to 255)

Address(es): ICU.IR016 0008 7010h to ICU.IR255 0008 70FFh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	IR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IR	Interrupt Status Flag	0: No interrupt request is generated. 1: An interrupt request is generated.	R/(W) *1
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. For an edge detection interrupt source, only 0 can be written to this bit; do not write 1.
For a level detection interrupt source, neither 0 nor 1 can be written.

The IRn register indicates whether an interrupt request has been generated.
This register is provided for each interrupt vector number, and n matches the interrupt vector number.
For the correspondence between interrupt sources and interrupt vector numbers, refer to Table 15.5, Interrupt Vector Table.

IR Flag (Interrupt Status Flag)

The IR flag is a status flag indicating whether an interrupt request has been generated. This flag becomes 1 when an interrupt request is generated. To detect an interrupt request, set the interrupt enable bit of the peripheral module to enable output of the interrupt request.
An interrupt request can be detected by edge detection or level detection. For interrupts from peripheral modules, the detection method (edge detection or level detection) is determined depending on the source. Refer to Table 15.5, Interrupt Vector Table for details on the detection method for each source. For interrupts from the IRQi pin (i = 0 to 15), edge detection or level detection can be selected by setting the IRQCRi.IRQMD[1:0] bits.
The interrupt status flag for group interrupts is the ISj flag (j = 0 to 31) in the group interrupt request register (GRPIE0, GRPBE0, GRPBL0, GRPBL1, GRPBL2, GRPAL0, GRPAL1). When any of the ISj flags becomes 1, the IRn.IR flag corresponding to each group interrupt becomes 1. Group interrupts are detected by level detection.
Refer to section 15.4.4, Group Interrupts for details on group interrupts.

(1) Edge detection

This flag becomes 1 under the following condition:

- The IR flag becomes 1 when an external pin interrupt request is generated. For interrupt requests for peripheral modules, refer to the corresponding sections.

This flag becomes 0 under any of the following conditions:

- The IR flag becomes 0 when the interrupt request destination accepts an interrupt request.
- The IR flag becomes 0 by writing 0 to the IR flag. Note that when the interrupt request destination is the DTC or DMAC, do not write 0 to the IR flag.

(2) Level detection

This flag becomes 1 under any of the following conditions:

- The IR flag is 1 while an interrupt request for peripheral interrupts or external pin interrupts is generated. For interrupt requests for peripheral modules, refer to the corresponding sections.
- For group interrupts, the IR flag becomes 1 when the ISj flag in the group interrupt request register (GRPIE0, GRPBE0, GRPBL0, GRPBL1, GRPBL2, GRPAL0, GRPAL1) is 1 (interrupt request is generated) while the ENj bit in the group interrupt request enable register (GENIE0, GENBE0, GENBL0, GENBL1, GENBL2, GENAL0, GENAL1) is 1 (enabled) (j = 0 to 31).

This flag becomes 0 under any of the following conditions:

- The IR flag becomes 0 by clearing output of the peripheral module interrupt request. The IR flag does not become 0 when the interrupt request destination accepts the interrupt request. For interrupt requests for peripheral modules, refer to the corresponding sections.
- For group interrupts, the IR flag becomes 1 when the ENj bit in the group interrupt request enable register is 0 (disabled) or when the ISj flag in the group interrupt request register is 0 (interrupt request is not generated).

When level detection is selected for detecting external pin interrupts, set the input level of the IRQi pin to high (i = 0 to 15) to cancel the external pin interrupt that has occurred. When level detection is selected, do not write to the IR flag.

15.2.2 Interrupt Request Enable Register m (IERm) (m = 02h to 1Fh)

Address(es): ICU.IER02 0008 7202h to ICU.IER1F 0008 721Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IEN0	Interrupt Request Enable 0	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b1	IEN1	Interrupt Request Enable 1		R/W
b2	IEN2	Interrupt Request Enable 2		R/W
b3	IEN3	Interrupt Request Enable 3		R/W
b4	IEN4	Interrupt Request Enable 4		R/W
b5	IEN5	Interrupt Request Enable 5		R/W
b6	IEN6	Interrupt Request Enable 6		R/W
b7	IEN7	Interrupt Request Enable 7		R/W

Note: When the interrupt source of the interrupt vector number is reserved, set the corresponding bit to 0. The read value is 0.

The IERm register enables or disables output of the interrupt request to the interrupt request destination.

IENj Bit (Interrupt Request Enable j) (j = 0 to 7)

When the IENj bit is 1, an interrupt request is output to the destination. When the IENj bit is 0, an interrupt request is not output to the destination.

The IRn.IR flag (n = 016 to 255) is not affected by the IENj bit setting. Even when the IENj bit is 0, the IR flag changes according to the conditions described in section 15.2.1, Interrupt Request Register n (IRn) (n = 016 to 255).

The IERm.IENj bit is provided for each interrupt vector number.

Refer to Table 15.5, Interrupt Vector Table for the correspondence between interrupt sources and the IERm.IENj bit.

Note that m and j can be calculated by the following formula:

m = quotient when n divided by 8

n = remainder when n divided by 8

Refer to section 15.7.3.1, Interrupt Request Destination Setting Procedure for the procedure to set the IERm.IENj bit to select the interrupt request destination.

15.2.3 Interrupt Source Priority Register r (IPRr) (r = 000 to 255)

Address(es): ICU.IPR000 0008 7300h to ICU.IPR255 0008 73FFh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	IPR[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	IPR[3:0]	Interrupt Priority Level Select	b3 b0 0 0 0 0: Level 0 (interrupt disabled) *1 0 0 0 1: Level 1 0 0 1 0: Level 2 0 0 1 1: Level 3 0 1 0 0: Level 4 0 1 0 1: Level 5 0 1 1 0: Level 6 0 1 1 1: Level 7 1 0 0 0: Level 8 1 0 0 1: Level 9 1 0 1 0: Level 10 1 0 1 1: Level 11 1 1 0 0: Level 12 1 1 0 1: Level 13 1 1 1 0: Level 14 1 1 1 1: Level 15 (highest)	R/W
b7 to b4	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. For an interrupt source of a fast interrupt, even when the IPR[3:0] bits are set to level 0, the priority level is level 15.

The IPRr register sets the interrupt priority level of an interrupt source that is assigned to the corresponding interrupt vector number.

IPR[3:0] Bits (Interrupt Priority Level Select)

The IPR[3:0] bits select the interrupt priority level of the corresponding interrupt source.
The priority level selected by the IPR[3:0] bits is used for only determining the priority level of interrupt requests to the CPU. It does not affect transfer requests to the DTC and DMAC.
The CPU accepts only interrupt requests that have the higher priority level than the processor interrupt priority level indicated by the PSW.IPL[3:0] bits.
When multiple interrupt requests are concurrently generated, the priority levels selected by the corresponding IPR[3:0] bits are compared. When multiple interrupt requests that have the same priority level are concurrently generated, the interrupt request that has the smallest interrupt vector number has priority.
Write to this register while the corresponding IERm.IENj bit is 0 (interrupt request is disabled) (j = 0 to 7; m = 02h to 1Fh).
Refer to Table 15.5, Interrupt Vector Table for the correspondence between interrupt vectors and the IPRr register. Note that r matches the vector number when the interrupt vector number is 32 or greater.

15.2.4 Fast Interrupt Set Register (FIR)

Address(es): ICU.FIR 0008 72F0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FIEN	—	—	—	—	—	—	—	FVCT[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	FVCT[7:0]	Fast Interrupt Vector Number	Set the vector number of an interrupt source that is assigned to a fast interrupt.	R/W
b14 to b8	—	Reserved	The read value is 0. The write value should be 0.	R/W
b15	FIEN	Fast Interrupt Enable	0: Fast interrupt is disabled 1: Fast interrupt is enabled	R/W

The FIR register sets an interrupt source that is handled as the fast interrupt.
The fast interrupt is enabled only when the destination is the CPU. When the destination is the DTC or DMAC, the DTC or DMA transfer request is not affected by setting the interrupt vector number as the fast interrupt.
Write to this register while the corresponding IERm.IENj bit is 0 (j = 0 to 7; m = 02h to 1Fh).
Refer to section 15.9, Fast interrupt for details on the fast interrupt.

FVCT[7:0] Bits (Fast Interrupt Vector Number)

The FVCT[7:0] bits set the interrupt vector number of an interrupt source for the fast interrupt.
Refer to Table 15.5, Interrupt Vector Table for interrupt vector numbers that can be set in the FVCT[7:0] bits. Do not set an interrupt vector number that is reserved.

FIEN Bit (Fast Interrupt Enable)

The FIEN bit enables the fast interrupt to be used.
When the FIEN bit is 1, the interrupt source that is assigned to the interrupt vector number set by the FVCT[7:0] bits is handled as the fast interrupt.
When an interrupt request of the interrupt vector number set by the FVCT[7:0] bits is generated to the CPU while the FIEN bit is 1, an interrupt request is output to the CPU as the fast interrupt regardless of the IPRr register setting (r = 000 to 255). Note that the IPRr register setting is required when using the fast interrupt to exit software standby mode. Refer to section 15.10.3, Exiting Software Standby Mode for details.

15.2.5 Software Interrupt Generation Register (SWINTR)

Address(es): ICU.SWINTR 0008 72E0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SWINT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SWINT	Software Interrupt Generation	The read value is 0. When writing 1 to this bit, a software interrupt request is generated. Writing 0 to this bit has no effect.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The SWINTR register controls generation of a software interrupt request.

SWINT Bit (Software Interrupt Generation)

When the SWINT bit is set to 1, a software interrupt request (SWINT) is generated, and the IR027.IR flag becomes 1. A software interrupt request (SWINT) can be set as a DTC trigger, but it cannot be set as a DMAC trigger.

15.2.6 Software Interrupt 2 Generation Register (SWINT2R)

Address(es): ICU.SWINT2R 0008 72E1h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SWINT2
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SWINT2	Software Interrupt 2 Generation	The read value is 0. When writing 1 to this bit, a software interrupt request 2 is generated. Writing 0 to this bit has no effect.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The SWINT2R register controls generation of software interrupt request 2.

SWINT2 Bit (Software Interrupt 2 Generation)

When the SWINT2 bit is set to 1, software interrupt request 2 (SWINT2) is generated, and the IR026.IR flag becomes 1. Software interrupt request 2 (SWINT2) can be set as the DTC trigger, but it cannot be set as the DMAC trigger.

15.2.7 DTC Transfer Request Enable Register n (DTCERn) (n = 026 to 255)

Address(es): ICU.DTCER026 0008 711Ah to ICU.DTCER255 0008 71FFh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DTCE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DTCE	DTC Transfer Request Enable	0: The corresponding interrupt source is not selected as the DTC trigger. 1: The corresponding interrupt source is selected as the DTC trigger.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The DTCERn register selects the interrupt source corresponding to interrupt vector number n as the DTC trigger.
Do not set the same interrupt source for both the DTC trigger and DMAC trigger. Refer to Table 15.5, Interrupt Vector Table for the correspondence between interrupt sources and interrupt vector numbers and interrupt sources that can be used as the DTC trigger.

DTCE Bit (DTC Transfer Request Enable)

When the DTCE bit is set to 1, the corresponding interrupt source is selected as the DTC trigger.
This bit becomes 1 under the following condition:


- 1 is written to the DTCE bit

This bit becomes 0 under any of the following conditions:

- The specified number of transfers is completed (for the chain transfer, the number of transfers for the last chain transfer is completed)
- 0 is written to the DTCE bit

15.2.8 DMAC Trigger Select Register m (DMRSRm) (m = DMAC channel number)

Address(es): ICU.DMRSR0 0008 7400h, ICU.DMRSR1 0008 7404h, ICU.DMRSR2 0008 7408h, ICU.DMRSR3 0008 740Ch, ICU.DMRSR4 0008 7410h, ICU.DMRSR5 0008 7414h, ICU.DMRSR6 0008 7418h, ICU.DMRSR7 0008 741Ch



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	These bits set the interrupt vector number of the interrupt source as the DMAC trigger.	R/W

The DMRSRm register sets an interrupt source as the DMACm trigger.
Do not set the same vector number for multiple DMRSRm registers. Do not set the same interrupt source for both the DTC trigger and DMAC trigger. Otherwise, the operation is not guaranteed.
Set the interrupt vector number of an interrupt source used as the DMAC trigger in the DMRSRm register. Do not set vector numbers of interrupt sources that cannot be used as the DMAC trigger.
Refer to Table 15.5, Interrupt Vector Table for interrupt vector numbers of interrupt sources.
Write the DMRSRm register while the DMACm.DMCNT.DTE bit is 0.

15.2.9 IRQ Control Register i (IRQCRi) (i = 0 to 15)

Address(es): ICU.IRQCR0 0008 7500h to ICU.IRQCR15 0008 750Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	IRQMD[1:0]		—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	The read value is 0. The write value should be 0.	R/W
b3, b2	IRQMD[1:0]	IRQ Detection Select	b3 b2 0 0: Low level 0 1: Falling edge 1 0: Rising edge 1 1: Rising and falling edges	R/W
b7 to b4	—	Reserved	The read value is 0. The write value should be 0.	R/W

The IRQCRi register selects the detection method for external pin interrupts.
Write to this register while the corresponding IERm.IENj bit is 0 (j = 0 to 7; m = 02h to 1Fh). After writing to this register, set the IRn.IR flag to 0, and then set the IENj bit to 1 (n = 016 to 255). Note that setting the IR flag to 0 is not required when changing the detection method to level detection.

IRQMD[1:0] Bits (IRQ Detection Select)

The IRQMD[1:0] bits set the detection method for the IRQi pin interrupt (i = 0 to 15).
Refer to section 15.7.4, Setting the External Pin Interrupt for the procedure to set the external pin interrupts.

15.2.10 IRQ Pin Digital Filter Enable Register 0 (IRQFLTE0)

Address(es): ICU.IRQFLTE0 0008 7520h

	b7	b6	b5	b4	b3	b2	b1	b0
	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	FLTEN0	IRQ0 Digital Filter Enable	0: Digital filter is disabled. 1: Digital filter is enabled.	R/W
b1	FLTEN1	IRQ1 Digital Filter Enable		R/W
b2	FLTEN2	IRQ2 Digital Filter Enable		R/W
b3	FLTEN3	IRQ3 Digital Filter Enable		R/W
b4	FLTEN4	IRQ4 Digital Filter Enable		R/W
b5	FLTEN5	IRQ5 Digital Filter Enable		R/W
b6	FLTEN6	IRQ6 Digital Filter Enable		R/W
b7	FLTEN7	IRQ7 Digital Filter Enable		R/W

The IRQFLTE0 register enables and disables digital filters for pins IRQ0 to IRQ7.

FLTENi Bits (IRQi Digital Filter Enable) (i = 0 to 7)

When the FLTENi bit is 1, the digital filter for the IRQi pin is enabled. When the FLTENi bit is 0, the digital filter for the IRQi pin is disabled.

The signal input to the IRQi pin is sampled at the sampling clock set by the IRQFLTC0.FCLKSELi[1:0] bits. When the sampled signal level does not match three times in a row, the input signal is removed.

Refer to section 15.7.6, Digital Filter for details on the digital filter.

15.2.11 IRQ Pin Digital Filter Enable Register 1 (IRQFLTE1)

Address(es): ICU.IRQFLTE1 0008 7521h

	b7	b6	b5	b4	b3	b2	b1	b0
	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	FLTEN8	IRQ8 Digital Filter Enable	0: Digital filter is disabled. 1: Digital filter is enabled.	R/W
b1	FLTEN9	IRQ9 Digital Filter Enable		R/W
b2	FLTEN10	IRQ10 Digital Filter Enable		R/W
b3	FLTEN11	IRQ11 Digital Filter Enable		R/W
b4	FLTEN12	IRQ12 Digital Filter Enable		R/W
b5	FLTEN13	IRQ13 Digital Filter Enable		R/W
b6	FLTEN14	IRQ14 Digital Filter Enable		R/W
b7	FLTEN15	IRQ15 Digital Filter Enable		R/W

The IRQFLTE1 register enables or disables digital filters for pins IRQ8 to IRQ15.

FLTENi Bit (IRQi Digital Filter Enable) (i = 8 to 15)

When the FLTENi bit is 1, the digital filter for the IRQi pin is enabled. When the FLTENi bit is 0, the digital filter for the IRQi pin is disabled.

The signal input to the IRQi pin is sampled at the sampling clock set by the IRQFLTC1.FCLKSELi[1:0] bits. When the sampled signal level does not match three times in a row, the input signal is removed.

Refer to section 15.7.6, Digital Filter for details on the digital filter.

15.2.12 IRQ Pin Digital Filter Setting Register 0 (IRQFLTC0)

Address(es): ICU.IRQFLTC0 0008 7528h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FCLKSEL7[1:0]		FCLKSEL6[1:0]		FCLKSEL5[1:0]		FCLKSEL4[1:0]		FCLKSEL3[1:0]		FCLKSEL2[1:0]		FCLKSEL1[1:0]		FCLKSEL0[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	FCLKSEL0[1:0]	IRQ0 Digital Filter Sampling Clock	0 0: PCLKB 0 1: PCLKB/8 1 0: PCLKB/32 1 1: PCLKB/64	R/W
b3, b2	FCLKSEL1[1:0]	IRQ1 Digital Filter Sampling Clock		R/W
b5, b4	FCLKSEL2[1:0]	IRQ2 Digital Filter Sampling Clock		R/W
b7, b6	FCLKSEL3[1:0]	IRQ3 Digital Filter Sampling Clock		R/W
b9, b8	FCLKSEL4[1:0]	IRQ4 Digital Filter Sampling Clock		R/W
b11, b10	FCLKSEL5[1:0]	IRQ5 Digital Filter Sampling Clock		R/W
b13, b12	FCLKSEL6[1:0]	IRQ6 Digital Filter Sampling Clock		R/W
b15, b14	FCLKSEL7[1:0]	IRQ7 Digital Filter Sampling Clock		R/W

The IRQFLTC0 register sets the sampling clock of the digital filter for pins IRQ0 to IRQ7.

FCLKSELi[1:0] Bits (IRQi Digital Filter Sampling Clock) (i = 0 to 7)

The FCLKSELi[1:0] bits set the sampling clock of the digital filter for the IRQi pin.

Refer to section 15.7.6, Digital Filter for details on the digital filter.

15.2.13 IRQ Pin Digital Filter Setting Register 1 (IRQFLTC1)

Address(es): ICU.IRQFLTC1 0008 752Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FCLKSEL15[1:0]		FCLKSEL14[1:0]		FCLKSEL13[1:0]		FCLKSEL12[1:0]		FCLKSEL11[1:0]		FCLKSEL10[1:0]		FCLKSEL9[1:0]		FCLKSEL8[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	FCLKSEL8[1:0]	IRQ8 Digital Filter Sampling Clock	0 0: PCLKB 0 1: PCLKB/8 1 0: PCLKB/32 1 1: PCLKB/64	R/W
b3, b2	FCLKSEL9[1:0]	IRQ9 Digital Filter Sampling Clock		R/W
b5, b4	FCLKSEL10[1:0]	IRQ10 Digital Filter Sampling Clock		R/W
b7, b6	FCLKSEL11[1:0]	IRQ11 Digital Filter Sampling Clock		R/W
b9, b8	FCLKSEL12[1:0]	IRQ12 Digital Filter Sampling Clock		R/W
b11, b10	FCLKSEL13[1:0]	IRQ13 Digital Filter Sampling Clock		R/W
b13, b12	FCLKSEL14[1:0]	IRQ14 Digital Filter Sampling Clock		R/W
b15, b14	FCLKSEL15[1:0]	IRQ15 Digital Filter Sampling Clock		R/W

The IRQFLTC1 register sets the sampling clock of the digital filter for pins IRQ8 to IRQ15.

FCLKSELi[1:0] Bits (IRQi Digital Filter Sampling Clock) (i = 8 to 15)

The FCLKSELi[1:0] bits set the sampling clock of the digital filter for the IRQi pin.

Refer to section 15.7.6, Digital Filter for details on the digital filter.

15.2.14 Non-Maskable Interrupt Status Register (NMISR)

Address(es): ICU.NMISR 0008 7580h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	EXNMIST	LVD2ST	LVD1ST	IWDTST	WDTST	OSTST	NMIST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NMIST	NMI Status Flag	0: NMI pin interrupt is not requested. 1: NMI pin interrupt is requested.	R
b1	OSTST	Oscillation Stop Detection Interrupt Status Flag	0: Oscillation stop detection interrupt is not requested. 1: Oscillation stop detection interrupt is requested.	R
b2	WDTST	WDT Underflow/Refresh Error Status Flag	0: WDT underflow/refresh error interrupt is not requested. 1: WDT underflow/refresh error interrupt is requested.	R
b3	IWDTST	IWDT Underflow/Refresh Error Status Flag	0: IWDT underflow/refresh error interrupt is not requested. 1: IWDT underflow/refresh error interrupt is requested.	R
b4	LVD1ST	Voltage Monitoring 1 Interrupt Status Flag	0: Voltage monitoring 1 interrupt is not requested. 1: Voltage monitoring 1 interrupt is requested.	R
b5	LVD2ST	Voltage Monitoring 2 Interrupt Status Flag	0: Voltage monitoring 2 interrupt is not requested. 1: Voltage monitoring 2 interrupt is requested.	R
b6	EXNMIST	Expanded Non-Maskable Interrupt Status Flag	0: Expanded non-maskable interrupt is not requested. 1: Expanded non-maskable interrupt is requested.	R
b7	—	Reserved	This bit is read as 0 and cannot be modified.	R

The NMISR register indicates whether a non-maskable interrupt request has occurred.
Each flag in the NMISR register is not affected by the setting of the corresponding bit in the NMIER register.
In the non-maskable interrupt handler, read the NMISR register to check if the other non-maskable interrupt has occurred. Confirm that all the status flags are 0 before exiting the interrupt handler.

NMIST Flag (NMI Status Flag)

The NMIST flag indicates whether an NMI pin interrupt request has been generated.
This flag is read-only. To set the NMIST flag to 0, set the NMICLR.NMICLR bit to 1.
This flag becomes 1 under the following condition:

- An edge set in the NMICR.NMIMD bit is input to the NMI pin

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.NMICLR bit

OSTST Flag (Oscillation Stop Detection Interrupt Status Flag)

The OSTST flag indicates whether an oscillation stop detection interrupt request has been generated.
The OSTST flag is read-only. To set the OSTST flag to 0, set the NMICLR.OSTCLR bit to 1.
This flag becomes 1 under the following condition:

- An oscillation stop detection interrupt occurs

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.OSTCLR bit

WDTST Flag (WDT Underflow/Refresh Error Status Flag)

The WDTST flag indicates whether an WDT underflow/refresh error interrupt request is generated.
The WDTST flag is read-only. To set the WDTST flag to 0, set the NMICLR.WDTCLR bit to 1.
This flag becomes 1 under the following condition:

- A WDT underflow/refresh error interrupt occurs while the WDTRCR.RSTIRQS bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.WDTCLR bit

IWDTST Flag (IWDT Underflow/Refresh Error Status Flag)

The IWDTST flag indicates whether an IWDT underflow/refresh error interrupt request is generated.
The IWDTST flag is read-only. To set the IWDTST flag to 0, set the NMICLR.IWDTCLR bit to 1.
This flag becomes 1 under the following condition:

- An IWDT underflow/refresh error interrupt occurs while the IWDTRCR.RSTIRQS bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.IWDTCLR bit

LVD1ST Flag (Voltage Monitoring 1 Interrupt Status Flag)

The LVD1ST flag indicates whether a voltage monitoring 1 interrupt request is generated.
The LVD1ST flag is read-only. To set the LVD1ST flag to 0, set the NMICLR.LVD1CLR bit to 1.
This flag becomes 1 under the following condition:

- A voltage monitoring 1 interrupt occurs while the LVD1CR1.LVD1IRQSEL bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.LVD1CLR bit

LVD2ST Flag (Voltage Monitoring 2 Interrupt Status Flag)

The LVD2ST flag indicates whether a voltage monitoring 2 interrupt request is generated.
The LVD2ST flag is read-only. To set the LVD2ST flag to 0, set the NMICLR.LVD2CLR bit to 1.
This flag becomes 1 under the following condition:

- A voltage monitoring 2 interrupt occurs while the LVD2CR1.LVD2IRQSEL bit is 0

This flag becomes 0 under the following condition:

- 1 is written to the NMICLR.LVD2CLR bit

EXNMIST Flag (Expanded Non-Maskable Interrupt Status Flag)

The EXNMIST flag indicates whether an expanded non-maskable interrupt request is generated.
The EXNMIST flag is read-only. To set the EXNMIST flag to 0, clear all error status flags of the expanded non-maskable interrupt request sources.
This flag becomes 1 under the following condition:

- When any of the flag in the EXNMISR register is 1 and the corresponding bit in the EXNMIER register is 1

This flag becomes 0 under the following condition:

- When all sources which set the EXNMIST flag to 1 are cleared.

15.2.15 Non-Maskable Interrupt Enable Register (NMIER)

Address(es): ICU.NMIER 0008 7581h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	EXNMIEN	LVD2EN	LVD1EN	IWDTEN	WDTEN	OSTEN	NMIEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NMIEN	NMI Pin Interrupt Enable	0: NMI pin interrupt is disabled. 1: NMI pin interrupt is enabled.	R/(W) *1
b1	OSTEN	Oscillation Stop Detection Interrupt Enable	0: Oscillation stop detection interrupt is disabled. 1: Oscillation stop detection interrupt is enabled.	R/(W) *1
b2	WDTEN	WDT Underflow/Refresh Error Enable	0: WDT underflow/refresh error interrupt is disabled. 1: WDT underflow/refresh error interrupt is enabled.	R/(W) *1
b3	IWDTEN	IWDT Underflow/Refresh Error Enable	0: IWDT underflow/refresh error interrupt is disabled. 1: IWDT underflow/refresh error interrupt is enabled.	R/(W) *1
b4	LVD1EN	Voltage Monitoring 1 Interrupt Enable	0: Voltage monitoring 1 interrupt is disabled. 1: Voltage monitoring 1 interrupt is enabled.	R/(W) *1
b5	LVD2EN	Voltage Monitoring 2 Interrupt Enable	0: Voltage monitoring 2 interrupt is disabled. 1: Voltage monitoring 2 interrupt is enabled.	R/(W) *1
b6	EXNMIEN	Expanded Non-Maskable Interrupt Enable	0: Expanded non-maskable interrupt is disabled. 1: Expanded non-maskable interrupt is enabled.	R/(W) *1
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Once this bit is set to 1, it cannot be set to 0 by software.

The NMIER register enables and disables generation of non-maskable interrupt requests. When each bit is 1, the corresponding interrupt source is used as a non-maskable interrupt.

NMIEN Bit (NMI Pin Interrupt Enable)

The NMIEN bit enables and disables using the NMI pin interrupt.

OSTEN Bit (Oscillation Stop Detection Interrupt Enable)

The OSTEN bit enables and disables generation of a non-maskable interrupt by the oscillation stop detection interrupt. When the oscillation stop detection interrupt is used as a maskable interrupt, leave this bit set to 0.

WDTEN Bit (WDT Underflow/Refresh Error Enable)

The WDTEN bit enables and disables generation of a non-maskable interrupt by the WDT underflow/refresh error interrupt.
When the WDT underflow/refresh error interrupt is used as a maskable interrupt, leave this bit set to 0.

IWDTEN Bit (IWDT Underflow/Refresh Error Enable)

The IWDTEN bit enables and disables generation of a non-maskable interrupt by the IWDT underflow/refresh error interrupt.
When the IWDT underflow/refresh error interrupt is used as a maskable interrupt, leave this bit set to 0.

LVD1EN Bit (Voltage Monitoring 1 Interrupt Enable)

The LVD1EN bit enables and disables generation of a non-maskable interrupt by the voltage monitoring 1 interrupt.
When the voltage monitoring 1 interrupt is used as a maskable interrupt, leave this bit set to 0.

LVD2EN Bit (Voltage Monitoring 2 Interrupt Enable)

The LVD2EN bit enables and disables generation of a non-maskable interrupt by the voltage monitoring 2 interrupt. When the voltage monitoring 2 interrupt is used as a maskable interrupt, leave this bit set to 0.

EXNMIEN Bit (Expanded Non-Maskable Interrupt Enable)

The EXNMIEN bit enables and disables generation of a non-maskable interrupt by the expanded non-maskable interrupt. When the expanded non-maskable interrupt is used as a maskable interrupt, leave this bit set to 0.

15.2.16 Non-Maskable Interrupt Status Clear Register (NMICLR)

Address(es): ICU.NMICLR 0008 7582h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	LVD2CLR	LVD1CLR	IWDTCLR	WDTCLR	OSTCLR	NMICLR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NMICLR	NMI Clear	The read value is 0. When 1 is written to this bit, the NMISR.NMIST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b1	OSTCLR	OST Clear	The read value is 0. When 1 is written to this bit, the NMISR.OSTST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b2	WDTCLR	WDT Clear	The read value is 0. When 1 is written to this bit, the NMISR.WDTST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b3	IWDTCLR	IWDT Clear	The read value is 0. When 1 is written to this bit, the NMISR.IWDTST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b4	LVD1CLR	LVD1 Clear	The read value is 0. When 1 is written to this bit, the NMISR.LVD1ST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b5	LVD2CLR	LVD2 Clear	The read value is 0. When 1 is written to this bit, the NMISR.LVD2ST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b7-b6	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMICLR register clears each flag in the NMISR register.
When writing 1 to a bit in this register, the corresponding status flag becomes 0.

15.2.17 NMI Pin Interrupt Control Register (NMICR)

Address(es): ICU.NMICR 0008 7583h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	NMIMD	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	The read value is 0. The write value should be 0.	R/W
b3	NMIMD	NMI Detection Set	0: Falling edge 1: Rising edge	R/W
b7 to b4	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMICR register selects a detection method for the NMI pin interrupt.
Write to the NMICR register while the NMIER.NMIEN bit is 0.

15.2.18 Expanded Non-Maskable Interrupt Status Register (EXNMISR)

Address(es): ICU.EXNMISR 0008 7584h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	DPFPUST	RAMST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RAMST	RAM Error Interrupt Status Flag	0: RAM error interrupt is not requested. 1: RAM error interrupt is requested.	R
b1	DPFPUST	Double-Precision Floating-Point Exception Status Flag	0: Double-precision floating-point exception is not requested. 1: Double-precision floating-point exception is requested.	R
b7 to b2	—	Reserved	These bits are read as 0 and cannot be modified.	R

The EXNMISR register indicates whether a non-maskable interrupt request assigned to expanded non-maskable interrupt source has occurred. Each flag in the EXNMISR register is not affected by the setting of the corresponding bit in the EXNMIER register.

RAMST Flag (RAM Error Interrupt Status Flag)

The RAMST flag indicates whether an RAM error interrupt request is generated from the RAM (including the expanded RAM and ECCRAM).

The RAMST flag is read-only. To set the RAMST flag to 0, clear all of the error status flags of the RAM. Refer to section 58.3.3, RAM Error Interrupt Function for details.

This flag becomes 1 under the following condition:

- A parity check error interrupt occurs (When the RAM.RAMSTS.RAMERR or RAM.EXRAMSTS.EXRAMERR flag becomes 1)
- An ECC error interrupt occurs (When the RAM.ECCRAM1STS.ECC1ERR or RAM.ECCRAM2STS.ECC2ERR flag becomes 1)

This flag becomes 0 under the following condition:

- When all sources which set the RAMST flag to 1 are cleared.

DPFPUST Flag (Double-Precision Floating-Point Exception Status Flag)

The DPFPUST flag indicates whether an double-precision floating-point exception is generated by double-precision floating-point coprocessor.

This flag becomes 1 under the following condition:

- A double-precision floating-point exception occurs

This flag becomes 0 under the following condition:

- 1 is written to the EXNMICLR.DPFPUCLR bit

15.2.19 Expanded Non-Maskable Interrupt Enable Register (EXNMIER)

Address(es): ICU.EXNMIER 0008 7585h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	DPFPUEN	RAMEN
Value after reset:	1	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	RAMEN	RAM Error Interrupt Enable	0: RAM error interrupt is disabled. 1: RAM error interrupt is enabled.	R/W
b1	DPFPUEN	Double-Precision Floating-Point Exception Enable	0: Double-precision floating-point exception is disabled. 1: Double-precision floating-point exception is enabled.	R/W
b6 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

The EXNMIER register enables and disables generation of non-maskable interrupt requests assigned to expanded non-maskable interrupt source. When each bit is 1, the corresponding interrupt source is used as a non-maskable interrupt. Set this register before setting the NMIER.EXNMIEN bit to 1.

RAMEN Bit (RAM Error Interrupt Enable)

The RAMEN bit enables and disables generation of a non-maskable interrupt by the RAM error interrupt from the RAM (including the expanded RAM and ECCRAM).
When the RAM error interrupt is used as a maskable interrupt, set this bit to 0.

DPFPUEN Bit (Double-Precision Floating-Point Exception Enable)

The DPFPUEN bit enables and disables generation of a non-maskable interrupt by the double-precision floating-point exception from double-precision floating-point coprocessor.
When the double-precision floating-point exception is used as a maskable interrupt, leave this bit set to 0.

15.2.20 Expanded Non-Maskable Interrupt Status Clear Register (EXNMICLR)

Address(es): ICU.EXNMICLR 0008 7586h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	DPFPUCLR	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R
b1	DPFPUCLR	Double-Precision Floating-Point Exception Clear	The read value is 0. When 1 is written to this bit, the EXNMISR.DPFPUST flag becomes 0. Writing 0 to this bit has no effect.	R/(W)
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R

The EXNMICLR register clears each flag in the EXNMISR register.
When writing 1 to a bit in this register, the corresponding status flag becomes 0.

15.2.21 NMI Pin Digital Filter Enable Register (NMIFLTE)

Address(es): ICU.NMIFLTE 0008 7590h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	NFLTEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NFLTEN	NMI Digital Filter Enable	0: Digital filter is disabled. 1: Digital filter is enabled.	R/W
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMIFLTE register enables or disables the digital filter for the NMI pin.

NFLTEN Bit (NMI Digital Filter Enable)

When the NFLTEN bit is 1, the digital filter is enabled. When the NFLTEN bit is 0, the digital filter is disabled.
The signal input to the NMI pin is sampled at the sampling clock set by the NMIFLTC.NFCLKSEL[1:0] bits. When the sampled signal level does not match three times in a row, the input signal is removed.
Refer to section 15.7.6, Digital Filter for details on the digital filter.

15.2.22 NMI Pin Digital Filter Setting Register (NMIFLTC)

Address(es): ICU.NMIFLTC 0008 7594h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	NFCLKSEL[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	NFCLKSEL[1:0]	NMI Digital Filter Sampling Clock	b1 b0 0 0: PCLKB 0 1: PCLKB/8 1 0: PCLKB/32 1 1: PCLKB/64	R/W
b7 to b2	—	Reserved	The read value is 0. The write value should be 0.	R/W

The NMIFLTC register sets the sampling clock of the digital filter for the NMI pin.

NFCLKSEL[1:0] Bits (NMI Digital Filter Sampling Clock)

The NFCLKSEL[1:0] bits select the sampling clock of the digital filter for the NMI pin.
Refer to section 15.7.6, Digital Filter for details on the digital filter.

15.2.23 Group IE0 Interrupt Request Register (GRPIE0), Group BE0 Interrupt Request Register (GRPBE0), Group BL0/BL1/BL2 Interrupt Request Register (GRPBL0/GRPBL1/GRPBL2), Group AL0/AL1 Interrupt Request Register (GRPAL0/GRPAL1)

Address(es): ICU.GRPIE0 0008 75B0h, ICU.GRPBE0 0008 7600h, ICU.GRPBL0 0008 7630h, ICU.GRPBL1 0008 7634h, ICU.GRPBL2 0008 7638h, ICU.GRPAL0 0008 7830h, ICU.GRPAL1 0008 7834h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	IS31	IS30	IS29	IS28	IS27	IS26	IS25	IS24	IS23	IS22	IS21	IS20	IS19	IS18	IS17	IS16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	IS15	IS14	IS13	IS12	IS11	IS10	IS9	IS8	IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IS0	Interrupt Status Flag 0	0: Interrupt is not requested. 1: Interrupt is requested.	R
b1	IS1	Interrupt Status Flag 1		R
b2	IS2	Interrupt Status Flag 2		R
b3	IS3	Interrupt Status Flag 3		R
b4	IS4	Interrupt Status Flag 4		R
b5	IS5	Interrupt Status Flag 5		R
b6	IS6	Interrupt Status Flag 6		R
b7	IS7	Interrupt Status Flag 7		R
b8	IS8	Interrupt Status Flag 8		R
b9	IS9	Interrupt Status Flag 9		R
b10	IS10	Interrupt Status Flag 10		R
b11	IS11	Interrupt Status Flag 11		R
b12	IS12	Interrupt Status Flag 12		R
b13	IS13	Interrupt Status Flag 13		R
b14	IS14	Interrupt Status Flag 14		R
b15	IS15	Interrupt Status Flag 15		R
b16	IS16	Interrupt Status Flag 16		R
b17	IS17	Interrupt Status Flag 17		R
b18	IS18	Interrupt Status Flag 18		R
b19	IS19	Interrupt Status Flag 19		R
b20	IS20	Interrupt Status Flag 20		R
b21	IS21	Interrupt Status Flag 21		R
b22	IS22	Interrupt Status Flag 22		R
b23	IS23	Interrupt Status Flag 23		R
b24	IS24	Interrupt Status Flag 24		R
b25	IS25	Interrupt Status Flag 25		R
b26	IS26	Interrupt Status Flag 26		R
b27	IS27	Interrupt Status Flag 27		R
b28	IS28	Interrupt Status Flag 28		R
b29	IS29	Interrupt Status Flag 29		R
b30	IS30	Interrupt Status Flag 30		R
b31	IS31	Interrupt Status Flag 31		R

These registers indicate the status of each interrupt request of group interrupt sources.
The GRPIE0 register contains the statuses of interrupt sources that are detected by edge detection and use ICLK as the operating clock.
The GRPBE0 register contains the statuses of interrupt sources that are detected by edge detection and use PCLKB as the operating clock.
Registers GRPBL0, GRPBL1, and GRPBL2 contain the statuses of interrupt sources that are detected by level detection and use PCLKB as the operating clock.
Registers GRPAL0 and GRPAL1 contain the statuses of interrupt sources that are detected by level detection and use PCLKA as the operating clock.
These registers are collectively referred to as the “group interrupt request register”.
Refer to section 15.4.4, Group Interrupts for details on group interrupts.

ISj Flag (Interrupt Status Flag j) (j = 0 to 31)

The ISj flag indicates the status of interrupt sources assigned to group interrupts.
The ISj flag becomes 1 only when the corresponding ENj bit in the group interrupt request enable register is 1. When any of the ISj flags becomes 1, the IRn.IR flag corresponding to the group interrupt becomes 1 (n = 016 to 255).

(1) Group IE0

This flag becomes 1 under the following condition:

- The GRPIE0.ISj flag becomes 1 when the corresponding peripheral module interrupt request is generated while the GENIE0.ENj bit is 1.

This flag becomes 0 under the following condition:

- The GRPIE0.ISj flag becomes 0 when the GCRIE0.CLRj bit is set to 1.

(2) Group BE0

This flag becomes 1 under the following condition:

- The GRPBE0.ISj flag becomes 1 when the corresponding peripheral module interrupt request is generated while the GENBE0.ENj bit is 1.

This flag becomes 0 under the following condition:

- The GRPBE0.ISj flag becomes 0 when the GCRBE0.CLRj bit is set to 1.

(3) Group BL0/BL1/BL2

This flag becomes 1 under the following condition:

- The GRPBL0/GRPBL1/GRPBL2.ISj flag becomes 1 while the corresponding peripheral module interrupt request is generated when the GENBL0/GENBL1/GENBL2.ENj bit is 1.

This flag becomes 0 under any of the following conditions:

- The GRPBL0/GRPBL1/GRPBL2.ISj flag becomes 0 when the corresponding peripheral module interrupt request is cleared.
- The GRPBL0/GRPBL1/GRPBL2.ISj flag becomes 0 when the GENBL0/GENBL1/GENBL2.ENj bit is set to 0.

(4) Group AL0/AL1

This flag becomes 1 under the following condition:

- The GRPAL0/GRPAL1.ISj flag becomes 1 while the corresponding peripheral module interrupt request is generated when the GENAL0/GENAL1.ENj bit is 1.

This flag becomes 0 under any of the following conditions:

- The GRPAL0/GRPAL1.ISj flag becomes 0 when the corresponding peripheral module interrupt request is cleared.
- The GRPAL0/GRPAL1.ISj flag becomes 0 when the GENAL0/GENAL1.ENj bit is set to 0.

15.2.24 Group IE0 Interrupt Request Enable Register (GENIE0), Group BE0 Interrupt Request Enable Register (GENBE0), Group BL0/BL1/BL2 Interrupt Request Enable Register (GENBL0/GENBL1/GENBL2), Group AL0/AL1 Interrupt Request Enable Register (GENAL0/GENAL1)

Address(es): ICU.GENIE0 0008 75B4h, ICU.GENBE0 0008 7640h, ICU.GENBL0 0008 7670h, ICU.GENBL1 0008 7674h, ICU.GENBL2 0008 7678h, ICU.GENAL0 0008 7870h, ICU.GENAL1 0008 7874h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	EN31	EN30	EN29	EN28	EN27	EN26	EN25	EN24	EN23	EN22	EN21	EN20	EN19	EN18	EN17	EN16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EN0	Interrupt Request Enable 0	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b1	EN1	Interrupt Request Enable 1		R/W
b2	EN2	Interrupt Request Enable 2		R/W
b3	EN3	Interrupt Request Enable 3		R/W
b4	EN4	Interrupt Request Enable 4		R/W
b5	EN5	Interrupt Request Enable 5		R/W
b6	EN6	Interrupt Request Enable 6		R/W
b7	EN7	Interrupt Request Enable 7		R/W
b8	EN8	Interrupt Request Enable 8		R/W
b9	EN9	Interrupt Request Enable 9		R/W
b10	EN10	Interrupt Request Enable 10		R/W
b11	EN11	Interrupt Request Enable 11		R/W
b12	EN12	Interrupt Request Enable 12		R/W
b13	EN13	Interrupt Request Enable 13		R/W
b14	EN14	Interrupt Request Enable 14		R/W
b15	EN15	Interrupt Request Enable 15		R/W
b16	EN16	Interrupt Request Enable 16		R/W
b17	EN17	Interrupt Request Enable 17		R/W
b18	EN18	Interrupt Request Enable 18		R/W
b19	EN19	Interrupt Request Enable 19		R/W
b20	EN20	Interrupt Request Enable 20		R/W
b21	EN21	Interrupt Request Enable 21		R/W
b22	EN22	Interrupt Request Enable 22		R/W
b23	EN23	Interrupt Request Enable 23		R/W
b24	EN24	Interrupt Request Enable 24		R/W
b25	EN25	Interrupt Request Enable 25		R/W
b26	EN26	Interrupt Request Enable 26		R/W
b27	EN27	Interrupt Request Enable 27		R/W
b28	EN28	Interrupt Request Enable 28		R/W
b29	EN29	Interrupt Request Enable 29		R/W
b30	EN30	Interrupt Request Enable 30		R/W
b31	EN31	Interrupt Request Enable 31		R/W

Note: When a bit has no corresponding interrupt source (bit is reserved), set the bit to 0.

These registers select whether the ISj flag in the group interrupt request register is set to 1 when each interrupt request for group interrupt sources is generated. These registers are collectively referred to as the “group interrupt request enable register”.
Registers GENIE0, GENBE0, GENBL0/GENBL1/GENBL2, and GENAL0/GENAL1 control the ISj flag in registers GRPIE0, GRPBE0, GRPBL0/GRPBL1/GRPBL2, and GRPAL0/GRPAL1, respectively.
Refer to section 15.4.4, Group Interrupts for details on group interrupts.

ENj Bits (Interrupt Request Enable j) (j = 0 to 31)

The ENj bits select whether the corresponding ISj flag in the group interrupt request register is set to 1 when an interrupt request assigned to group interrupts is generated.

(1) Group IE0

When a peripheral module interrupt request is generated while the corresponding GENIE0.ENj bit is 1, the GRPIE0.ISj flag becomes 1. When the ENj bit is 0, the ISj flag does not become 1.
Even when the ENj bit is set to 0, the ISj flag does not change.

(2) Group BE0

When a peripheral module interrupt request is generated while the corresponding GENBE0.ENj bit is 1, the GRPBE0.ISj flag becomes 1. When the ENj bit is 0, the ISj flag does not become 1.
Even when the ENj bit is set to 0, the ISj flag does not change.

(3) Group BL0/BL1/BL2

When a peripheral module interrupt request is generated while the corresponding GENBL0/GENBL1/GENBL2.ENj bit is 1, the GRPBL0/GRPBL1/GRPBL2.ISj flag becomes 1. When the ENj bit is 0, the ISj flag does not become 1.
When the ENj bit is set to 0, the ISj flag becomes 0.

(4) Group AL0/AL1

When a peripheral module interrupt request is generated while the corresponding GENAL0/GENAL1.ENj bit is 1, the GRPAL0/GRPAL1.ISj flag becomes 1. When the ENj bit is 0, the ISj flag does not become 1.
When the ENj bit is set to 0, the ISj flag becomes 0.

15.2.25 Group IE0 Interrupt Clear Register (GCRIE0), Group BE0 Interrupt Clear Register (GCRBE0)

Address(es): ICU.GCRIE0 0008 75B8h, ICU.GCRBE0 0008 7680h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	CLR31	CLR30	CLR29	CLR28	CLR27	CLR26	CLR25	CLR24	CLR23	CLR22	CLR21	CLR20	CLR19	CLR18	CLR17	CLR16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CLR15	CLR14	CLR13	CLR12	CLR11	CLR10	CLR9	CLR8	CLR7	CLR6	CLR5	CLR4	CLR3	CLR2	CLR1	CLR0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CLR0	Interrupt Source Clear 0	The read value is 0. When the CLRj bit is set to 1, the corresponding interrupt status flag (GRPIE0/GRPBE0.ISj) becomes 0 (j = 0 to 31). Writing 0 has no effect.	R/(W)
b1	CLR1	Interrupt Source Clear 1		R/(W)
b2	CLR2	Interrupt Source Clear 2		R/(W)
b3	CLR3	Interrupt Source Clear 3		R/(W)
b4	CLR4	Interrupt Source Clear 4		R/(W)
b5	CLR5	Interrupt Source Clear 5		R/(W)
b6	CLR6	Interrupt Source Clear 6		R/(W)
b7	CLR7	Interrupt Source Clear 7		R/(W)
b8	CLR8	Interrupt Source Clear 8		R/(W)
b9	CLR9	Interrupt Source Clear 9		R/(W)
b10	CLR10	Interrupt Source Clear 10		R/(W)
b11	CLR11	Interrupt Source Clear 11		R/(W)
b12	CLR12	Interrupt Source Clear 12		R/(W)
b13	CLR13	Interrupt Source Clear 13		R/(W)
b14	CLR14	Interrupt Source Clear 14		R/(W)
b15	CLR15	Interrupt Source Clear 15		R/(W)
b16	CLR16	Interrupt Source Clear 16		R/(W)
b17	CLR17	Interrupt Source Clear 17		R/(W)
b18	CLR18	Interrupt Source Clear 18		R/(W)
b19	CLR19	Interrupt Source Clear 19		R/(W)
b20	CLR20	Interrupt Source Clear 20		R/(W)
b21	CLR21	Interrupt Source Clear 21		R/(W)
b22	CLR22	Interrupt Source Clear 22		R/(W)
b23	CLR23	Interrupt Source Clear 23		R/(W)
b24	CLR24	Interrupt Source Clear 24		R/(W)
b25	CLR25	Interrupt Source Clear 25		R/(W)
b26	CLR26	Interrupt Source Clear 26		R/(W)
b27	CLR27	Interrupt Source Clear 27		R/(W)
b28	CLR28	Interrupt Source Clear 28		R/(W)
b29	CLR29	Interrupt Source Clear 29		R/(W)
b30	CLR30	Interrupt Source Clear 30		R/(W)
b31	CLR31	Interrupt Source Clear 31		R/(W)

Note: Write 1 to only the bit corresponding to the flag that is cleared, and write 0 to the other bits.

The GCRIE0 and GCRBE0 registers clear the GRPIE0.ISj and GRPBE0.ISj flags, respectively (j = 0 to 31).
Refer to section 15.4.4, Group Interrupts for details on group interrupts.

CLRj Bit (Interrupt Source Clear j) (j = 0 to 31)

When the GCRIE0/GCRBE0.CLRj bit is set to 1, the GRPIE0/GRPBE0.ISj flag becomes 0.

15.2.26 Software Configurable Interrupt B Request Register k (PIBRk) (k = 0h to Bh)

Address(es): ICU.PIBR0 0008 7700h to ICU.PIBRB 0008 770Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	PIR7	PIR6	PIR5	PIR4	PIR3	PIR2	PIR1	PIR0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIR0	Software Configurable Interrupt B Status Flag 0	When reading 0: Interrupt is not requested. 1: Interrupt is requested. When writing *1 0: Ignored. 1: The software configurable interrupt B status flag is cleared.	R/W
b1	PIR1	Software Configurable Interrupt B Status Flag 1		R/W
b2	PIR2	Software Configurable Interrupt B Status Flag 2		R/W
b3	PIR3	Software Configurable Interrupt B Status Flag 3		R/W
b4	PIR4	Software Configurable Interrupt B Status Flag 4		R/W
b5	PIR5	Software Configurable Interrupt B Status Flag 5		R/W
b6	PIR6	Software Configurable Interrupt B Status Flag 6		R/W
b7	PIR7	Software Configurable Interrupt B Status Flag 7		R/W

Note 1. Do not use bit manipulation instructions. If a bit manipulation instruction is used, multiple status flags may be cleared. Write 1 to the flag that is cleared and write 0 to the other flags (write to this register in 8-bit units).

The PIBRk register is used for polling of interrupt requests of interrupt sources that is assigned to software configurable interrupt B by software. For an interrupt request of software configurable interrupt B set in the SLIBXRn or SLIBRn register, use the corresponding IRn.IR flag for polling (n = 128 to 207).
Refer to Table 15.3, Interrupt Sources for Software Configurable Interrupt B for correspondence between interrupt source numbers and interrupt sources for software configurable interrupt B.

PIRj Flag (Software Configurable Interrupt B Status Flag j) (j = 0 to 7)

When an interrupt request of interrupt sources assigned to software configurable interrupt B is generated, the corresponding PIBRk.PIRj flag becomes 1 regardless of whether the interrupt source is selected in the SLIBXRn or SLIBRn register.
Although the PIRj flag does not become 0 after the interrupt request is accepted by the destination (CPU, DTC, DMAC), generation of interrupt requests is not affected.
When using the PIRj flag for polling, set the PIRj flag to 0 by writing 1 to the flag in advance.
This flag becomes 1 under the following condition:

- An interrupt request is generated

This flag becomes 0 under the following condition:

- 1 is written to the PIBRk.PIRj flag

15.2.27 Software Configurable Interrupt A Request Register k (PIARk) (k = 0h to Ah, Ch)

Address(es): ICU.PIAR0 0008 7900h to ICU.PIARA 0008 790Ah, ICU.PIARC 0008 790Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	PIR7	PIR6	PIR5	PIR4	PIR3	PIR2	PIR1	PIR0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIR0	Software Configurable Interrupt A Status Flag 0	When reading 0: Interrupt is not requested. 1: Interrupt is requested. When writing *1 0: Ignored. 1: The Software Configurable interrupt A status flag is cleared.	R/W
b1	PIR1	Software Configurable Interrupt A Status Flag 1		R/W
b2	PIR2	Software Configurable Interrupt A Status Flag 2		R/W
b3	PIR3	Software Configurable Interrupt A Status Flag 3		R/W
b4	PIR4	Software Configurable Interrupt A Status Flag 4		R/W
b5	PIR5	Software Configurable Interrupt A Status Flag 5		R/W
b6	PIR6	Software Configurable Interrupt A Status Flag 6		R/W
b7	PIR7	Software Configurable Interrupt A Status Flag 7		R/W

Note 1. Do not use bit manipulation instructions. If a bit manipulation instruction is used, multiple status flags may be cleared. Write 1 to the flag that is cleared and write 0 to the other flags (write to this register in 8-bit units).

The PIARk register is used for polling interrupt requests of interrupt sources that is assigned to software configurable interrupt A by software. For an interrupt request of software configurable interrupt A set in the SLIARn register, use the corresponding IRn.IR flag for polling (n = 208 to 255).
Refer to Table 15.4, Interrupt Sources for Software Configurable Interrupt A for correspondence between interrupt source numbers and interrupt sources for software configurable interrupt A.

PIRj Flag (Software Configurable Interrupt A Status Flag j) (j = 0 to 7)

When an interrupt request of interrupt sources assigned to software configurable interrupt A is generated, the corresponding PIARk.PIRj flag becomes 1 regardless of whether the interrupt source is selected in the SLIARn register. Although the PIRj flag does not become 0 after the interrupt request is accepted by the destination (CPU, DTC, DMAC), generation of interrupt requests is not affected.
When using the PIRj flag for polling, set the PIRj flag to 0 by writing 1 to the flag in advance.
This flag becomes 1 under the following condition:


- An interrupt request is generated

This flag becomes 0 under the following condition:

- 1 is written to the PIARk.PIRj flag

15.2.28 Software Configurable Interrupt B Source Select Register Xn (SLIBXRn) (n = 128 to 143)

Address(es): ICU.SLIBXR128 0008 7780h to ICU.SLIBXR143 0008 778Fh



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	00h: No interrupt source selected. 01h: Interrupt source number 1 : FEh: Interrupt source number 254 FFh: Interrupt source number 255	R/W*1

Note 1. Writing to these bits is ignored while the SLIPRCR.WPRC bit is set to 1.

The SLIBXRn register is used to assign interrupt vector numbers 128 to 143 to interrupt sources assigned to software configurable interrupt B.

Table 15.3, Interrupt Sources for Software Configurable Interrupt B lists interrupt sources assigned to software configurable interrupt B. Set the SLIBXRn register to an interrupt source number that is not reserved. When 00h or FFh are set, no interrupt source is assigned to interrupt vector number n.


Do not assign the same interrupt source to multiple registers from registers SLIBXRn and SLIBRn.

Some interrupt sources can be used to start the DTC or DMAC. Refer to Table 15.3, Interrupt Sources for Software Configurable Interrupt B for details on which sources can be used to start the DTC or DMAC.

Refer to section 15.7.7, Setting Software Configurable Interrupts for the procedure to set software configurable interrupts.

15.2.29 Software Configurable Interrupt B Source Select Register n (SLIBRn) (n = 144 to 207)

Address(es): ICU.SLIBR144 0008 7790h to ICU.SLIBR207 0008 77CFh



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	00h: No interrupt source selected. 01h: Interrupt source number 1 : FEh: Interrupt source number 254 FFh: No interrupt source selected.	R/W*1

Note 1. Writing to these bits is ignored while the SLIPRCR.WPRC bit is set to 1.

The SLIBRn register is used to assign interrupt vector numbers 144 to 207 to interrupt sources for software configurable interrupt B.

Table 15.3, Interrupt Sources for Software Configurable Interrupt B lists interrupt sources for software configurable interrupt B. Set the SLIBRn register to an interrupt source number that is not reserved. When 00h or FFh are set, no interrupt source is assigned to interrupt vector number n.

Do not assign the same interrupt source to multiple registers from registers SLIBXRn and SLIBRn.

Some interrupt sources can be used to start the DTC or DMAC. Refer to Table 15.3, Interrupt Sources for Software Configurable Interrupt B for details on which sources can be used to start the DTC or DMAC.

Although interrupt sources of interrupt vector numbers 144 and 145 can be used to start EXDMAC0 and EXDMAC1, respectively, only interrupt source number 20, TPU1.TGI1A (TGRA input capture/compare match) can be set as a source to start the EXDMAC. Set only one of either the SLIBR144 register or SLIBR145 register to 20, and set the corresponding bit (SELEXD0 or SELEXD1 bit) in the SELEXDR register to 0.

Refer to section 15.7.7, Setting Software Configurable Interrupts for the procedure to set software configurable interrupts.

Table 15.3 Interrupt Sources for Software Configurable Interrupt B (1/3)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag
0	—	None	No interrupt selected (initial value)	N/A	N/A	PIBR0.PIR0
1	Edge	CMT2	CMI2 (CMCOR compare match)	✓	✓	PIBR0.PIR1
2		CMT3	CMI3 (CMCOR compare match)	✓	✓	PIBR0.PIR2
3		TMR0	CMIA0 (TCORA compare match)	✓	N/A	PIBR0.PIR3
4			CMIB0 (TCORB compare match)	✓	N/A	PIBR0.PIR4
5			OVI0 (TCNT overflow)	N/A	N/A	PIBR0.PIR5
6		TMR1	CMIA1 (TCORA compare match)	✓	N/A	PIBR0.PIR6
7			CMIB1 (TCORB compare match)	✓	N/A	PIBR0.PIR7
8			OVI1 (TCNT overflow)	N/A	N/A	PIBR1.PIR0
9		TMR2	CMIA2 (TCORA compare match)	✓	N/A	PIBR1.PIR1
10			CMIB2 (TCORB compare match)	✓	N/A	PIBR1.PIR2
11			OVI2 (TCNT overflow)	N/A	N/A	PIBR1.PIR3
12		TMR3	CMIA3 (TCORA compare match)	✓	N/A	PIBR1.PIR4
13			CMIB3 (TCORB compare match)	✓	N/A	PIBR1.PIR5
14			OVI3 (TCNT overflow)	N/A	N/A	PIBR1.PIR6
15		TPU0	TGI0A (TGRA input capture/compare match)	✓	✓	PIBR1.PIR7
16			TGI0B (TGRB input capture/compare match)	✓	N/A	PIBR2.PIR0
17			TGI0C (TGRC input capture/compare match)	✓	N/A	PIBR2.PIR1
18			TGI0D (TGRD input capture/compare match)	✓	N/A	PIBR2.PIR2
19			TCI0V (TCNT overflow)	N/A	N/A	PIBR2.PIR3
20*1		TPU1	TGI1A (TGRA input capture/compare match)	✓	✓	PIBR2.PIR4
21			TGI1B (TGRB input capture/compare match)	✓	N/A	PIBR2.PIR5
22			TCI1V (TCNT overflow)	N/A	N/A	PIBR2.PIR6
23			TCI1U (TCNT underflow)	N/A	N/A	PIBR2.PIR7
24		TPU2	TGI2A (TGRA input capture/compare match)	✓	✓	PIBR3.PIR0
25			TGI2B (TGRB input capture/compare match)	✓	N/A	PIBR3.PIR1
26			TCI2V (TCNT overflow)	N/A	N/A	PIBR3.PIR2
27			TCI2U (TCNT underflow)	N/A	N/A	PIBR3.PIR3
28		TPU3	TGI3A (TGRA input capture/compare match)	✓	✓	PIBR3.PIR4
29			TGI3B (TGRB input capture/compare match)	✓	N/A	PIBR3.PIR5
30			TGI3C (TGRC input capture/compare match)	✓	N/A	PIBR3.PIR6
31			TGI3D (TGRD input capture/compare match)	✓	N/A	PIBR3.PIR7
32			TCI3V (TCNT overflow)	N/A	N/A	PIBR4.PIR0
33		TPU4	TGI4A (TGRA input capture/compare match)	✓	✓	PIBR4.PIR1
34			TGI4B (TGRB input capture/compare match)	✓	N/A	PIBR4.PIR2
35			TCI4V (TCNT overflow)	N/A	N/A	PIBR4.PIR3
36			TCI4U (TCNT underflow)	N/A	N/A	PIBR4.PIR4
37		TPU5	TGI5A (TGRA input capture/compare match)	✓	✓	PIBR4.PIR5
38			TGI5B (TGRB input capture/compare match)	✓	N/A	PIBR4.PIR6
39			TCI5V (TCNT overflow)	N/A	N/A	PIBR4.PIR7
40			TCI5U (TCNT underflow)	N/A	N/A	PIBR5.PIR0

Table 15.3 Interrupt Sources for Software Configurable Interrupt B (2/3)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag
41	Edge	CMTW0	IC0I0 (input capture of the CMWICR0 register)	✓	✓	PIBR5.PIR1
42			IC1I0 (input capture of the CMWICR1 register)	✓	✓	PIBR5.PIR2
43			OC0I0 (output compare of the CMWOCR0 register)	✓	✓	PIBR5.PIR3
44			OC1I0 (output compare of the CMWOCR1 register)	✓	✓	PIBR5.PIR4
45		CMTW1	IC0I1 (input capture of the CMWICR0 register)	✓	✓	PIBR5.PIR5
46			IC1I1 (input capture of the CMWICR1 register)	✓	✓	PIBR5.PIR6
47			OC0I1 (output compare of the CMWOCR0 register)	✓	✓	PIBR5.PIR7
48			OC1I1 (output compare of the CMWOCR1 register)	✓	✓	PIBR6.PIR0
49		RTC	CUP (carry interrupt)	N/A	N/A	PIBR6.PIR1
50		CAN0	RXF0 (receive FIFO interrupt)	N/A	N/A	PIBR6.PIR2
51			TXF0 (transmit FIFO interrupt)	N/A	N/A	PIBR6.PIR3
52			RXM0 (mailboxes 0 to 31 message reception completed)	N/A	N/A	PIBR6.PIR4
53			TXM0 (mailboxes 0 to 31 message transmission completed)	N/A	N/A	PIBR6.PIR5
54		CAN1	RXF1 (receive FIFO interrupt)	N/A	N/A	PIBR6.PIR6
55			TXF1 (transmit FIFO interrupt)	N/A	N/A	PIBR6.PIR7
56			RXM1 (mailboxes 0 to 31 message reception completed)	N/A	N/A	PIBR7.PIR0
57			TXM1 (mailboxes 0 to 31 message transmission completed)	N/A	N/A	PIBR7.PIR1
58		CAN2	RXF2 (receive FIFO interrupt)	N/A	N/A	PIBR7.PIR2
59			TXF2 (transmit FIFO interrupt)	N/A	N/A	PIBR7.PIR3
60			RXM2 (mailboxes 0 to 31 message reception completed)	N/A	N/A	PIBR7.PIR4
61			TXM2 (mailboxes 0 to 31 message transmission completed)	N/A	N/A	PIBR7.PIR5
62		USB0	USBI0 (status interrupt from 15 sources)	N/A	N/A	PIBR7.PIR6
63		Reserved	—	N/A	N/A	PIBR7.PIR7
64		S12AD	S12ADI (A/D conversion end)	✓	✓	PIBR8.PIR0
65			S12GBADI (group B A/D conversion end interrupt)	✓	✓	PIBR8.PIR1
66			S12GCADI (group C A/D conversion end interrupt)	✓	✓	PIBR8.PIR2
67		Reserved	—	N/A	N/A	PIBR8.PIR3
68		S12AD1	S12ADI1 (A/D conversion end)	✓	✓	PIBR8.PIR4
69			S12GBADI1 (group B A/D conversion end interrupt)	✓	✓	PIBR8.PIR5
70			S12GCADI1 (group C A/D conversion end interrupt)	✓	✓	PIBR8.PIR6
71		Reserved	—	N/A	N/A	PIBR8.PIR7
72		Reserved	—	N/A	N/A	PIBR9.PIR0
73		Reserved	—	N/A	N/A	PIBR9.PIR1
74		Reserved	—	N/A	N/A	PIBR9.PIR2
75		Reserved	—	N/A	N/A	PIBR9.PIR3
76		Reserved	—	N/A	N/A	PIBR9.PIR4
77		Reserved	—	N/A	N/A	PIBR9.PIR5
78		Reserved	—	N/A	N/A	PIBR9.PIR6
79		ELC	ELSR18I (ELC interrupt)	✓	✓	PIBR9.PIR7
80			ELSR19I (ELC interrupt)	✓	✓	PIBRA.PIR0
81 to 84		Reserved	—	N/A	N/A	—


Table 15.3 Interrupt Sources for Software Configurable Interrupt B (3/3)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag
85	Edge	TSIP	PROC_BUSY (procedure completed)	N/A	N/A	PIBRA.PIR5
86			ROMOK (ROM falsification detected)	N/A	N/A	PIBRA.PIR6
87			LONG_PLG (operation completed)	N/A	N/A	PIBRA.PIR7
88			TEST_BUSY (test busy)	N/A	N/A	PIBRB.PIR0
89			WRRDY0 (write ready 0)	N/A	N/A	PIBRB.PIR1
90			WRRDY1 (write ready 1)	N/A	N/A	PIBRB.PIR2
91			WRRDY4 (write ready 4)	N/A	N/A	PIBRB.PIR3
92			RDRDY0 (read ready 0)	N/A	N/A	PIBRB.PIR4
93			RDRDY1 (read ready 1)	N/A	N/A	PIBRB.PIR5
94			INTEGRATE_WRRDY (integrate write ready)	N/A	N/A	PIBRB.PIR6
95			INTEGRATE_RDRDY (integrate read ready)	N/A	N/A	PIBRB.PIR7
96 to 254	—	Reserved	—	N/A	N/A	—
255	—	Reserved/ none *2	—/No interrupt selected	N/A	N/A	—

Note 1. No. 20 can be used as a trigger for EXDMAC0 or EXDMAC1.
Note 2. “Reserved” for the SLIBXRn register, and “none” for the SLIBRn register.

15.2.30 Software Configurable Interrupt A Source Select Register n (SLIARn) (n = 208 to 255)

Address(es): ICU.SLIAR208 0008 79D0h to ICU.SLIAR255 0008 79FFh



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	—	00h: No interrupt source selected. 01h: Interrupt source number 1 : FEh: Interrupt source number 254 FFh: No interrupt source selected.	R/(W) *1

Note 1. Writing to these bits is ignored while the SLIPRCR.WPRC bit is set to 1.

The SLIARn register is used to assign interrupt vector numbers 208 to 255 to interrupt sources for software configurable interrupt A.

Table 15.4, Interrupt Sources for Software Configurable Interrupt A lists interrupt sources for software configurable interrupt A. Set the SLIARn register to an interrupt source number that is not reserved. When 00h or FFh are set, no interrupt source is assigned to interrupt vector number n.

Do not assign the same interrupt source to multiple SLIARn registers.

Some interrupt sources can be used to start the DTC or DMAC. Refer to Table 15.4, Interrupt Sources for Software Configurable Interrupt A for details on which sources can be used to start the DTC or DMAC.

Although interrupt sources of interrupt vector numbers 208 and 209 can be used to start EXDMAC0 and EXDMAC1, respectively, only interrupt source number 8, MTU1.TGIA1 (TGRA input capture/compare match) can be set as a source to start the EXDMAC. Set only one of either the SLIAR208 register or SLIAR209 register to 8, and set the corresponding bit (SELEXD0 or SELEXD1) in the SELEXDR register to 1.

Refer to section 15.7.7, Setting Software Configurable Interrupts for the procedure to set software configurable interrupts.

Table 15.4 Interrupt Sources for Software Configurable Interrupt A (1/3)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag
0	—	None	No interrupt selected (initial value)	N/A	N/A	PIAR0.PIR0
1	Edge	MTU0	TGIA0 (TGRA input capture/compare match)	✓	✓	PIAR0.PIR1
2			TGIB0 (TGRB input capture/compare match)	✓	✓	PIAR0.PIR2
3			TGIC0 (TGRC input capture/compare match)	✓	✓	PIAR0.PIR3
4			TGID0 (TGRD input capture/compare match)	✓	✓	PIAR0.PIR4
5			TCIV0 (TCNT overflow)	N/A	N/A	PIAR0.PIR5
6			TGIE0 (TGRE compare match)	N/A	N/A	PIAR0.PIR6
7			TGIF0 (TGRF compare match)	N/A	N/A	PIAR0.PIR7
8*1		MTU1	TGIA1 (TGRA input capture/compare match)	✓	✓	PIAR1.PIR0
9			TGIB1 (TGRB input capture/compare match)	✓	✓	PIAR1.PIR1
10			TCIV1 (TCNT overflow)	N/A	N/A	PIAR1.PIR2
11			TCIU1 (TCNT underflow)	N/A	N/A	PIAR1.PIR3
12		MTU2	TGIA2 (TGRA input capture/compare match)	✓	✓	PIAR1.PIR4
13			TGIB2 (TGRB input capture/compare match)	✓	✓	PIAR1.PIR5
14			TCIV2 (TCNT overflow)	N/A	N/A	PIAR1.PIR6
15			TCIU2 (TCNT underflow)	N/A	N/A	PIAR1.PIR7
16		MTU3	TGIA3 (TGRA input capture/compare match)	✓	✓	PIAR2.PIR0
17			TGIB3 (TGRB input capture/compare match)	✓	✓	PIAR2.PIR1
18			TGIC3 (TGRC input capture/compare match)	✓	✓	PIAR2.PIR2
19			TGID3 (TGRD input capture/compare match)	✓	✓	PIAR2.PIR3
20			TCIV3 (TCNT overflow)	N/A	N/A	PIAR2.PIR4
21		MTU4	TGIA4 (TGRA input capture/compare match)	✓	✓	PIAR2.PIR5
22			TGIB4 (TGRB input capture/compare match)	✓	✓	PIAR2.PIR6
23			TGIC4 (TGRC input capture/compare match)	✓	✓	PIAR2.PIR7
24			TGID4 (TGRD input capture/compare match)	✓	✓	PIAR3.PIR0
25			TCIV4 (TCNT overflow/underflow (only for complementary PWM mode))	✓	✓	PIAR3.PIR1
26		Reserved	—	N/A	N/A	PIAR3.PIR2
27		MTU5	TGIU5 (TGRU input capture/compare match)	✓	✓	PIAR3.PIR3
28			TGIV5 (TGRV input capture/compare match)	✓	✓	PIAR3.PIR4
29			TGIW5 (TGRW input capture/compare match)	✓	✓	PIAR3.PIR5
30		MTU6	TGIA6 (TGRA input capture/compare match)	✓	✓	PIAR3.PIR6
31			TGIB6 (TGRB input capture/compare match)	✓	✓	PIAR3.PIR7
32			TGIC6 (TGRC input capture/compare match)	✓	✓	PIAR4.PIR0
33			TGID6 (TGRD input capture/compare match)	✓	✓	PIAR4.PIR1
34			TCIV6 (TCNT overflow)	N/A	N/A	PIAR4.PIR2
35		MTU7	TGIA7 (TGRA input capture/compare match)	✓	✓	PIAR4.PIR3
36			TGIB7 (TGRB input capture/compare match)	✓	✓	PIAR4.PIR4
37			TGIC7 (TGRC input capture/compare match)	✓	✓	PIAR4.PIR5
38			TGID7 (TGRD input capture/compare match)	✓	✓	PIAR4.PIR6
39			TCIV7 (TCNT overflow/underflow (only for complementary PWM mode))	✓	✓	PIAR4.PIR7
40		Reserved	—	N/A	N/A	PIAR5.PIR0

Table 15.4 Interrupt Sources for Software Configurable Interrupt A (2/3)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag
41	Edge	MTU8	TGIA8 (TGRA input capture/compare match)	✓	✓	PIAR5.PIR1
42			TGIB8 (TGRB input capture/compare match)	✓	✓	PIAR5.PIR2
43			TGIC8 (TGRC input capture/compare match)	✓	✓	PIAR5.PIR3
44			TGID8 (TGRD input capture/compare match)	✓	✓	PIAR5.PIR4
45			TCIV8 (TCNT overflow)	N/A	N/A	PIAR5.PIR5
46		Reserved	—	N/A	N/A	PIAR5.PIR6
47		GPTW0	GTCIA0 (GTCCRA input capture/compare match)	✓	✓	PIAR5.PIR7
48			GTCIB0 (GTCCRB input capture/compare match)	✓	✓	PIAR6.PIR0
49			GTCIC0 (GTCCRC compare match)	✓	✓	PIAR6.PIR1
50			GTCID0 (GTCCRD compare match)	✓	✓	PIAR6.PIR2
51			GDTE0 (dead time error)	N/A	N/A	PIAR6.PIR3
52			GTCIE0 (GTCCRE compare match)	✓	✓	PIAR6.PIR4
53			GTCIF0 (GTCCRF compare match)	✓	✓	PIAR6.PIR5
54			GTCIV0 (GTCNT overflow (GTPR compare match))	✓	✓	PIAR6.PIR6
55			GTCIU0 (GTCNT underflow)	✓	✓	PIAR6.PIR7
56		Reserved	—	N/A	N/A	PIAR7.PIR0
57		Reserved	—	N/A	N/A	PIAR7.PIR1
58		GPTW1	GTCIA1 (GTCCRA input capture/compare match)	✓	✓	PIAR7.PIR2
59			GTCIB1 (GTCCRB input capture/compare match)	✓	✓	PIAR7.PIR3
60			GTCIC1 (GTCCRC compare match)	✓	✓	PIAR7.PIR4
61			GTCID1 (GTCCRD compare match)	✓	✓	PIAR7.PIR5
62			GDTE1 (dead time error)	N/A	N/A	PIAR7.PIR6
63			GTCIE1 (GTCCRE compare match)	✓	✓	PIAR7.PIR7
64			GTCIF1 (GTCCRF compare match)	✓	✓	PIAR8.PIR0
65			GTCIV1 (GTCNT overflow (GTPR compare match))	✓	✓	PIAR8.PIR1
66			GTCIU1 (GTCNT underflow)	✓	✓	PIAR8.PIR2
67		GPTW2	GTCIA2 (GTCCRA input capture/compare match)	✓	✓	PIAR8.PIR3
68			GTCIB2 (GTCCRB input capture/compare match)	✓	✓	PIAR8.PIR4
69			GTCIC2 (GTCCRC compare match)	✓	✓	PIAR8.PIR5
70			GTCID2 (GTCCRD compare match)	✓	✓	PIAR8.PIR6
71			GDTE2 (dead time error)	N/A	N/A	PIAR8.PIR7
72			GTCIE2 (GTCCRE compare match)	✓	✓	PIAR9.PIR0
73			GTCIF2 (GTCCRF compare match)	✓	✓	PIAR9.PIR1
74			GTCIV2 (GTCNT overflow (GTPR compare match))	✓	✓	PIAR9.PIR2
75			GTCIU2 (GTCNT underflow)	✓	✓	PIAR9.PIR3
76		GPTW3	GTCIA3 (GTCCRA input capture/compare match)	✓	✓	PIAR9.PIR4
77			GTCIB3 (GTCCRB input capture/compare match)	✓	✓	PIAR9.PIR5
78			GTCIC3 (GTCCRC compare match)	✓	✓	PIAR9.PIR6
79			GTCID3 (GTCCRD compare match)	✓	✓	PIAR9.PIR7
80			GDTE3 (dead time error)	N/A	N/A	PIARA.PIR0
81			GTCIE3 (GTCCRE compare match)	✓	✓	PIARA.PIR1
82			GTCIF3 (GTCCRF compare match)	✓	✓	PIARA.PIR2
83			GTCIV3 (GTCNT overflow (GTPR compare match))	✓	✓	PIARA.PIR3
84			GTCIU3 (GTCNT underflow)	✓	✓	PIARA.PIR4

Table 15.4 Interrupt Sources for Software Configurable Interrupt A (3/3)

Interrupt Source No.	Category	Interrupt Request Source	Name	Start the DTC	Start the DMAC	Interrupt Status Flag
85 to 97	Edge	Reserved	—	N/A	N/A	—
98		PMGI0	PMGI0I (access completed interrupt)	N/A	N/A	PIARC.PIR2
99		Reserved	—	N/A	N/A	PIARC.PIR3
100 to 254	—	Reserved	—	N/A	N/A	—
255	—	None	No interrupt selected	N/A	N/A	—

Note 1. No. 8 can be used as a trigger for EXDMAC0 or EXDMAC1.

15.2.31 EXDMAC Trigger Select Register (SELEXDR)

Address(es): ICU.SELEXDR 0008 7A01h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	SELEXD1	SELEXD0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SELEXD0	EXDMAC0 Trigger Select	0: Interrupt source selected in the SLIBR144 register is used as the EXDMAC0 trigger. 1: Interrupt source selected in the SLIAR208 register is used as the EXDMAC0 trigger.	R/W*1
b1	SELEXD1	EXDMAC1 Trigger Select	0: Interrupt source selected in the SLIBR145 register is used as the EXDMAC1 trigger. 1: Interrupt source selected in the SLIAR209 register is used as the EXDMAC1 trigger.	R/W*1
b7 to b2	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. Writing to this bit is ignored while the SLIPRCR.WPRC bit is 1.

The SELEXDR register selects an interrupt source for software configurable interrupts as the EXDMAC trigger. Refer to section 15.4.5.3, EXDMAC Start Trigger by Software Configurable Interrupts for details on starting the EXDMAC by an interrupt request.

SELEXD0 Bit (EXDMAC0 Trigger Select)

The SELEXD0 bit selects an interrupt source set in the SLIBR144 register or SLIAR208 register as the EXDMAC0 trigger.

SELEXD1 Bit (EXDMAC1 Trigger Select)

The SELEXD1 bit selects an interrupt source set in the SLIBR145 register or SLIAR209 register as the EXDMAC1 trigger.

15.2.32 Software Configurable Interrupt Source Select Register Write Protect Register (SLIPRCR)

Address(es): ICU.SLIPRCR 0008 7A00h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	WPRC
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	WPRC	Software Configurable Interrupt Source Select Register Write Protect	0: Write enabled. 1: Write disabled.	R/(W) *1
b7 to b1	—	Reserved	The read value is 0. The write value should be 0.	R

Note 1. Once this bit is set to 1, it cannot be set to 0 by software.

The SLIPRCR register protects registers that control assignment of software configurable interrupts from being written to.

WPRC Bit (Software Configurable Interrupt Source Select Register Write Protect)

The WPRC bit disables writing to the SLIBXRn, SLIBRn, SLIARn, and SELEXDR registers.
Once this bit is set to 1, it cannot be set to 0 by software.
After assigning software configurable interrupts, confirm that the WPRC bit is 1 before the corresponding interrupt request is generated. Refer to section 15.7.7, Setting Software Configurable Interrupts for the procedure to set software configurable interrupts.

15.3 Vector Table

There are two types of exceptions detected by the ICU: maskable interrupts (hereinafter referred to as “interrupts”) and non-maskable interrupts.
When the CPU accepts an interrupt or non-maskable interrupt, it acquires a 4-byte vector address from the vector table.

15.3.1 Interrupt Vector Table

The vector table that is used for maskable interrupts is called the interrupt vector table.
The interrupt vector table is allocated to a 1024-byte area (4 bytes × 256 sources) beginning with the address set in the INTB register in the CPU. Set the INTB register before enabling interrupts. Set a multiple of 4 in the INTB register.
An unconditional trap is generated when the INT or BRK instruction is executed. Interrupt vectors for unconditional traps use the same area as the interrupt vector table. The BRK instruction is assigned to interrupt vector number 0. The INT instruction is assigned to the interrupt vector number corresponding to the value set as the operand (0 to 255).
Table 15.5 lists details of the interrupt vectors. Details of the headings in Table 15.5 are listed below.

Heading	Description
Interrupt request generated by	Name of the source that generates the interrupt request (module symbol)
Name	Name of the interrupt source (symbol)
Vector no.	Interrupt vector number
Vector address offset	Offset from the address set in the INTB register
Interrupt detection method	“Edge” indicates that the interrupt is detected by edge detection. “Level” indicates that the interrupt is detected by level detection.
CPU interrupt	Interrupt source indicated by “✓” can be used as an interrupt source to the CPU.
Start the DTC	Interrupt source indicated by “✓” can be used as the DTC trigger.
Start the DMAC	Interrupt source indicated by “✓” can be used as the DMAC trigger.
Exit from SSBY	Interrupt source indicated by “✓” can be used as a source to exit software standby mode.
Exit from ACS	Interrupt source indicated by “✓” can be used as a source to exit all-module clock stop mode.
IER	Name of the bit in the IER register corresponding to the interrupt vector number
IPR	Name of the IPR register corresponding to the interrupt source
DTCER	Name of the DTCER register corresponding to the DTC trigger

Table 15.5 Interrupt Vector Table (1/6)

Interrupt Request is Generated By	Name	Vector No.*1	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
—	For an unconditional trap	0	0000h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	1	0004h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	2	0008h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	3	000Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	4	0010h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	5	0014h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	6	0018h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	7	001Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	8	0020h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	9	0024h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	10	0028h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	11	002Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	12	0030h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	13	0034h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	14	0038h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	For an unconditional trap	15	003Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
BSC	BUSERR	16	0040h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN0	IPR000	—
ICU*2	GROUPIE0	17	0044h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN1	IPR000	—
RAM	RAMERR*1	18	0048h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN2	IPR000	—
—	Reserved	19	004Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	20	0050h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
FCU	FIFERR	21	0054h	Level	✓	N/A	N/A	N/A	N/A	IER02.IEN5	IPR001	—
—	Reserved	22	0058h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
FCU	FRDYI	23	005Ch	Edge	✓	N/A	N/A	N/A	N/A	IER02.IEN7	IPR002	—
—	Reserved	24	0060h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	25	0064h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
ICU	SWINT2	26	0068h	Edge	✓	✓	N/A	N/A	N/A	IER03.IEN2	IPR003	DTCER026
	SWINT	27	006Ch	Edge	✓	✓	N/A	N/A	N/A	IER03.IEN3		DTCER027
CMT0	CMI0 (for OS)	28	0070h	Edge	✓	✓	✓	N/A	N/A	IER03.IEN4	IPR004	DTCER028
CMT1	CMI1	29	0074h	Edge	✓	✓	✓	N/A	N/A	IER03.IEN5	IPR005	DTCER029
CMTW0	CMWI0	30	0078h	Edge	✓	✓	✓	N/A	N/A	IER03.IEN6	IPR006	DTCER030
CMTW1	CMWI1	31	007Ch	Edge	✓	✓	✓	N/A	N/A	IER03.IEN7	IPR007	DTCER031
—	Reserved	32	0080h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	33	0084h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
USB0	D0FIFO0	34	0088h	Edge	✓	✓	✓	N/A	N/A	IER04.IEN2	IPR034	DTCER034
	D1FIFO0	35	008Ch	Edge	✓	✓	✓	N/A	N/A	IER04.IEN3	IPR035	DTCER035
—	Reserved	36	0090h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	37	0094h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
RSPI0	SPRI0	38	0098h	Edge	✓	✓	✓	N/A	N/A	IER04.IEN6	IPR038	DTCER038
	SPTI0	39	009Ch	Edge	✓	✓	✓	N/A	N/A	IER04.IEN7	IPR039	DTCER039
RSPI1	SPRI1	40	00A0h	Edge	✓	✓	✓	N/A	N/A	IER05.IEN0	IPR040	DTCER040
	SPTI1	41	00A4h	Edge	✓	✓	✓	N/A	N/A	IER05.IEN1	IPR041	DTCER041
QSPI	SPRI	42	00A8h	Edge	✓	✓	✓	N/A	N/A	IER05.IEN2	IPR042	DTCER042
	SPTI	43	00ACh	Edge	✓	✓	✓	N/A	N/A	IER05.IEN3	IPR043	DTCER043

Table 15.5 Interrupt Vector Table (2/6)

Interrupt Request is Generated By	Name	Vector No.*1	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
SDHI	SBFAI	44	00B0h	Edge	✓	✓	✓	N/A	N/A	IER05.IEN4	IPR044	DTCER044
MMCIF	MBFAI	45	00B4h	Edge	✓	✓	✓	N/A	N/A	IER05.IEN5	IPR045	DTCER045
SSIE0	SSITXI0	46	00B8h	Edge	✓	✓	✓	N/A	N/A	IER05.IEN6	IPR046	DTCER046
	SSIRXI0	47	00BCh	Edge	✓	✓	✓	N/A	N/A	IER05.IEN7	IPR047	DTCER047
SSIE1	SSIRTI1	48	00C0h	Edge	✓	✓	✓	N/A	N/A	IER06.IEN0	IPR048	DTCER048
—	Reserved	49	00C4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
RIIC1	RXI1	50	00C8h	Edge	✓	✓	✓	N/A	N/A	IER06.IEN2	IPR050	DTCER050
	TXI1	51	00CCh	Edge	✓	✓	✓	N/A	N/A	IER06.IEN3	IPR051	DTCER051
RIIC0	RXI0	52	00D0h	Edge	✓	✓	✓	N/A	N/A	IER06.IEN4	IPR052	DTCER052
	TXI0	53	00D4h	Edge	✓	✓	✓	N/A	N/A	IER06.IEN5	IPR053	DTCER053
RIIC2	RXI2	54	00D8h	Edge	✓	✓	✓	N/A	N/A	IER06.IEN6	IPR054	DTCER054
	TXI2	55	00DCh	Edge	✓	✓	✓	N/A	N/A	IER06.IEN7	IPR055	DTCER055
—	Reserved	56	00E0h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	57	00E4h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
SCI0	RXI0	58	00E8h	Edge	✓	✓	✓	N/A	N/A	IER07.IEN2	IPR058	DTCER058
	TXI0	59	00ECh	Edge	✓	✓	✓	N/A	N/A	IER07.IEN3	IPR059	DTCER059
SCI1	RXI1	60	00F0h	Edge	✓	✓	✓	N/A	N/A	IER07.IEN4	IPR060	DTCER060
	TXI1	61	00F4h	Edge	✓	✓	✓	N/A	N/A	IER07.IEN5	IPR061	DTCER061
SCI2	RXI2	62	00F8h	Edge	✓	✓	✓	N/A	N/A	IER07.IEN6	IPR062	DTCER062
	TXI2	63	00FCh	Edge	✓	✓	✓	N/A	N/A	IER07.IEN7	IPR063	DTCER063
ICU	IRQ0	64	0100h	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN0	IPR064	DTCER064
	IRQ1	65	0104h	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN1	IPR065	DTCER065
	IRQ2	66	0108h	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN2	IPR066	DTCER066
	IRQ3	67	010Ch	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN3	IPR067	DTCER067
	IRQ4	68	0110h	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN4	IPR068	DTCER068
	IRQ5	69	0114h	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN5	IPR069	DTCER069
	IRQ6	70	0118h	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN6	IPR070	DTCER070
	IRQ7	71	011Ch	Edge/ Level	✓	✓	✓	✓	✓	IER08.IEN7	IPR071	DTCER071
	IRQ8	72	0120h	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN0	IPR072	DTCER072
	IRQ9	73	0124h	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN1	IPR073	DTCER073
	IRQ10	74	0128h	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN2	IPR074	DTCER074
	IRQ11	75	012Ch	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN3	IPR075	DTCER075
	IRQ12	76	0130h	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN4	IPR076	DTCER076
	IRQ13	77	0134h	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN5	IPR077	DTCER077
	IRQ14	78	0138h	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN6	IPR078	DTCER078
	IRQ15	79	013Ch	Edge/ Level	✓	✓	✓	✓	✓	IER09.IEN7	IPR079	DTCER079

Table 15.5 Interrupt Vector Table (3/6)

Interrupt Request is Generated By	Name	Vector No.*1	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
SCI3	RXI3	80	0140h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN0	IPR080	DTCER080
	TXI3	81	0144h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN1	IPR081	DTCER081
SCI4	RXI4	82	0148h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN2	IPR082	DTCER082
	TXI4	83	014Ch	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN3	IPR083	DTCER083
SCI5	RXI5	84	0150h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN4	IPR084	DTCER084
	TXI5	85	0154h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN5	IPR085	DTCER085
SCI6	RXI6	86	0158h	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN6	IPR086	DTCER086
	TXI6	87	015Ch	Edge	✓	✓	✓	N/A	N/A	IER0A.IEN7	IPR087	DTCER087
LVD1	LVD1	88	0160h	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN0	IPR088	—
LVD2	LVD2	89	0164h	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN1	IPR089	—
USB0	USBR0	90	0168h	Level	✓	N/A	N/A	✓	✓	IER0B.IEN2	IPR090	—
—	Reserved	91	016Ch	—	N/A	N/A	N/A	N/A	N/A	—	—	—
RTC	ALM	92	0170h	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN4	IPR092	—
	PRD	93	0174h	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN5	IPR093	—
—	Reserved	94	0178h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
IWDT	IWUNI*1	95	017Ch	Edge	✓	N/A	N/A	✓	✓	IER0B.IEN7	IPR095	—
WDT	WUNI*1	96	0180h	Edge	✓	N/A	N/A	N/A	N/A	IER0C.IEN0	IPR096	—
PDC	PCDFI	97	0184h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN1	IPR097	DTCER097
SCI7	RXI7	98	0188h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN2	IPR098	DTCER098
	TXI7	99	018Ch	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN3	IPR099	DTCER099
SCI8	RXI8	100	0190h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN4	IPR100	DTCER100
	TXI8	101	0194h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN5	IPR101	DTCER101
SCI9	RXI9	102	0198h	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN6	IPR102	DTCER102
	TXI9	103	019Ch	Edge	✓	✓	✓	N/A	N/A	IER0C.IEN7	IPR103	DTCER103
SCI10	RXI10	104	01A0h	Edge	✓	✓	✓	N/A	N/A	IER0D.IEN0	IPR104	DTCER104
	TXI10	105	01A4h	Edge	✓	✓	✓	N/A	N/A	IER0D.IEN1	IPR105	DTCER105
ICU*2	GROUPBE0	106	01A8h	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN2	IPR106	—
	GROUPBL2	107	01ACh	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN3	IPR107	—
RSPI2	SPRI2	108	01B0h	Edge	✓	✓	✓	N/A	N/A	IER0D.IEN4	IPR108	DTCER108
	SPTI2	109	01B4h	Edge	✓	✓	✓	N/A	N/A	IER0D.IEN5	IPR109	DTCER109
ICU*2	GROUPBL0	110	01B8h	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN6	IPR110	—
	GROUPBL1	111	01BCh	Level	✓	N/A	N/A	N/A	N/A	IER0D.IEN7	IPR111	—
	GROUPAL0	112	01C0h	Level	✓	N/A	N/A	N/A	N/A	IER0E.IEN0	IPR112	—
	GROUPAL1	113	01C4h	Level	✓	N/A	N/A	N/A	N/A	IER0E.IEN1	IPR113	—
SCI11	RXI11	114	01C8h	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN2	IPR114	DTCER114
	TXI11	115	01CCh	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN3	IPR115	DTCER115
SCI12	RXI12	116	01D0h	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN4	IPR116	DTCER116
	TXI12	117	01D4h	Edge	✓	✓	✓	N/A	N/A	IER0E.IEN5	IPR117	DTCER117
—	Reserved	118	01D8h	—	N/A	N/A	N/A	N/A	N/A	—	—	—
—	Reserved	119	01DCh	—	N/A	N/A	N/A	N/A	N/A	—	—	—
DMAC	DMAC0I	120	01E0h	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN0	IPR120	DTCER120
	DMAC1I	121	01E4h	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN1	IPR121	DTCER121
	DMAC2I	122	01E8h	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN2	IPR122	DTCER122
	DMAC3I	123	01ECh	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN3	IPR123	DTCER123
	DMAC74I	124	01F0h	Level	✓	N/A	N/A	N/A	N/A	IER0F.IEN4	IPR124	—

Table 15.5 Interrupt Vector Table (4/6)

Interrupt Request is Generated By	Name	Vector No.*1	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
OST	OSTDI*1	125	01F4h	Edge	✓	N/A	N/A	N/A	N/A	IER0F.IEN5	IPR125	—
EXDMAC	EXDMAC0I	126	01F8h	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN6	IPR126	DTCER126
	EXDMAC1I	127	01FCh	Edge	✓	✓	N/A	N/A	N/A	IER0F.IEN7	IPR127	DTCER127
PERIB (software configurable interrupt B *3)	INTB128	128	0200h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN0	IPR128	DTCER128
	INTB129	129	0204h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN1	IPR129	DTCER129
	INTB130	130	0208h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN2	IPR130	DTCER130
	INTB131	131	020Ch	Edge	✓	✓	✓	N/A	N/A	IER10.IEN3	IPR131	DTCER131
	INTB132	132	0210h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN4	IPR132	DTCER132
	INTB133	133	0214h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN5	IPR133	DTCER133
	INTB134	134	0218h	Edge	✓	✓	✓	N/A	N/A	IER10.IEN6	IPR134	DTCER134
	INTB135	135	021Ch	Edge	✓	✓	✓	N/A	N/A	IER10.IEN7	IPR135	DTCER135
	INTB136	136	0220h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN0	IPR136	DTCER136
	INTB137	137	0224h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN1	IPR137	DTCER137
	INTB138	138	0228h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN2	IPR138	DTCER138
	INTB139	139	022Ch	Edge	✓	✓	✓	N/A	N/A	IER11.IEN3	IPR139	DTCER139
	INTB140	140	0230h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN4	IPR140	DTCER140
	INTB141	141	0234h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN5	IPR141	DTCER141
	INTB142	142	0238h	Edge	✓	✓	✓	N/A	N/A	IER11.IEN6	IPR142	DTCER142
	INTB143	143	023Ch	Edge	✓	✓	✓	N/A	N/A	IER11.IEN7	IPR143	DTCER143
	INTB144	144*5	0240h	Edge	✓	✓	✓	N/A	N/A	IER12.IEN0	IPR144	DTCER144
	INTB145	145*6	0244h	Edge	✓	✓	✓	N/A	N/A	IER12.IEN1	IPR145	DTCER145
	INTB146	146	0248h	Edge	✓	✓	✓	N/A	✓	IER12.IEN2	IPR146	DTCER146
	INTB147	147	024Ch	Edge	✓	✓	✓	N/A	✓	IER12.IEN3	IPR147	DTCER147
	INTB148	148	0250h	Edge	✓	✓	✓	N/A	✓	IER12.IEN4	IPR148	DTCER148
	INTB149	149	0254h	Edge	✓	✓	✓	N/A	✓	IER12.IEN5	IPR149	DTCER149
	INTB150	150	0258h	Edge	✓	✓	✓	N/A	✓	IER12.IEN6	IPR150	DTCER150
	INTB151	151	025Ch	Edge	✓	✓	✓	N/A	✓	IER12.IEN7	IPR151	DTCER151
	INTB152	152	0260h	Edge	✓	✓	✓	N/A	✓	IER13.IEN0	IPR152	DTCER152
	INTB153	153	0264h	Edge	✓	✓	✓	N/A	✓	IER13.IEN1	IPR153	DTCER153
	INTB154	154	0268h	Edge	✓	✓	✓	N/A	✓	IER13.IEN2	IPR154	DTCER154
	INTB155	155	026Ch	Edge	✓	✓	✓	N/A	✓	IER13.IEN3	IPR155	DTCER155
	INTB156	156	0270h	Edge	✓	✓	✓	N/A	✓	IER13.IEN4	IPR156	DTCER156
	INTB157	157	0274h	Edge	✓	✓	✓	N/A	✓	IER13.IEN5	IPR157	DTCER157
	INTB158	158	0278h	Edge	✓	✓	✓	N/A	N/A	IER13.IEN6	IPR158	DTCER158
	INTB159	159	027Ch	Edge	✓	✓	✓	N/A	N/A	IER13.IEN7	IPR159	DTCER159
	INTB160	160	0280h	Edge	✓	✓	✓	N/A	N/A	IER14.IEN0	IPR160	DTCER160
	INTB161	161	0284h	Edge	✓	✓	✓	N/A	N/A	IER14.IEN1	IPR161	DTCER161
	INTB162	162	0288h	Edge	✓	✓	✓	N/A	N/A	IER14.IEN2	IPR162	DTCER162
	INTB163	163	028Ch	Edge	✓	✓	✓	N/A	N/A	IER14.IEN3	IPR163	DTCER163
	INTB164	164	0290h	Edge	✓	✓	✓	N/A	N/A	IER14.IEN4	IPR164	DTCER164
	INTB165	165	0294h	Edge	✓	✓	✓	N/A	N/A	IER14.IEN5	IPR165	DTCER165
	INTB166	166	0298h	Edge	✓	✓	✓	N/A	N/A	IER14.IEN6	IPR166	DTCER166
	INTB167	167	029Ch	Edge	✓	✓	✓	N/A	N/A	IER14.IEN7	IPR167	DTCER167
	INTB168	168	02A0h	Edge	✓	✓	✓	N/A	N/A	IER15.IEN0	IPR168	DTCER168
	INTB169	169	02A4h	Edge	✓	✓	✓	N/A	N/A	IER15.IEN1	IPR169	DTCER169

Table 15.5 Interrupt Vector Table (5/6)

Interrupt Request is Generated By	Name	Vector No.*1	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
PERIB (software configurable interrupt B *3)	INTB170	170	02A8h	Edge	✓	✓	✓	N/A	N/A	IER15.IEN2	IPR170	DTCER170
	INTB171	171	02ACh	Edge	✓	✓	✓	N/A	N/A	IER15.IEN3	IPR171	DTCER171
	INTB172	172	02B0h	Edge	✓	✓	✓	N/A	N/A	IER15.IEN4	IPR172	DTCER172
	INTB173	173	02B4h	Edge	✓	✓	✓	N/A	N/A	IER15.IEN5	IPR173	DTCER173
	INTB174	174	02B8h	Edge	✓	✓	✓	N/A	N/A	IER15.IEN6	IPR174	DTCER174
	INTB175	175	02BCh	Edge	✓	✓	✓	N/A	N/A	IER15.IEN7	IPR175	DTCER175
	INTB176	176	02C0h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN0	IPR176	DTCER176
	INTB177	177	02C4h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN1	IPR177	DTCER177
	INTB178	178	02C8h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN2	IPR178	DTCER178
	INTB179	179	02CCh	Edge	✓	✓	✓	N/A	N/A	IER16.IEN3	IPR179	DTCER179
	INTB180	180	02D0h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN4	IPR180	DTCER180
	INTB181	181	02D4h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN5	IPR181	DTCER181
	INTB182	182	02D8h	Edge	✓	✓	✓	N/A	N/A	IER16.IEN6	IPR182	DTCER182
	INTB183	183	02DCh	Edge	✓	✓	✓	N/A	N/A	IER16.IEN7	IPR183	DTCER183
	INTB184	184	02E0h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN0	IPR184	DTCER184
	INTB185	185	02E4h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN1	IPR185	DTCER185
	INTB186	186	02E8h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN2	IPR186	DTCER186
	INTB187	187	02ECh	Edge	✓	✓	✓	N/A	N/A	IER17.IEN3	IPR187	DTCER187
	INTB188	188	02F0h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN4	IPR188	DTCER188
	INTB189	189	02F4h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN5	IPR189	DTCER189
	INTB190	190	02F8h	Edge	✓	✓	✓	N/A	N/A	IER17.IEN6	IPR190	DTCER190
	INTB191	191	02FCh	Edge	✓	✓	✓	N/A	N/A	IER17.IEN7	IPR191	DTCER191
	INTB192	192	0300h	Edge	✓	✓	✓	N/A	N/A	IER18.IEN0	IPR192	DTCER192
	INTB193	193	0304h	Edge	✓	✓	✓	N/A	N/A	IER18.IEN1	IPR193	DTCER193
	INTB194	194	0308h	Edge	✓	✓	✓	N/A	N/A	IER18.IEN2	IPR194	DTCER194
	INTB195	195	030Ch	Edge	✓	✓	✓	N/A	N/A	IER18.IEN3	IPR195	DTCER195
	INTB196	196	0310h	Edge	✓	✓	✓	N/A	N/A	IER18.IEN4	IPR196	DTCER196
	INTB197	197	0314h	Edge	✓	✓	✓	N/A	N/A	IER18.IEN5	IPR197	DTCER197
	INTB198	198	0318h	Edge	✓	✓	✓	N/A	N/A	IER18.IEN6	IPR198	DTCER198
	INTB199	199	031Ch	Edge	✓	✓	✓	N/A	N/A	IER18.IEN7	IPR199	DTCER199
	INTB200	200	0320h	Edge	✓	✓	✓	N/A	N/A	IER19.IEN0	IPR200	DTCER200
	INTB201	201	0324h	Edge	✓	✓	✓	N/A	N/A	IER19.IEN1	IPR201	DTCER201
	INTB202	202	0328h	Edge	✓	✓	✓	N/A	N/A	IER19.IEN2	IPR202	DTCER202
	INTB203	203	032Ch	Edge	✓	✓	✓	N/A	N/A	IER19.IEN3	IPR203	DTCER203
	INTB204	204	0330h	Edge	✓	✓	✓	N/A	N/A	IER19.IEN4	IPR204	DTCER204
	INTB205	205	0334h	Edge	✓	✓	✓	N/A	N/A	IER19.IEN5	IPR205	DTCER205
	INTB206	206	0338h	Edge	✓	✓	✓	N/A	N/A	IER19.IEN6	IPR206	DTCER206
	INTB207	207	033Ch	Edge	✓	✓	✓	N/A	N/A	IER19.IEN7	IPR207	DTCER207
PERIA (software configurable interrupt A *4)	INTA208	208*5	0340h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN0	IPR208	DTCER208
	INTA209	209*6	0344h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN1	IPR209	DTCER209
	INTA210	210	0348h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN2	IPR210	DTCER210
	INTA211	211	034Ch	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN3	IPR211	DTCER211
	INTA212	212	0350h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN4	IPR212	DTCER212
	INTA213	213	0354h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN5	IPR213	DTCER213
	INTA214	214	0358h	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN6	IPR214	DTCER214

Table 15.5 Interrupt Vector Table (6/6)

Interrupt Request is Generated By	Name	Vector No.*1	Vector Address Offset	Interrupt Detection Method	CPU Interrupt	Start the DTC	Start the DMAC	Exit from SSBY	Exit from ACS	IER	IPR	DTCER
PERIA (software configurable interrupt A *4)	INTA215	215	035Ch	Edge	✓	✓	✓	N/A	N/A	IER1A.IEN7	IPR215	DTCER215
	INTA216	216	0360h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN0	IPR216	DTCER216
	INTA217	217	0364h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN1	IPR217	DTCER217
	INTA218	218	0368h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN2	IPR218	DTCER218
	INTA219	219	036Ch	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN3	IPR219	DTCER219
	INTA220	220	0370h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN4	IPR220	DTCER220
	INTA221	221	0374h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN5	IPR221	DTCER221
	INTA222	222	0378h	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN6	IPR222	DTCER222
	INTA223	223	037Ch	Edge	✓	✓	✓	N/A	N/A	IER1B.IEN7	IPR223	DTCER223
	INTA224	224	0380h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN0	IPR224	DTCER224
	INTA225	225	0384h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN1	IPR225	DTCER225
	INTA226	226	0388h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN2	IPR226	DTCER226
	INTA227	227	038Ch	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN3	IPR227	DTCER227
	INTA228	228	0390h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN4	IPR228	DTCER228
	INTA229	229	0394h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN5	IPR229	DTCER229
	INTA230	230	0398h	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN6	IPR230	DTCER230
	INTA231	231	039Ch	Edge	✓	✓	✓	N/A	N/A	IER1C.IEN7	IPR231	DTCER231
	INTA232	232	03A0h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN0	IPR232	DTCER232
	INTA233	233	03A4h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN1	IPR233	DTCER233
	INTA234	234	03A8h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN2	IPR234	DTCER234
	INTA235	235	03ACh	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN3	IPR235	DTCER235
	INTA236	236	03B0h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN4	IPR236	DTCER236
	INTA237	237	03B4h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN5	IPR237	DTCER237
	INTA238	238	03B8h	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN6	IPR238	DTCER238
	INTA239	239	03BCh	Edge	✓	✓	✓	N/A	N/A	IER1D.IEN7	IPR239	DTCER239
	INTA240	240	03C0h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN0	IPR240	DTCER240
	INTA241	241	03C4h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN1	IPR241	DTCER241
	INTA242	242	03C8h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN2	IPR242	DTCER242
	INTA243	243	03CCh	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN3	IPR243	DTCER243
	INTA244	244	03D0h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN4	IPR244	DTCER244
	INTA245	245	03D4h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN5	IPR245	DTCER245
	INTA246	246	03D8h	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN6	IPR246	DTCER246
	INTA247	247	03DCh	Edge	✓	✓	✓	N/A	N/A	IER1E.IEN7	IPR247	DTCER247
	INTA248	248	03E0h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN0	IPR248	DTCER248
	INTA249	249	03E4h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN1	IPR249	DTCER249
	INTA250	250	03E8h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN2	IPR250	DTCER250
	INTA251	251	03ECh	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN3	IPR251	DTCER251
	INTA252	252	03F0h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN4	IPR252	DTCER252
	INTA253	253	03F4h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN5	IPR253	DTCER253
	INTA254	254	03F8h	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN6	IPR254	DTCER254
	INTA255	255	03FCh	Edge	✓	✓	✓	N/A	N/A	IER1F.IEN7	IPR255	DTCER255

Note: This table lists the interrupt vectors for the maximum specification. The interrupt vectors for individual products correspond to the functions listed in Table 1.2. For details, refer to Table 1.2, Comparison of Functions for Different Packages.

Note 1. This is the case where the corresponding non-maskable interrupt enable bit is set to 0 (disabled).

Note 2. For the group interrupt sources, refer to Table 15.7, Group Interrupt Requests.

Note 3. For the software configurable interrupt B sources, refer to Table 15.3, Interrupt Sources for Software Configurable Interrupt B.

Note that some interrupt sources cannot start the DTC, DMAC, or EXDMAC.

Note 4. For the software configurable interrupt A sources, refer to Table 15.4, Interrupt Sources for Software Configurable Interrupt A. Note that some interrupt sources cannot start the DTC, DMAC, or EXDMAC.

Note 5. This can be used to start EXDMAC0. Set the SELEXDR.SELEXD0 bit to 0 when using the interrupt source assigned to interrupt vector number 144 as a trigger. Set the SELEXDR.SELEXD0 bit to 1 when using the interrupt source assigned to interrupt vector number 208 as a trigger. Refer to section 15.2.29, Software Configurable Interrupt B Source Select Register n (SLIBRn) (n = 144 to 207), section 15.2.30, Software Configurable Interrupt A Source Select Register n (SLIARn) (n = 208 to 255), and section 15.2.31, EXDMAC Trigger Select Register (SELEXDR).

Note 6. This can be used to start EXDMAC1. Set the SELEXDR.SELEXD1 bit to 0 when using the interrupt source assigned to interrupt vector number 145 as a trigger. Set the SELEXDR.SELEXD1 bit to 1 when using the interrupt source assigned to interrupt vector number 209 as a trigger.

15.3.2 Fast Interrupt Vector Area

The interrupt set as the fast interrupt uses the FINTV register in the CPU. Set the FINTV register before enabling the fast interrupt.

15.3.3 Non-maskable Interrupt Vector Area

Non-maskable interrupts use the vector area in the exception vector table.

The exception vector table is allocated to the 128-byte area (4 bytes × 32 sources) beginning with the address set in the EXTB register in the CPU. Set the EXTB register before enabling non-maskable interrupts. Set a multiple of 4 in the EXTB register.

15.4 Types of Interrupts

Interrupts are divided into maskable interrupts and non-maskable interrupts. Maskable interrupts can be masked by the PSW.I bit or IPL[3:0] bits of the processor status word in the CPU. Non-maskable interrupts can be accepted by the CPU regardless of those bits. While interrupt sources assigned to vector numbers 0 to 127 are fixed, an interrupt source assigned to each vector number from 128 to 255 (software configurable interrupt) can be selected from multiple sources. Note that maskable interrupts are referred to as interrupts in this chapter.
Figure 15.2 shows types of interrupts.




Figure 15.2 Types of Interrupts

15.4.1 Peripheral Interrupts

Peripheral interrupt is generated by peripherals. Peripheral interrupts sources assigned to vector numbers 0 to 127 cannot be assigned to the software configurable interrupts. Refer to section 15.4.5, Software Configurable Interrupts for details on software configurable interrupts.

15.4.2 Software Interrupts

When the SWINTR.SWINT bit and SWINT2R.SWINT2 bit are set to 1, the SWINT interrupt and SWINT2 interrupt occur, respectively.

15.4.3 External Pin Interrupt

An external pin interrupt is generated by signals input to the IRQi pin (i = 0 to 15). Refer to section 15.7.4, Setting the External Pin Interrupt for the procedure to set the external pin interrupt.

15.4.4 Group Interrupts

Multiple peripheral interrupt requests (up to 32 requests) are grouped together as one interrupt request. Interrupts are grouped depending on the peripheral operating clock (ICLK, PCLKB, or PCLKA) and method to detect interrupt requests (edge detection or level detection).

(1) Types of Group Interrupts

Table 15.6 lists types of group interrupts.

Table 15.6 Types of Group Interrupts

Interrupt Vector Number	Interrupt Name	Group Interrupt Source	
		Peripheral operating clock	Interrupt detection method
17	GROUPIE0	ICLK	Edge detection
106	GROUPBE0	PCLKB	
110	GROUPBL0		Level detection
111	GROUPBL1		
107	GROUPBL2		
112	GROUPAL0	PCLKA	
113	GROUPAL1		

(2) Configuration of Group Interrupts

When an interrupt request is generated while the corresponding ENj bit in the group interrupt request enable register (GENIE0, GENBE0, GENBL0, GENBL1, GENBL2, GENAL0, GENAL1) is 1, the ISj flag in the group interrupt request register (GRPIE0, GRPBE0, GRPBL0, GRPBL1, GRPBL2, GRPAL0, GRPAL1) becomes 1 (j = 0 to 31). Figure 15.3 shows the configuration of group interrupts.




Figure 15.3 Group Interrupt Configuration (n = 17, 106, 107, 110 to 113)

(3) Group Interrupt Sources

Table 15.7 lists peripheral interrupt sources that are assigned to group interrupts.

Table 15.7 Group Interrupt Requests (1/3)

Group	No.	Interrupt Request Source	Name	GEN[B/A][E/L]m.ENj Bit	GRP[B/A][E/L]m.ISj Flag	GCR[I/B]E0.CLRj Bit	Vector No. (IRn.IR)
IE0	0	DPFPU	DPFPUEX (double-precision floating-point exception)	GENIE0.EN0	GRPIE0.IS0	GCRIE0.CLR0	17
	1 to 31	Reserved	—	—	—	—	
BE0	0	CAN0	ERS0 (error interrupt)	GENBE0.EN0	GRPBE0.IS0	GCRBE0.CLR0	106
	1	CAN1	ERS1 (error interrupt)	GENBE0.EN1	GRPBE0.IS1	GCRBE0.CLR1	
	2	CAN2	ERS2 (error interrupt)	GENBE0.EN2	GRPBE0.IS2	GCRBE0.CLR2	
	3 to 31	Reserved	—	—	—	—	
BL0	0	SCI0	TEI0 (transmission end)	GENBL0.EN0	GRPBL0.IS0	—	110
	1		ERI0 (receive error)	GENBL0.EN1	GRPBL0.IS1	—	
	2	SCI1	TEI1 (transmission end)	GENBL0.EN2	GRPBL0.IS2	—	
	3		ERI1 (receive error)	GENBL0.EN3	GRPBL0.IS3	—	
	4	SCI2	TEI2 (transmission end)	GENBL0.EN4	GRPBL0.IS4	—	
	5		ERI2 (receive error)	GENBL0.EN5	GRPBL0.IS5	—	
	6	SCI3	TEI3 (transmission end)	GENBL0.EN6	GRPBL0.IS6	—	
	7		ERI3 (receive error)	GENBL0.EN7	GRPBL0.IS7	—	
	8	SCI4	TEI4 (transmission end)	GENBL0.EN8	GRPBL0.IS8	—	
	9		ERI4 (receive error)	GENBL0.EN9	GRPBL0.IS9	—	
	10	SCI5	TEI5 (transmission end)	GENBL0.EN10	GRPBL0.IS10	—	
	11		ERI5 (receive error)	GENBL0.EN11	GRPBL0.IS11	—	
	12	SCI6	TEI6 (transmission end)	GENBL0.EN12	GRPBL0.IS12	—	
	13		ERI6 (receive error)	GENBL0.EN13	GRPBL0.IS13	—	
	14, 15	Reserved	—	—	—	—	
	16	SCI12	TEI12 (transmission end)	GENBL0.EN16	GRPBL0.IS16	—	
	17		ERI12 (receive error)	GENBL0.EN17	GRPBL0.IS17	—	
	18		SCIX0 (Break Field Low width detection)	GENBL0.EN18	GRPBL0.IS18	—	
	19		SCIX1 (Control Field 0 match) (Control Field 1 match) (priority interrupt bit detection)	GENBL0.EN19	GRPBL0.IS19	—	
	20		SCIX2 (bus collision detection)	GENBL0.EN20	GRPBL0.IS20	—	
	21		SCIX3 (valid edge detection)	GENBL0.EN21	GRPBL0.IS21	—	
	22, 23	Reserved	—	—	—	—	
	24	QSPI	QSPSSLI (QSSL negation)	GENBL0.EN24	GRPBL0.IS24	—	
	25	Reserved	—	—	—	—	
	26	CAC	FERRI (frequency error)	GENBL0.EN26	GRPBL0.IS26	—	
	27		MENDI (measurement end)	GENBL0.EN27	GRPBL0.IS27	—	
	28		OVFI (overflow interrupt)	GENBL0.EN28	GRPBL0.IS28	—	
	29	DOC	DOPCI (data operation circuit interrupt)	GENBL0.EN29	GRPBL0.IS29	—	
	30	PDC	PCFEI (frame end interrupt)	GENBL0.EN30	GRPBL0.IS30	—	
	31		PCERI (error interrupt)	GENBL0.EN31	GRPBL0.IS31	—	

Table 15.7 Group Interrupt Requests (2/3)

Group	No.	Interrupt Request Source	Name	GEN[B/A][E/L]m.ENj Bit	GRP[B/A][E/L]m.ISj Flag	GCR[I/B]E0.CLRj Bit	Vector No. (IRn.IR)
BL1	0 to 2	Reserved	—	—	—	—	111
	3	SDHI	CDETI (card detection interrupt)	GENBL1.EN3	GRPBL1.IS3	—	
	4		CACI (card access interrupt)	GENBL1.EN4	GRPBL1.IS4	—	
	5		SDACI (SDIO access interrupt)	GENBL1.EN5	GRPBL1.IS5	—	
	6	MMCIF	CDETIO (card detection interrupt)	GENBL1.EN6	GRPBL1.IS6	—	
	7		ERRIO (error interrupt)	GENBL1.EN7	GRPBL1.IS7	—	
	8		ACCIO (access interrupt)	GENBL1.EN8	GRPBL1.IS8	—	
	9	POE3	OEI1 (output enable interrupt 1)	GENBL1.EN9	GRPBL1.IS9	—	
	10		OEI2 (output enable interrupt 2)	GENBL1.EN10	GRPBL1.IS10	—	
	11		OEI3 (output enable interrupt 3)	GENBL1.EN11	GRPBL1.IS11	—	
	12		OEI4 (output enable interrupt 4)	GENBL1.EN12	GRPBL1.IS12	—	
	13	RIIC0	TEI0 (transmission end)	GENBL1.EN13	GRPBL1.IS13	—	
	14		EEI0 (transmission error/event generation)	GENBL1.EN14	GRPBL1.IS14	—	
	15	RIIC2	TEI2 (transmission end)	GENBL1.EN15	GRPBL1.IS15	—	
	16		EEI2 (transmission error/event generation)	GENBL1.EN16	GRPBL1.IS16	—	
	17	SSIE0	SSIF0 (status interrupt)	GENBL1.EN17	GRPBL1.IS17	—	
	18	SSIE1	SSIF1 (status interrupt)	GENBL1.EN18	GRPBL1.IS18	—	
	19	Reserved	—	—	—	—	
	20	S12AD	S12CMPAI (compare interrupt)	GENBL1.EN20	GRPBL1.IS20	—	
	21		S12CMPBI (compare interrupt)	GENBL1.EN21	GRPBL1.IS21	—	
	22	S12AD1	S12CMPAI1 (compare interrupt)	GENBL1.EN22	GRPBL1.IS22	—	
	23		S12CMPBI1 (compare interrupt)	GENBL1.EN23	GRPBL1.IS23	—	
	24 to 27	Reserved	—	—	—	—	
	28	RIIC1	TEI1 (transmission end)	GENBL1.EN28	GRPBL1.IS28	—	
	29		EEI1 (transmission error/event generation)	GENBL1.EN29	GRPBL1.IS29	—	
	30, 31	Reserved	—	—	—	—	
BL2	0 to 6	Reserved	—	—	—	—	107
	7	POEG	POEGGAI (group A interrupt)	GENBL2.EN7	GRPBL2.IS7	—	
	8		POEGGBI (group B interrupt)	GENBL2.EN8	GRPBL2.IS8	—	
	9		POEGGCI (group C interrupt)	GENBL2.EN9	GRPBL2.IS9	—	
	10		POEGGDI (group D interrupt)	GENBL2.EN10	GRPBL2.IS10	—	
	11 to 31	Reserved	—	—	—	—	

Table 15.7 Group Interrupt Requests (3/3)

Group	No.	Interrupt Request Source	Name	GEN[B/A][E/L]m.ENj Bit	GRP[B/A][E/L]m.ISj Flag	GCR[I/B]E0.CLRj Bit	Vector No. (IRn.IR)
AL0	0	SCI8	TEI8 (transmission end)	GENAL0.EN0	GRPAL0.IS0	—	112
	1		ERI8 (receive error)	GENAL0.EN1	GRPAL0.IS1	—	
	2, 3	Reserved	—	—	—	—	
	4	SCI9	TEI9 (transmission end)	GENAL0.EN4	GRPAL0.IS4	—	
	5		ERI9 (receive error)	GENAL0.EN5	GRPAL0.IS5	—	
	6, 7	Reserved	—	—	—	—	
	8	SCI10	TEI10 (transmission end)	GENAL0.EN8	GRPAL0.IS8	—	
	9		ERI10 (receive error)	GENAL0.EN9	GRPAL0.IS9	—	
	10, 11	Reserved	—	—	—	—	
	12	SCI11	TEI11 (transmission end)	GENAL0.EN12	GRPAL0.IS12	—	
	13		ERI11 (receive error)	GENAL0.EN13	GRPAL0.IS13	—	
	14, 15	Reserved	—	—	—	—	
	16	RSPI0	SPII0 (idle interrupt)	GENAL0.EN16	GRPAL0.IS16	—	
	17		SPEI0 (error interrupt)	GENAL0.EN17	GRPAL0.IS17	—	
	18	RSPI1	SPII1 (idle interrupt)	GENAL0.EN18	GRPAL0.IS18	—	
	19		SPEI1 (error interrupt)	GENAL0.EN19	GRPAL0.IS19	—	
	20	RSPI2	SPII2 (idle interrupt)	GENAL0.EN20	GRPAL0.IS20	—	
	21		SPEI2 (error interrupt)	GENAL0.EN21	GRPAL0.IS21	—	
	22	SCI7	TEI7 (transmission end)	GENAL0.EN22	GRPAL0.IS22	—	
	23		ERI7 (receive error)	GENAL0.EN23	GRPAL0.IS23	—	
	24 to 31	Reserved	—	—	—	—	
AL1	0 to 3	Reserved	—	—	—	—	113
	4	EDMAC0	EINT0 (status interrupt)	GENAL1.EN4	GRPAL1.IS4	—	
	5 to 7	Reserved	—	—	—	—	
	8	GLCDC	VPOS (line detection)	GENAL1.EN8	GRPAL1.IS8	—	
	9		GR1UF (graphic 1 underflow detection)	GENAL1.EN9	GRPAL1.IS9	—	
	10		GR2UF (graphic 2 underflow detection)	GENAL1.EN10	GRPAL1.IS10	—	
	11	DRW2D	DRW_IRQ (combined interrupt)	GENAL1.EN11	GRPAL1.IS11	—	
	12 to 31	Reserved	—	—	—	—	

15.4.5 Software Configurable Interrupts

An interrupt source assigned to each interrupt vector number from 128 to 255 can be selected from multiple sources. They are divided into software configurable interrupt B and software configurable interrupt A depending on the peripheral operating clock. Figure 15.4 shows the software configurable interrupt configuration.




Figure 15.4 Software Configurable Interrupt Configuration

15.4.5.1 Software Configurable Interrupt B

For interrupt sources assigned to software configurable interrupts, interrupt sources of peripherals that operates in synchronization with PCLKB can be assigned to interrupt number from 128 to 207. The abbreviation for software configurable interrupt B is PERIB. Interrupt names are indicated by INTB128 to INTB207.
Refer to Table 15.3, Interrupt Sources for Software Configurable Interrupt B for interrupt sources that can be assigned to software configurable interrupt B.

15.4.5.2 Software Configurable Interrupt A

For interrupt sources assigned to software configurable interrupts, interrupt sources of peripherals that operates in synchronization with PCLKA can be assigned to interrupt number from 208 to 255. The abbreviation for software configurable interrupt A is PERIA. Interrupt names are indicated by INTA208 to INTA255.
Refer to Table 15.4, Interrupt Sources for Software Configurable Interrupt A for interrupt sources that can be assigned for software configurable interrupt A.

15.4.5.3 EXDMAC Start Trigger by Software Configurable Interrupts

Some interrupt sources assigned to software configurable interrupt B and software configurable interrupt A can be used as a trigger for EXDMAC0 or EXDMAC1.
To use an interrupt source as the EXDMAC0 trigger, assign the interrupt source to interrupt vector number 144 (INTB144) or 208 (INTA208). To use an interrupt source as the EXDMAC1 trigger, assign the interrupt source to interrupt vector number 145 (INTB145) or 209 (INTA209).
Only the TPU1.TGI1A interrupt of software configurable interrupt B and the MTU1.TGIA1 interrupt of software configurable interrupt A can be used as the EXDMAC trigger.
Triggers for EXDMAC0 and EXDMAC1 can be selected by setting bits SELEXDR.SELEXD0 and SELEXD1, respectively. Table 15.8 lists correspondences between the SELEXDR register settings and interrupt sources to start the EXDMAC.

Table 15.8 EXDMAC Start Triggers by Software Configurable Interrupts

SELEXDR Register	Bit Value	Interrupt Vector Number	Interrupt Request
SELEXD0 bit (EXDMAC0)	0	144 (INTB144)	TPU1.TGI1A (input capture/compare match)
	1	208 (INTA208)	MTU1.TGIA1 (input capture/compare match)
SELEXD1 bit (EXDMAC1)	0	145 (INTB145)	TPU1.TGI1A (input capture/compare match)
	1	209 (INTA209)	MTU1.TGIA1 (input capture/compare match)

15.4.6 Non-Maskable Interrupts


Non-maskable interrupts include the NMI pin interrupt, oscillation stop detection interrupt, WDT underflow/refresh error interrupt, IWDT underflow/refresh error interrupt, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, RAM error interrupt, and double-precision floating-point exception.
Non-maskable interrupts have the highest priority in all interrupts, including the fast interrupt, so are accepted regardless of the settings of the PSW.I bit (interrupt enable) and IPL[3:0] bits (processor interrupt priority level) in the CPU.
The NMISR register can be used to confirm whether a non-maskable interrupt is generated.
Only the CPU can be selected as the interrupt request destination of non-maskable interrupt. The DTC and DMAC cannot be selected.

15.5 Interrupt Detection

Level detection or edge detection can be used for detecting an interrupt request.
For interrupt requests from the peripherals, edge detection or level detection is fixed for each interrupt source. For interrupt requests of the external pin interrupt, edge detection or level detection can be selected with the IRQCRi.IRQMD[1:0] bits (i = 0 to 15).
Refer to Table 15.5, Interrupt Vector Table for the method to detect each interrupt request.
For group interrupts, interrupt sources are grouped depending on the method to detect interrupt requests.
Interrupt requests by interrupt sources assigned to groups IE0 and BE0 are detected by edge detection. Interrupt requests by interrupt sources assigned to groups BL0, BL1, BL2, AL0, and AL1 are detected by level detection. Note that group interrupts (GROUPIE0, GROUPBE0, GROUPBL0, GROUPBL1, GROUPBL2, GROUPAL0, GROUPAL1) are detected by level detection.
Refer to section 15.4.4, Group Interrupts for group interrupts. Refer to section 15.5.3, Group Interrupts Using Edge Detection and section 15.5.4, Group Interrupts Using Level Detection for interrupt requests of group interrupts.

15.5.1 Edge Detection

Figure 15.5 shows the operation of the IRn.IR flag at edge detection (n = 023 to 255).
The IRn.IR flag becomes 1 when the rising edge of the interrupt request signal is detected. Then, the IRn.IR flag does not become 0 by disabling the interrupt request of the peripheral module. When the CPU accepts the interrupt request or the DTC/DMAC accepts the transfer request, the IRn.IR flag automatically becomes 0. It is not required to set the IRn.IR flag to 0 by software. Refer to Table 15.9, Operations When Starting the DTC/DMAC for details on clearing the IRn.IR flag by DTC/DMAC.
For the external pin interrupts of interrupt vector number 64 to 79 and interrupt sources of interrupt vector number 88 to 95, the timing when the IRn.IR flag becomes 1 after an interrupt signal occurs is different from the other interrupts. For the external pin interrupts, the timing is delayed for internal delay plus two cycles of PCLKB after a signal is input to the IRQ pin (i = 0 to 15). For interrupts of interrupt vector number 88 to 95, the timing is delayed for two cycles of PCLKB.



Note 1. A CPU interrupt request, DTC transfer request, or DMA transfer request is generated. Refer to section 15.7.3.1, Interrupt Request Destination Setting Procedure.
Note 2. For a CPU interrupt request, the IRn.IR flag becomes 0 when the CPU accepts an interrupt request. For the timing for a DTC transfer request or DMA transfer request, refer to Table 15.9, Operations When Starting the DTC/DMAC.

Figure 15.5 IRn.IR Flag Operation for Interrupts Detected by Edge Detection

(1) Detecting Consecutive Interrupt Request Signals

When interrupt request signals occur every cycle, the latter interrupt signal cannot be detected. To accept consecutive interrupt request signals, the interval of at least two cycles of the system clock or peripheral module clock, whichever is lower, is required between interrupt signals. Figure 15.6 shows the interval for accepting consecutive interrupt request signals.




Figure 15.6 Accepting Consecutive Interrupt Signals (when the system clock frequency is lower than the peripheral clock frequency)

When an interrupt request is generated again while the IRn.IR flag is 1, the interrupt request is ignored (n = 023 to 255). However, for transmit interrupt requests, receive interrupt requests, and buffer access interrupt requests of the SCI, RIIC, RSPI, QSPI, SSIE, SDHI, MMCIF, and PDC, when an interrupt request occurs while the IRn.IR flag is 1, the interrupt request is retained in the module. After the IRn.IR flag becomes 0, the IRn.IR flag is set to 1 again by the retained request. Refer to the descriptions for interrupts in each chapter of peripheral modules for details.
Figure 15.7 shows the timing when the IRn.IR flag is set again.




Figure 15.7 Timing to Set the IRn.IR Flag Again

(2) Relation between the IRn.IR flag and Interrupt Request Enable Bits

After the IRn.IR flag becomes 1, the IRn.IR flag does not become 0 even when an interrupt request enable bit in the corresponding peripheral module is set to 0.




Figure 15.8 Relation Between Disabling the Interrupt Request and the IRn.IR Flag

15.5.2 Level Detection

Figure 15.9 shows operation of the interrupt request signal and the IRn.IR flag for level detection (n = 016 to 124). The IRn.IR flag is 1 while the interrupt request signal is 1. To set the IRn.IR flag to 0, set the corresponding interrupt request signal of the peripheral module to 0. Set the corresponding interrupt status flag of the peripheral module to 0 and wait for the time until the value is reflected in the IRn.IR flag before exiting the interrupt handler. Refer to (2) Notes on Writing to I/O Registers in section 5, I/O Registers for details on waiting for the reflection.




Figure 15.9 IRn.IR Flag Operation for Level Detection

Figure 15.10 shows an example of the procedure to handle interrupts for level detection.




Figure 15.10 Example of Level Detection Interrupt Handling Procedure (N indicates the number of status flags)

15.5.3 Group Interrupts Using Edge Detection

Groups IE0 and BE0 of group interrupts include interrupt sources that are detected by edge detection.
While the IR017.IR flag corresponding to the GROUPIE0 interrupt and the IR106.IR flag corresponding to the GROUPBE0 interrupt become 1 under the same conditions as edge detection, the IR017.IR and IR106.IR flags become 0 under the same conditions as level detection.
When the rising edge of an interrupt request signal is detected while the corresponding GENIE0/GENBE0.ENj bit is 1, both the GRPIE0/GRPBE0.ISj flag and IR017/IR106.IR flag become 1 (j = 0 to 31). Then, GRPIE0/GRPBE0.ISj flag and IR017/IR106.IR flag do not become 0 by disabling the interrupt request of the peripheral module or setting the GENIE0/GENBE0.ENj bit to 0.
When the GCRIE0/GCRBE0.CLRj bit is set to 1, the GRPIE0/GRPBE0.ISj flag becomes 0, and consequently the IR017/IR106.IR flag becomes 0.
Figure 15.11 and Figure 15.12 show operation examples of group interrupts using edge detection. Figure 15.13 shows an example of operation when interrupt requests are generated by multiple interrupt sources in the same group.




Figure 15.11 Example of Interrupt Request for Group Interrupt Using Edge Detection (Group IE0)




Figure 15.12 Example of Interrupt Request for Group Interrupt Using Edge Detection (Group BE0)




Figure 15.13 Example of Operation When Multiple Edge Detection Interrupt Requests Are Generated in the Same Group (Group BE0)

Figure 15.14 and Figure 15.15 show examples of the procedure to handle group interrupts using edge detection.




Figure 15.14 Example of Procedure to Handle Group Interrupts Using Edge Detection (Group IE0)




Figure 15.15 Example of Procedure to Handle Group Interrupts Using Edge Detection (Group BE0)

15.5.4 Group Interrupts Using Level Detection

Groups BL0/BL1/BL2 and AL0/AL1 of group interrupts includes interrupt sources that are detected by level detection. The IRn.IR flag corresponding to the GROUPBL0/GROUPBL1/GROUPBL2 and GROUPAL0/GROUPAL1 interrupts changes under the same conditions as level detection (n = 107, 110 to 113).

When an interrupt signal becomes 1 while the corresponding GENBL0/GENBL1/GENBL2.ENj bit or GENAL0/GENAL1.ENj bit is 1, the GRPBL0/GRPBL1/GRPBL2.ISj flag or GRPAL0/GRPAL1.ISj flag and the IRn.IR flag become 1 (j = 0 to 31). Then, the GRPBL0/GRPBL1/GRPBL2.ISj flag or GRPAL0/GRPAL1.ISj flag and IRn.IR flag becomes 0 when the corresponding interrupt request signal becomes 0. Also, when the GENBL0/GENBL1/GENBL2.ENj bit or GENAL0/GENAL1.ENj bit is set to 0, the corresponding GRPBL0/GRPBL1/GRPBL2.ISj flag or GRPAL0/GRPAL1.ISj flag and IRn.IR flag become 0.

Figure 15.16 shows an operation example of group interrupts using edge detection. Figure 15.17 shows an example of operation when interrupt requests are generated by multiple interrupt sources in the same group.




Figure 15.16 Operation Example of Group Interrupt Using Level Detection (m = BL0, BL1, BL2, AL0, AL1)




Figure 15.17 Operation Example When Multiple Interrupt Requests are Generated in the Same Group (m = BL0, BL1, BL2, AL0, AL1)

Figure 15.18 shows the procedure to handle group interrupts for level detection.




Figure 15.18 Example of Group Interrupt Handling Procedure for Level Detection (m = BL0, BL1, BL2, AL0, AL1)

15.5.5 Software Configurable Interrupts

Interrupt sources and interrupt requests for software configurable interrupts are detected by edge detection.
Figure 15.19 shows an operation example of the interrupt request and interrupt status flag for software configurable interrupts.




Figure 15.19 Operation Example of the Interrupt Request and Interrupt Status Flag for Software Configurable Interrupts

15.6 Determining Priority of Interrupt Requests

The ICU determines the priority for each interrupt request destination. The priority for each interrupt request destination is determined as follows.

(1) Determining Priority when the CPU is the Interrupt Request Destination

A source selected for the fast interrupt has the highest priority. Next to the fast interrupt, the priority is determined by the IPRr.IPR[3:0] bit value, and an interrupt source with a larger value has priority (r = 000 to 255). If multiple sources has the same IPRr.IPR[3:0] bit value, the priority is determined by the interrupt vector number, and the source with the smaller number has priority.

(2) Determining Priority when the DTC is the Interrupt Request Destination

The IPRr.IPR[3:0] bits have no effect (r = 000 to 255). The priority is determined by only the interrupt vector number, and an interrupt source with a smaller number has priority.

(3) Determining Priority when the DMAC is the Interrupt Request Destination

The IPRr.IPR[3:0] bits have no effect. The priority is determined by the DMAC channel number. Refer to section 18, DMA Controller (DMACAa) for details on the DMAC channel priority.

15.7 Interrupt Setting Procedure

15.7.1 Enabling Interrupt Requests

The following describes the procedure to enable interrupt requests.

(1) Set the interrupt request enable bit of the peripheral modules to enable output of the interrupt request.
(2) For group interrupts, set the corresponding ENj bit in the group interrupt request enable register to 1 to enable output of the interrupt request to the ISj flag in the group interrupt request register (j = 0 to 31).
(3) Set the corresponding IERm.IENj bit to 1 to enable output of the interrupt request to the interrupt request destination (j = 0 to 7; m = 02h to 1Fh).

After the above procedure is completed, when a peripheral interrupt occurs, the IRn.IR flag corresponding to the interrupt source becomes 1 (n = 016 to 255).
For group interrupts, the ISj flag in the group interrupt request register becomes 1, the IRn.IR flag corresponding to the group becomes 1, and an interrupt request is output to the interrupt request destination.
When the IERm.IENj bit is 0, the interrupt request corresponding to the interrupt source is not output to the interrupt request destination.

15.7.2 Disabling Interrupt Requests

The following describes the procedure to disable interrupt requests.

(1) Set the corresponding IERm.IENj bit to 0 (j = 0 to 7; m = 02h to 1Fh).
(2) For group interrupts, set the corresponding ENj bit in the group interrupt request enable register to 0 to disable output of the interrupt request to the ISj flag in the group interrupt request register (j = 0 to 31).
(3) Set the interrupt request enable bit of the peripheral modules to disable output of the interrupt request. Read the register that has been set to confirm that the value is reflected.
(4) As needed, read the IRn.IR flag or set the IR flag to 0.*1
For group interrupts, confirm that the ISj flag in the group interrupt request register is 0 or set the ISj flag to 0.

Note 1. When disabling the transmit interrupt request, receive interrupt request, or buffer access interrupt requests of the SCI, RIIC, RSPI, QSPI, SSIE, SDHI, MMCIF, or PDC, set the IRn.IR flag to 0 according to the above procedure. Refer to the description of interrupts in the corresponding section of peripheral modules for details.

15.7.3 Selecting Interrupt Request Destination

15.7.3.1 Interrupt Request Destination Setting Procedure

The destination of an interrupt request can be selected from the CPU, DTC, or DMAC for each interrupt source. Destinations that can be selected differ depending on the interrupt source. Refer to Table 15.5, Interrupt Vector Table for details on the destinations. Do not select a destination that is not indicated as "✓" in Table 15.5.
When set the external pin interrupt as the DTC or DMAC trigger, set the IRQCRi.IRQMD[1:0] bits to select edge detection (i = 0 to 15).
The following describes the procedure to select a destination of an interrupt request.

(1) Setting Interrupt Sources as the DMAC trigger

Perform the following settings while the IERm.IENj bit is 0 of the interrupt source that is selected as the DMAC trigger (j = 0 to 7; m = 02h to 1Fh).

(1) Set the interrupt vector number of the interrupt source used as the DMAC trigger in the DMRSRm register corresponding to the DMAC channel (m = DMAC channel number).*1
(2) Set the DMTMD.DCTG[1:0] bits corresponding to the DMAC channel to 01b in order to select the peripheral interrupt or external pin interrupt as the DMAC trigger.
(3) Set the DMCNT.DTE bit corresponding to the DMAC channel to 1.

After the above settings are completed, set the corresponding IERm.IENj bit to 1.
Also, set the DMAST.DMST bit to 1 before or after the above settings.
Refer to section 18.3.7, Activating the DMAC in section 18, DMA Controller (DMACAa) for the procedure to set the DMAC.

(2) Setting Interrupt Sources as the DTC trigger

Perform the following setting while the IERm.IENj bit of the interrupt source that is selected as the DTC trigger is 0.

(1) Set the DTCERn.DTCE bit corresponding to the interrupt vector number n used for the DTC trigger to 1 (n = 026 to 255).*1

After the above setting is completed, set the IERm.IENj bit to 1.
Also set the DTCST.DTCST bit to 1 before or after the above settings.
Refer to section 20.5, DTC Setting Procedure in section 20, Data Transfer Controller (DTCb) for the procedure to set the DTC.

Note 1. Do not set the same interrupt source as DTC and DMAC triggers. Also, do not set the same interrupt source as triggers of multiple DMAC channels.

(3) Setting Interrupt Sources for the CPU

When an interrupt source is not selected as the DTC or DMAC trigger, the interrupt request is output to the CPU.
Set the IERm.IENj bit to 1 while the interrupt source is not selected as a DTC or DMAC trigger.

15.7.3.2 Operations When the DTC/DMAC Selected

Table 15.9 lists operations when the DTC or DMAC is set as an interrupt request destination.

Table 15.9 Operations When Starting the DTC/DMAC

Interrupt Request Destination	DISEL *1	Number of Remaining Transfers	Operation per Request	IR Flag Clear Timing *2	Interrupt Request Destination after Transfer
DTC *3	1	≠ 0	DTC transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	DTC
		= 0	DTC transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	CPU (DTCERn.DTCE bit becomes 0)
	0	≠ 0	DTC transfer	Cleared when the DTC starts data transfer.	DTC
		= 0	DTC transfer → CPU interrupt *4	Cleared when the CPU accepts an interrupt request. *4	CPU (DTCERn.DTCE bit becomes 0)
DMAC	1	≠ 0	DMA transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	DMAC
		= 0	DMA transfer → CPU interrupt	Cleared when the CPU accepts an interrupt request.	CPU (DMACm.DMCNT.DTE bit becomes 0)
	0	≠ 0	DMA transfer	Cleared when the DMAC starts data transfer.	DMAC
		= 0	DMA transfer *4	Cleared when the DMAC starts data transfer. *4	CPU (DMACm.DMCNT.DTE bit becomes 0)

Note 1. For the DTC, set the DTC.MRB.DISEL bit; For the DMAC, set the DMACm.DMCSL.DISEL bit.
Note 2. When the IRn.IR flag is 1, an interrupt request (DTC or DMA transfer request) that is generated again is ignored.
Note 3. For chain transfer, the DTC transfer continues until the chain transfer ends. After chain transfer ends, whether a CPU interrupt occurs, the IRn.IR flag clear timing, and the interrupt request destination differ depending on the DISEL bit value the number of remaining transfers. For the chain transfer, refer to Table 20.4, Chain Transfer Conditions in section 20, Data Transfer Controller (DTCb).
Note 4. When the DISEL bit is 0 and the number of remaining transfers is 0, operations in the DTC and DMAC are different.

15.7.3.3 Changing the Interrupt Request Destination

Set the IERm.IENj bit to 0 before changing the interrupt request destination (j = 0 to 7; m = 02h to 1Fh).

(1) When the current interrupt request destination is the DMAC

To change interrupt request destinations or change the DMAC trigger to another interrupt source while the DMA transfer is not completed (DMCNT.DTE bit is not cleared) after the procedure described in (1) Setting Interrupt Sources as the DMAC trigger of section 15.7.3.1, Interrupt Request Destination Setting Procedure, follow the procedure below.

(1) Set the IERm.IENj bit of both the current and new triggers to 0.
(2) Check the DMAC transfer status. If transfer is not completed, wait until the completion of transfer.
(3) Perform the procedure described in 15.7.3.1 Interrupt Request Destination Setting Procedure.

(2) When the current interrupt request destination is the DTC

To change interrupt request destinations or change the DTC transfer information while the DTC transfer is not completed (the DTCERn.DTCE bit is not cleared) after the procedure described in (2) Setting Interrupt Sources as the DTC trigger of section 15.7.3.1, Interrupt Request Destination Setting Procedure, follow the procedure below (n = 026 to 255).

(1) Set the IERm.IENj bit of both the current and new triggers to 0 (j = 0 to 7; m = 02h to 1Fh).
(2) Check the DTC transfer status. If transfer is not completed, wait until the completion of transfer.
(3) Perform the procedure described in 15.7.3.1 Interrupt Request Destination Setting Procedure.

15.7.4 Setting the External Pin Interrupt

The following describes the procedure to use the external pin interrupt.

(1) Set the IERm.IENj bit corresponding to the IRQi pin to 0 (interrupt request is disabled) (i = 0 to 15; j = 0 to 7; m = 02h to 1Fh).
(2) Set the IRQFLTE0.FLTENi or IRQFLTE1.FLTENi bit to 0 (digital filter is disabled).
(3) Set the IRQFLTC0.FCLKSELi[1:0] or IRQFLTC1.FCLKSELi[1:0] bits to select the sampling clock of the digital filter.
(4) Set the I/O port and confirm the setting.
(5) Set the IRQCRi.IRQMD[1:0] bits to select the detection method.
(6) When edge detection is selected, set the corresponding IRn.IR flag to 0 (n = 016 to 255).
(7) Set the IRQFLTE0.FLTENi or IRQFLTE1.FLTENi bit to 1 (digital filter is enabled).
(8) To select the DTC as the interrupt request destination, set the DTCERn.DTCE bit. To select the DMAC as the interrupt request destination, set the DMRSRm register. When neither the DTCERn.DTCE bit nor the DMRSRm register is set, the interrupt request is sent to the CPU (m = DMAC channel number; n = 026 to 255).
(9) Set the corresponding IERm.IENj bit to 1 (interrupt request is enabled).

15.7.5 Setting Non-Maskable Interrupts

After reset, non-maskable interrupts are disabled. To use non-maskable interrupts, follow the procedure below.

(1) Set the stack pointer (SP).
(2) When using the NMI pin, set the NMIFLTE.NFLTEN bit to 0 (digital filter is disabled).
(3) When using the NMI pin, set the NMIFLTC.NFCLKSEL[1:0] bits to select the sampling clock of the digital filter.
(4) When using the NMI pin, set the NMICR.NMIMD bit to select the edge for detection.
(5) When using the NMI pin, write 1 to the NMICLR.NMICLR bit to set the NMISR.NMIST flag to 0.
(6) When using the NMI pin, set the NMIFLTE.NFLTEN bit to 1 (digital filter is enabled).
(7) To enable generation of the non-maskable interrupt, set the bit in the NMIER register corresponding to the used interrupt source to 1.

Once a bit in the NMIER register is set to 1 (enabled), the bit cannot be rewritten so it cannot be set to 0 (disabled). To disable a non-maskable interrupt that has been enabled, reset the MCU.
Refer to section 14, Exception Handling for details on the flow of non-maskable interrupt handling.
Excluding the EXNMIST flag, each flag in the NMISR register becomes 0 by writing 1 to the corresponding bit in the NMICLR register. To set the EXNMIST flag to 0, set each flag in the EXNMISR register that has become 1 to 0.
Confirm that all flags in the NMISR register are 0 before exiting the interrupt handler of non-maskable interrupts.
Non-maskable interrupts, excluding the NMI pin interrupt, can be used as a maskable interrupt. When using as a maskable interrupt, do not change the NMIER and EXNMIER register values from the value after reset. In addition, set the LVD1CR1.LVD1IRQSEL bit and LVD2CR1.LVD2IRQSEL bit to 1 when using voltage monitoring 1 interrupt and voltage monitoring 2 interrupt as a maskable interrupt.

15.7.6 Digital Filter

Noise included in signals input to pins IRQi and NMI can be reduced by enabling the digital filter (i = 0 to 15).
The digital filter samples signals input to pins using the sampling clock (PCLKB, PCLKB/8, PCLKB/32, PCLKB/64) for the digital filter, and passes the input signal only when three consecutive sampled signals are the same level.
When using the digital filter for the IRQi pin, refer to section 15.7.4, Setting the External Pin Interrupt to set the associated registers. When using the digital filter for the NMI pin, refer to section 15.7.5, Setting Non-Maskable Interrupts to set the associated registers.
When the external pin interrupt or the NMI pin interrupt is used as a source to exit software standby mode, the digital filter cannot be used. Set the IRQFLTE0.FLTENi bit, IRQFLTE1.FLTENi bit or NMIFLTE.NFLTEN bit to 0 before entering software standby mode. To enable the digital filter again, set the IRQFLTE0.FLTENi bit, IRQFLTE1.FLTENi bit, or NMIFLTE.NFLTEN bit to 1.
Figure 15.20 shows an example of digital filter operation.




Figure 15.20 Digital Filter Operation Example (when the IRQCRi.IRQMD[1:0] bits are 00b (low level))

15.7.7 Setting Software Configurable Interrupts

The following describes the procedure to assign interrupt sources to software configurable interrupts.

(1) Set the IERm.IENj bit to 0 (j = 0 to 7; m = 02h to 1Fh). This setting is not required when the value does not change from the value after reset.
(2) For software configurable interrupt B, set the interrupt source number in registers SLIBXRn (n = 128 to 143) and SLIBRn (n = 144 to 207). Refer to Table 15.3, Interrupt Sources for Software Configurable Interrupt B for details on interrupt source numbers that are assigned to software configurable interrupt B.
(3) For software configurable interrupt A, set the interrupt source number in the SLIARn (n = 208 to 255) register. Refer to Table 15.4, Interrupt Sources for Software Configurable Interrupt A for details on interrupt source numbers that are assigned to software configurable interrupt A.
(4) When starting the EXDMAC by a software configurable interrupt, set each bit in the SELEXDR register.
(5) Set the SLIPRCR.WPRC bit to 1.
(6) Confirm that the SLIPRCR.WPRC bit is 1.
(7) Select the interrupt request destination from the CPU, DTC, or DMAC. Refer to section 15.7.3.1, Interrupt Request Destination Setting Procedure for details on the setting procedure.
(8) Write 0 to the IRn.IR flag only when edge detection is selected (n = 128 to 255).
(9) Set the IERm.IENj bit to 1.

15.7.7.1 Polling for Software Configurable Interrupts

When polling an interrupt request by reading the PIBRk.PIRj (k = 0h to Bh) or PIARk.PIRj (k = 0h to Ah, Ch), follow the procedure below (j = 0 to 7).

(1) Set the peripheral interrupt used.
(2) Clear the PIBRk.PIRj or PIARk.PIRj flag for polling by writing 1 to the flag.*1
(3) Enable output of the peripheral interrupt request.
(4) As needed, read the PIBRk.PIRj or PIARk.PIRj flag to check the value.
(5) When clearing the PIBRk.PIRj or PIARk.PIRj flag, write 1 to the targeted flag.*1
(6) As needed, repeat step (4) and (5).

Note 1. Do not use bit manipulation instructions. Multiple status flags may be cleared if a bit manipulation instruction is used. To clear a flag, write the PIBRk or PIARk register in 8-bit units as follows: set the flag that is cleared to 1 and set the other flags to 0.

15.8 Multiple Interrupt

To enable another interrupt while processing an interrupt (multiple interrupt), set the PSW.I bit to 1 (interrupt enabled) in the interrupt handler of an accepted interrupt.
The PSW.IPL[3:0] bits in the interrupt handler are the same value as the priority level of the accepted interrupt request. In this case, when an interrupt request with the higher priority level than the PSW.IPL[3:0] bit value is generated, the interrupt request is accepted.
The PSW.I bit can be rewritten only in supervisor mode. Since the PSW.PM bit becomes 0 (supervisor mode is selected) when an interrupt is accepted, the PSW.I bit can be rewritten in the interrupt handler.

15.9 Fast interrupt

The fast interrupt is an interrupt that the CPU can respond to fast. Only one interrupt source can be assigned to the fast interrupt.
The priority level of the fast interrupt is 15 (highest) regardless of the IPRr.IPR[3:0] bit setting (r = 000 to 255). Also, the fast interrupt has higher priority than the other interrupt sources of which the priority level is 15. Note that the fast interrupt cannot be accepted when the PSW.IPL[3:0] bits are 1111b (priority level 15).
To assign an interrupt source to the fast interrupt, set the FIR.FVCT[7:0] bits to select the vector number of the interrupt source, and set the FIR.FIEN bit to 1 (fast interrupt is enabled).
The fast interrupt is enabled only when the CPU is selected as the interrupt request destination. When the DTC or DMAC is selected as the destination, the fast interrupt is disabled.
Refer to section 2, CPU and section 14, Exception Handling for details on the fast interrupt.

15.10 Exiting Low Power Consumption State

Interrupts can be used for exiting sleep mode, all-module clock stop mode, and software standby mode.
Refer to section 11, Low Power Consumption for details. This section describes the procedure to set an interrupt source for exiting each low power consumption mode.
Refer to section 11.6.4, Deep Software Standby Mode for details on exiting deep software standby mode.

15.10.1 Exiting Sleep Mode

Non-maskable interrupts and all interrupt sources can be used for exiting sleep mode. The following conditions must be satisfied.

(1) Non-maskable interrupt

- Generation of the interrupt that is used for exiting is enabled in the NMIER register.

(2) Interrupts

- The CPU is selected as the interrupt request destination.
- The interrupt request is enabled by the IERm.IENj bit (j = 0 to 7; m = 02h to 1Fh).
- The priority level is higher than the PSW.IPL[3:0] bit value in the CPU.
- For group interrupts, the interrupt request is enabled by the corresponding ENj bit in the group interrupt request enable register (GENIE0, GENBE0, GENBL0, GENBL1, GENBL2, GENAL0, GENAL1) (j = 0 to 31).

15.10.2 Exiting All-Module Clock Stop Mode

Non-maskable interrupts and interrupt sources that have a "✓" in the Exit from ACS column in Table 15.5, Interrupt Vector Table can be used for exiting all-module clock stop mode. The conditions below must be satisfied.

(1) Non-maskable interrupt

- Generation of the interrupt that is used for exiting is enabled in the NMIER register.

(2) Interrupts

- The interrupt source can be used for exiting all-module clock stop mode.
- The CPU is selected as the interrupt request destination.
- The interrupt request is enabled by the IERm.IENj bit (j = 0 to 7; m = 02h to 1Fh).
- The priority level is higher than the PSW.IPL[3:0] bit value in the CPU.

15.10.3 Exiting Software Standby Mode

Non-maskable interrupts and interrupt sources that have a "✓" in the Exit from SSBY column in Table 15.5, Interrupt Vector Table can be used for exiting all-module clock stop mode. The conditions below must be satisfied.

(1) Non-maskable interrupt

- Generation of the interrupt that is used for exiting is enabled in the NMIER register.
- When using the NMI pin interrupt, the digital filter is disabled.

(2) Interrupts

- The interrupt source can be used for exiting software standby mode.
- The CPU is selected as the interrupt request destination.
- The interrupt request is enabled by the IERm.IENj bit (j = 0 to 7; m = 02h to 1Fh).
- The priority level is higher than the PSW.IPL[3:0] bit value in the CPU.
  When using the fast interrupt, set not only the FIR register but also the corresponding IPRr.IPR[3:0] bits (r = 000 to 255). Set the IPRr.IPR[3:0] bits to a higher level than the PSW.IPL[3:0] bit value in the CPU.
- When using the external pin interrupt, the digital filter of the IRQi pin used is disabled.

Refer to section 15.7.6, Digital Filter for details on the procedure to set the digital filter.

15.11 Usage Notes

15.11.1 Notes on the WAIT instruction When Using the Non-Maskable Interrupt

Confirm that all status flags in the NMISR register are 0 before executing the WAIT instruction.

15.11.2 Software Configurable Interrupts in All-Module Clock Stop Mode

When using an interrupt source assigned to a software configurable interrupt for exiting all-module clock stop mode, assign the interrupt source to software configurable interrupt B (INTB146 to INTB157) of interrupt vector numbers 146 to 157.

15.11.3 Interrupt Requests in Software Standby Mode

When an interrupt request occurs in software standby mode but the interrupt source is not set as a source for exiting software standby mode, the request is held in the ICU. The request is handled after exiting by another interrupt source. Note that the interrupt request for the external pin interrupt is not held.

16. Buses

16.1 Overview

Table 16.1 lists the bus specifications, Figure 16.1 shows the bus configuration, and Table 16.2 lists the addresses assigned for each bus.

Table 16.1 Bus Specifications

Bus Type		Description
CPU bus	Instruction bus	• Connected to the CPU (for instructions) • Connected to on-chip memory (RAM, expansion RAM, ECCRAM, code flash memory) • Operates in synchronization with the system clock (ICLK)
	Operand bus	• Connected to the CPU (for operands) • Connected to on-chip memory (RAM, expansion RAM, ECCRAM, code flash memory) • Operates in synchronization with the system clock (ICLK)
Memory bus	Memory bus 1	• Connected to RAM
	Memory bus 2	• Connected to code flash memory
	Memory bus 3	• Connected to expansion RAM and ECCRAM
Internal main bus	Internal main bus 1	• Connected to the CPU • Operates in synchronization with the system clock (ICLK)
	Internal main bus 2	• Connected to the DMAC, DTC, and extended bus master • Connected to on-chip memory (RAM, expansion RAM, ECCRAM, code flash memory) • Operates in synchronization with the system clock (ICLK)
Internal peripheral bus	Internal peripheral bus 1	• Connected to peripheral modules (DTC, DMAC, EXDMAC, interrupt controller, and bus error monitoring section) • Operates in synchronization with the system clock (ICLK) (EDMAC operates in synchronization with the BCLK)
	Internal peripheral bus 2	• Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3 to 5) • Operates in synchronization with the peripheral-module clock (PCLKB)
	Internal peripheral bus 3	• Connected to peripheral modules (USB, PDC, and standby RAM) • Operates in synchronization with the peripheral-module clock (PCLKB)
	Internal peripheral bus 4	• Connected to peripheral modules (EDMAC, ETHERC, PMGI, GPTW, MTU, SCIi, RSPI) • Operates in synchronization with the peripheral-module clock (PCLKA)
	Internal peripheral bus 5	• Connected to peripheral modules (GLCDC, DRW2D) • Operates in synchronization with the peripheral-module clock (PCLKA)
	Internal peripheral bus 6	• Connected to code flash (in P/E) and data flash memory • Operates in synchronization with the FlashIF clock (FCLK)
External bus	CS area	• Connected to the external devices • Operates in synchronization with the external-bus clock (BCLK)
	SDRAM area	• Connected to the SDRAM • Operates in synchronization with the SDRAM clock (SDCLK)

P/E: Programming/Erasure

BCLK (external-bus clock): 120 MHz (max.) The CSC (CS area controller) and the EXDMAC operate in synchronization with the BCLK.

SDCLK (SDRAM clock): 80 MHz (max.) The SDRAMC (SDRAM area controller) operates in synchronization with the SDCLK.

BCLK pin output: The frequency is the same as the BCLK as default. 1/2 BCLK can be supplied by setting the BCLK pin output select bit (BCKCR.BCLKDIV) in the external bus clock control register. For details, refer to section 9, Clock Generation Circuit.

Note: The BCLK and the SDCLK should be operated with the same frequency when the SDRAM is in use.




Figure 16.1 Bus Configuration

Table 16.2 Addresses Assigned for Each Bus

	Bus		Area	
Address	**On-Chip ROM Enabled**	**On-Chip ROM Disabled**	**On-Chip ROM Enabled**	**On-Chip ROM Disabled**
0000 0000h to 0007 FFFFh	Memory bus 1		RAM	
0008 0000h to 0008 7FFFh	Internal peripheral bus 1		Peripheral I/O registers	
0008 8000h to 0009 FFFFh	Internal peripheral bus 2			
000A 0000h to 000B FFFFh	Internal peripheral bus 3			
000C 0000h to 000D FFFFh	Internal peripheral bus 4			
000E 0000h to 000F FFFFh	Internal peripheral bus 5			
0010 0000h to 007F FFFFh	Internal peripheral bus 6	Reserved area	Code flash memory (for programming/erasure), data flash memory	Reserved area
0080 0000h to 0087 FFFFh	Memory bus 3		Expansion RAM	
0088 0000h to 00FF 7FFFh			Reserved area	
00FF 8000h to 00FF FFFFh			ECCRAM	
0100 0000h to 07FF FFFFh	External bus		External address space (CS1 to CS7)	
0800 0000h to 0FFF FFFFh			SDRAM area	
1000 0000h to 7FFF FFFFh	Reserved area		Reserved area	
8000 0000h to FEFF FFFFh	Memory bus 2	Reserved area	Code flash memory	Reserved area
FF00 0000h to FFFF FFFFh		External bus		External address space (CS0)

16.2 Description of Buses

16.2.1 CPU Buses

The CPU buses consist of the instruction and operand buses, which are connected to internal main bus 1. As the names suggest, the instruction bus is used to fetch instructions for the CPU, while the operand bus is used for operand access. The instruction bus and the operand bus are 64 bits.
Connection of the instruction and operand buses to RAM, expansion RAM, ECCRAM and code flash memory provides the CPU with direct access to these areas, i.e. access is not via internal main bus 1. However, only reading is possible in direct access to code flash memory by the CPU; programming and erasure are handled via an internal peripheral bus.
Bus requests for instruction fetching and operand access are arbitrated through internal main bus 1. The order of priority is operand access then instruction fetching.
If instruction fetching and operand access are requested for different buses (memory bus 1, memory bus 2, memory bus 3, and internal main bus 1), the bus-access operations can proceed simultaneously. For example, parallel access to code flash memory and RAM or to code flash memory and external space is possible.

16.2.2 Memory Buses

The memory buses consist of memory bus 1, memory bus 2, and memory bus 3. The RAM is connected to memory bus 1, code flash memory is connected to memory bus 2, and expansion RAM and ECCRAM are connected to memory bus 3. The memory buses are 64 bits. Requests for bus mastership from the CPU buses (instruction fetching and operand) and internal main bus 2 are arbitrated through memory buses 1 to 3.
The priority order of the buses can be set using the memory bus 1 and 3 (RAM, expansion RAM, ECCRAM) priority control bits (BPRA[1:0]), and memory bus 2 (code flash memory) priority control bits (BPRO[1:0]) in the bus priority control register (BUSPRI) for the corresponding memory buses. Memory bus 3 has the same configuration as memory bus 1. When the priority order is fixed, internal main bus 2 has priority over the CPU bus (operand over instruction fetching). When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

16.2.3 Internal Main Buses

The internal main buses consist of a bus for use by the CPU (internal main bus 1) and a bus for use by the other bus-master modules, i.e. the DTC, DMAC, and extended bus master (internal main bus 2).
Bus requests for instruction fetching and operand access are arbitrated through internal main bus 1. The order of priority is operand access then instruction fetching.
Requests for bus mastership from the DTC, DMAC, and extended bus master are arbitrated by internal main bus 2. The order of priority is extended bus master, DMAC, and then DTC as listed in Table 16.3.
Between the DTC and DMAC, only the one that accepted the transfer request issues the bus mastership request. The priority order of transfer requests between the DTC and DMAC is DMAC0, DMAC1, DMAC2, DMAC3, DMAC4, DMAC5, DMAC6, DMAC7, and then DTC, regardless of the BUSPRI setting.
If the CPU and another bus master are requesting access to different buses (on-chip memory, internal peripheral buses 1 to 6, and external bus), the respective bus-access operations can proceed simultaneously.
However, when the CPU executes the XCHG instruction, requests for bus access from masters other than the CPU are not accepted until data transfer for the XCHG instruction is completed regardless of the bus priority control register (BUSPRI) setting. Furthermore, requests for bus access from masters other than the DTC are not accepted during reading and writing-back of transfer control information for the DTC.

Table 16.3 Order of Priority for Bus Masters

Priority	Internal main bus	Bus Master
High	—	EXDMAC
↑	2	Extended bus master
		DMAC
		DTC
Low	1	CPU

Note: The above applies when the priority order of the buses is fixed.
The priority order of the internal main bus 1 and other buses (internal main bus 2 and EXDMAC) can be toggled by using the bus priority control register (BUSPRI) (round-robin method).
However, the priority order of EXDMAC to be connected only to the external bus has priority over internal main bus 2 regardless of the setting of the bus priority control register (BUSPRI) (EXDMAC > internal main bus 2).

The extended bus master of three functions of the EDMAC, GLCDC, and DRW2D modules. The EDMAC, GLCDC, and DRW2D can be operated at the same time. The priority order among the EDMAC, GLCDC, and DRW2D in cases of contention of requests for bus mastership can be set in the EBMAPCR register.

16.2.4 Internal Peripheral Buses

Connection of peripheral modules to the internal peripheral buses is as described in Table 16.4.

Table 16.4 Connection of Peripheral Modules to the Internal Peripheral Buses

Type of Bus	Peripheral Modules
Internal peripheral bus 1	DTC, DMAC, EXDMAC, interrupt controller, and bus error monitoring section
Internal peripheral bus 2	Peripheral modules other than those connected to internal peripheral buses 1, 3 to 5
Internal peripheral bus 3	USB, PDC, and standby RAM
Internal peripheral bus 4	EDMAC, ETHERC, PMGI, GPTW, MTU, SCIi, and RSPI
Internal peripheral bus 5	GLCDC and DRW2D
Internal peripheral bus 6	Code flash memory (in P/E) or data flash memory

Requests for bus mastership from the CPU (internal main bus 1) and other bus masters (internal main bus 2) are arbitrated through internal peripheral buses 1 to 6.
The priority order of two internal main buses can be set using the bus priority control register (BUSPRI). The priority order can be set with the internal peripheral bus 1 priority control bits (BUSPRI.BPIB[1:0]), internal peripheral bus 2 and 3 priority control bits (BUSPRI.BPGB[1:0]), internal peripheral bus 4 and 5 priority control bits (BUSPRI.BPHB[1:0]), and internal peripheral bus 6 priority control bits (BUSPRI.BPFB[1:0]) for the corresponding internal peripheral buses.
When the priority order is fixed, internal main bus 2 has priority over internal main bus 1. When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted (round-robin method).
The order of accepting requests may change depending on the BUSPRI setting (refer to Figure 16.2).




Figure 16.2 Priority Order between Internal Peripheral Bus Accesses

16.2.5 Write Buffer Function (Internal Peripheral Bus)

The internal peripheral bus has the write buffer function, which allows the next round of bus access to start, before the current write access is completed, in write access. However, if the following round of bus access is from the same bus master but to the different internal peripheral bus, it is suspended until the bus operations already in progress are completed. When access to the internal memory is scheduled after the write access to the internal peripheral bus from the CPU, the following round of bus access can be started before the current bus operation is completed and thus the order of accesses may be changed (refer to Figure 16.3).




Figure 16.3 Write Buffer Function

16.2.6 External Bus

Table 16.5 lists the specifications of the external bus.

The external bus controller arbitrates requests for bus mastership on the external address space and external bus controller registers (CSC and SDRAMC) from internal main bus 1, internal main bus 2, and EXDMAC. However, the external address space is only accessible from the EXDMAC.

The priority order of these three buses can be set using the external bus priority control bits (BPEB[1:0]) in the bus priority control register (BUSPRI). When the priority order is EXDMAC, fixed, the order is internal main bus 2, and then internal main bus 1. When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted, between internal main bus 1 and the other buses (internal main bus 2 and EXDMAC). However, the order of priority is EXDMAC and then internal main bus 2, regardless of the external bus priority control bits settings.

The order of accepting requests may change depending on the BUSPRI setting (refer to Figure 16.4).




Figure 16.4 Priority Order of Internal Peripheral Bus Accesses

Table 16.5 Specifications of the External Bus

Item	Description
External address space	• An external address space is divided into eight CS areas (CS0 to CS7) and the SDRAM area (SDCS) for management. • Chip select signals can be output for each area. • Bus width can be set for each area. Separate bus: An 8, 16, or 32-bit bus space is selectable. Address/data multiplexed bus: An 8 or 16-bit bus space is selectable. • An endian mode can be specified for each area.
CS area controller	• Recovery cycles can be inserted. Read recovery: Up to 15 cycles Write recovery: Up to 15 cycles • Cycle wait function: Wait for up to 31 cycles (page access: up to 7 cycles) • Wait control can be used to set up the following. Timing of assertion and negation for chip-select signals (CS0# to CS7#) The timing of assertion of the read signal (RD#) and write signals (WR0#/WR#, and WR1# to WR3#) The timing with which data output starts and ends • Write access mode: Single write strobe mode/byte strobe mode • Separate bus or address/data multiplexed bus can be set for each area.
SDRAM area controller	• Multiplexing output of row address/column address (8, 9, 10, or 11 bits) • Self-refresh and auto-Refresh selectable • CAS latency can be specified from one to three cycles
Write buffer function	When write data from the bus master has been written to the write buffer, write access by the bus master is completed.
Frequency	• The CS area controller (CSC) operates in synchronization with the external-bus clock (BCLK).*1 • The SDRAM area controller (SDRAMC) operates in synchronization with the SDRAM clock (SDCLK).

Note 1. The BCLK and the SDCLK should be operated with the same frequency when the SDRAM is in use.

Table 16.6 lists the input/output pins of the external bus.

Table 16.6 Pin Configuration of the External Bus (1/2)

Pin Name	I/O	Description
A23 to A0*1	Output	Address output pins
D31 to D0	I/O	Data input/output pins D31 to D0 pins are enabled when the 32-bit bus space is specified. D15 to D0 pins are enabled when the 16-bit bus space is specified. D7 to D0 pins are enabled when the 8-bit bus space is specified.
BC0#*1	Output	A strobe signal; (the BC0# signal being at the low level) during access to an external address space in single write strobe mode indicates that D7 to D0 are valid. When an 8-bit bus space is specified, this output pin is always held low regardless of write access mode.
BC1#	Output	A strobe signal; (the BC1# signal being at the low level) during access to an external address space in single write strobe mode indicates that D15 to D8 are valid. This pin is not used when the 8-bit bus space is specified.
BC2#	Output	A strobe signal; (the BC2# signal being at the low level) during access to an external address space in single write strobe mode indicates that D23 to D16 are valid. This pin is not used when the 8- or 16-bit bus space is specified.
BC3#	Output	A strobe signal; (the BC3# signal being at the low level) during access to an external address space in single write strobe mode indicates that D31 to D24 are valid. This pin is not used when the 8- or 16-bit bus space is specified.
CS0#	Output	A chip select signal for area 0 (CS0)
CS1#	Output	A chip select signal for area 1 (CS1)
CS2#	Output	A chip select signal for area 2 (CS2)
CS3#	Output	A chip select signal for area 3 (CS3)
CS4#	Output	A chip select signal for area 4 (CS4)
CS5#	Output	A chip select signal for area 5 (CS5)
CS6#	Output	A chip select signal for area 6 (CS6)

Table 16.6 Pin Configuration of the External Bus (2/2)

Pin Name	I/O	Description
CS7#	Output	A chip select signal for area 7 (CS7)
RD#	Output	A strobe signal indicating that reading from an external address space (CS0 to CS7) is in progress
WR0#/WR#	Output	WR0# signal is a strobe signal indicates that (the WR0# signal being at the low level) writing to an external address space is in progress in byte strobe mode, and D7 to D0 are valid. WR# signal is a strobe signal that indicates writing to an external address space is in progress in single write strobe mode. When an 8-bit bus space is specified, this output pin is held low during a write access regardless of write access mode.
WR1#	Output	A strobe signal; (the WR1# signal being at the low level) during writing to an external address space in byte strobe mode indicates that D15 to D8 are valid. This signal is invalid in single write strobe mode. This pin is not used when the 8-bit bus space is specified.
WR2#	Output	A strobe signal; (the WR2# signal being at the low level) during writing to an external address space in byte strobe mode indicates that D23 to D16 are valid. This signal is invalid in single write strobe mode. This pin is not used when the 8- or 16-bit bus space is specified.
WR3#	Output	A strobe signal; (the WR3# signal being at the low level) during writing to an external address space in byte strobe mode indicates that D31 to D24 are valid. This signal is invalid in single write strobe mode. This pin is not used when the 8- or 16-bit bus space is specified.
ALE	Output	Address latch signal when address/data multiplexed bus is selected.
WAIT#	Input	A wait request signal when accessing the external address space (CS0 to CS7) (Low: Wait request)
SDCLK	Output	SDRAM clock
CKE	Output	SDRAM clock enable signal
SDCS#	Output	SDRAM chip select signal
RAS#	Output	SDRAM low address strobe signal
CAS#	Output	SDRAM column address strobe signal
WE#	Output	SDRAM write enable signal
DQM0	Output	SDRAM I/O data mask enable signal for D7 to D0
DQM1	Output	SDRAM I/O data mask enable signal for D15 to D8
DQM2	Output	SDRAM I/O data mask enable signal for D23 to D16
DQM3	Output	SDRAM I/O data mask enable signal for D31 to D24

Note 1. The A0 and BC0# pin functions share the same pin, and either becomes effective according to the area, with the function being A0 in byte strobe mode and BC0# in single write strobe mode. Note that setting the 8-bit external bus width is prohibited in single write strobe mode. For information on other multiplexed pin functions, refer to section 22, I/O Ports.

16.2.7 Parallel Operation

Parallel operation is possible when different bus-master modules are requesting access to different slave modules. For example, if the CPU is fetching an instruction from code flash memory and an operand from RAM, the DMAC is able to handle transfer between a peripheral bus and the external bus at the same time.
An example of parallel operations is shown in Figure 16.5. In this example, the CPU is able to employ the instruction and operand buses for simultaneous access to code flash memory and RAM, respectively. Furthermore, the DMAC simultaneously employs internal main bus 2 for access to a peripheral bus or the external bus during access to RAM and code flash memory by the CPU.




Figure 16.5 Example of Parallel Operations

16.2.8 Bus Settings

(1) Set the mode of the external bus in the CSn mode register (CSnMOD), CSn wait-control register 1 (CSnWCR1), CSn wait-control register 2 (CSnWCR2), CSn control register (CSnCR), CSn recovery-cycle setting register (CSnREC), CS recovery cycle insertion enable register (CSRECEN), bus error monitoring enable register (BEREN), and bus priority control register (BUSPRI).
(2) Make settings for pins in the CS output enable register (PFCSE), CS output pin select register 0 (PFCSS0), CS output pin select register 1 (PFCSS1), address output enable register 0 (PFAOE0), address output enable register 1 (PFAOE1), external-bus control register 0 (PFBCR0), and external-bus control register 1 (PFBCR1).
(3) Set up pins to be used as input port pins.
(4) Set the external-bus enable bit (EXBE) in the system control register 0 (SYSCR0) to 1 (enabling the external bus).

16.2.9 Restrictions

(1) Prohibition of Access that Spans Areas of Address Space

Single access that spans two areas of the address space is prohibited, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single word or longword access.
Single access that spans two areas of the address space is also prohibited in the EXDMAC block transfer in single address mode or cluster transfer, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single access in the EXDMAC block transfer in single address mode or cluster transfer.

(2) Restrictions in Relation to RMPA and String-Manipulation Instructions

(a) Although the external space has a per-area ending-switching facility (only for data), the allocation of data to be handled by RMPA or string-manipulation instructions to an area where the endian differs from that of the chip is prohibited, and operation is not guaranteed if this restriction is not observed. If data to be handled by RMPA or string-manipulation instructions are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.

(b) The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

(3) Restriction on Endian

When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.
For the CPU to handle 64-bit operand access, the area for access must have the same endian setting as that of the chip. 64-bit operand access is not possible in the case of areas with a different endian setting from that of the chip.

16.3 Register Descriptions

16.3.1 CSn Control Register (CSnCR) (n = 0 to 7)

Address(es): CS0CR 0008 3802h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	MPXEN	—	—	—	EMODE	—	—	BSIZE[1:0]		—	—	—	EXENB
Value after reset:	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1

Address(es): CS1CR 0008 3812h, CS2CR 0008 3822h, CS3CR 0008 3832h, CS4CR 0008 3842h, CS5CR 0008 3852h, CS6CR 0008 3862h, CS7CR 0008 3872h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	MPXEN	—	—	—	EMODE	—	—	BSIZE[1:0]		—	—	—	EXENB
Value after reset:	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EXENB	Operation Enable	0: Operation is disabled 1: Operation is enabled	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5, b4	BSIZE[1:0]	External Bus Width Select	b5 b4 0 0: A 16-bit bus space is selected 0 1: A 32-bit bus space is selected 1 0: An 8-bit bus space is selected 1 1: Setting prohibited	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	EMODE	Endian Mode	0: Endian of area n is the same as the endian of operating mode. 1: Endian of area n is not the endian of operating mode. (n = 0 to 7)	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	MPXEN	Address/Data Multiplexed I/O Interface Select	0: Separate bus interface is selected for area n. 1: Address/data multiplexed I/O interface is selected for area n. (n = 0 to 7)	R/W
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Do not write to the CSnCR register while access to the CSn area is in progress.

EXENB Bit (Operation Enable)

This bit enables or disables operation of the respective CS areas.

After this MCU is reset, operation is enabled (EXENB = 1) only for area 0; operation in other areas is disabled (EXENB = 0).

An attempt at access to an area for which operation has been disabled does not lead to access via the external bus. However, if the illegal address access detection enable bit in the bus error monitoring enable register has been set to enable detection (BEREN.IGAEN = 1), such an attempt will lead to an illegal-access error.

BSIZE[1:0] Bits (External Bus Width Select)

These bits specify the data bus width of each area.

The data bus width of area 0 (CS0) after a reset depends on the setting of the bus width in operating mode.

When the address/data multiplexed I/O interface is selected with the MPXEN bit, setting other than 8- and 16-bit bus spaces is prohibited. If set, the operation cannot be guaranteed.

EMODE Bit (Endian Mode)

This bit specifies the endian of each area.

When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.

16.3.2 CSn Recovery Cycle Register (CSnREC) (n = 0 to 7)

Address(es): CS0REC 0008 380Ah, CS1REC 0008 381Ah, CS2REC 0008 382Ah, CS3REC 0008 383Ah, CS4REC 0008 384Ah, CS5REC 0008 385Ah, CS6REC 0008 386Ah, CS7REC 0008 387Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	WRCV[3:0]				—	—	—	—	RRCV[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	RRCV[3:0]	Read Recovery	b3 b0 0 0 0 0: No recovery cycle is inserted. 0 0 0 1: 1 recovery cycle is inserted. 0 0 1 0: 2 recovery cycles are inserted. 0 0 1 1: 3 recovery cycles are inserted. 0 1 0 0: 4 recovery cycles are inserted. 0 1 0 1: 5 recovery cycles are inserted. 0 1 1 0: 6 recovery cycles are inserted. 0 1 1 1: 7 recovery cycles are inserted. 1 0 0 0: 8 recovery cycles are inserted. 1 0 0 1: 9 recovery cycles are inserted. 1 0 1 0: 10 recovery cycles are inserted. 1 0 1 1: 11 recovery cycles are inserted. 1 1 0 0: 12 recovery cycles are inserted. 1 1 0 1: 13 recovery cycles are inserted. 1 1 1 0: 14 recovery cycles are inserted. 1 1 1 1: 15 recovery cycles are inserted.	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11 to b8	WRCV[3:0]	Write Recovery	b11 b8 0 0 0 0: No recovery cycle is inserted. 0 0 0 1: 1 recovery cycle is inserted. 0 0 1 0: 2 recovery cycles are inserted. 0 0 1 1: 3 recovery cycles are inserted. 0 1 0 0: 4 recovery cycles are inserted. 0 1 0 1: 5 recovery cycles are inserted. 0 1 1 0: 6 recovery cycles are inserted. 0 1 1 1: 7 recovery cycles are inserted. 1 0 0 0: 8 recovery cycles are inserted. 1 0 0 1: 9 recovery cycles are inserted. 1 0 1 0: 10 recovery cycles are inserted. 1 0 1 1: 11 recovery cycles are inserted. 1 1 0 0: 12 recovery cycles are inserted. 1 1 0 1: 13 recovery cycles are inserted. 1 1 1 0: 14 recovery cycles are inserted. 1 1 1 1: 15 recovery cycles are inserted.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Do not write to the CSnREC register while access to the CSn area is in progress.

When the preceding bus access is a separate bus access, CSnREC is valid when the recovery cycle insertion is enabled with the separate bus recovery cycle insertion enable bit (RCVENj (j = 0 to 7)) in CSRECEN. When the preceding bus access is an address/data multiplexed bus access, CSnREC is valid when the recovery cycle insertion is enabled with the multiplexed bus recovery cycle insertion enable bit (RCVENMj) in CSRECEN.

RRCV[3:0] Bits (Read Recovery)

These bits specify the number of recovery cycles to be inserted after a read access to the external bus.
When the recovery cycle insertion is enabled and a value except 0000b is written to these bits, one to 15 recovery cycles are inserted in the following cases.

- After a read access to the external bus, a read access is made to the external bus in the same area.
- After a read access to the external bus, a read access is made to the external bus in a different area.
- After a read access to the external bus, a write access is made to the external bus in the same area.
- After a read access to the external bus, a write access is made to the external bus in a different area.

WRCV[3:0] Bits (Write Recovery)

These bits specify the number of recovery cycles to be inserted after a write access to the external bus.
When the recovery cycle insertion is enabled and a value except 0000b is written to these bits, one to 15 recovery cycles are inserted in the following cases.

- After a write access to the external bus, a read access is made to the external bus in the same area.
- After a write access to the external bus, a read access is made to the external bus in a different area.
- After a write access to the external bus, a write access is made to the external bus in the same area.
- After a write access to the external bus, a write access is made to the external bus in a different area.

16.3.3 CS Recovery Cycle Insertion Enable Register (CSRECEN)

Address(es): 0008 3880h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RCVENM7	RCVENM6	RCVENM5	RCVENM4	RCVENM3	RCVENM2	RCVENM1	RCVENM0	RCVEN7	RCVEN6	RCVEN5	RCVEN4	RCVEN3	RCVEN2	RCVEN1	RCVEN0
Value after reset:	0	0	1	1	1	1	1	0	0	0	1	1	1	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	RCVEN0	Separate Bus Recovery Cycle Insertion Enable 0	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b1	RCVEN1	Separate Bus Recovery Cycle Insertion Enable 1	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b2	RCVEN2	Separate Bus Recovery Cycle Insertion Enable 2	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b3	RCVEN3	Separate Bus Recovery Cycle Insertion Enable 3	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b4	RCVEN4	Separate Bus Recovery Cycle Insertion Enable 4	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b5	RCVEN5	Separate Bus Recovery Cycle Insertion Enable 5	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b6	RCVEN6	Separate Bus Recovery Cycle Insertion Enable 6	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b7	RCVEN7	Separate Bus Recovery Cycle Insertion Enable 7	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b8	RCVENM0	Multiplexed Bus Recovery Cycle Insertion Enable 0	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b9	RCVENM1	Multiplexed Bus Recovery Cycle Insertion Enable 1	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b10	RCVENM2	Multiplexed Bus Recovery Cycle Insertion Enable 2	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b11	RCVENM3	Multiplexed Bus Recovery Cycle Insertion Enable 3	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b12	RCVENM4	Multiplexed Bus Recovery Cycle Insertion Enable 4	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b13	RCVENM5	Multiplexed Bus Recovery Cycle Insertion Enable 5	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b14	RCVENM6	Multiplexed Bus Recovery Cycle Insertion Enable 6	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W
b15	RCVENM7	Multiplexed Bus Recovery Cycle Insertion Enable 7	0: Recovery cycle insertion is disabled. 1: Recovery cycle insertion is enabled.	R/W

Do not write to the CSRECEN register while access to the CSn area is in progress.

RCVENn Bit (Separate Bus Recovery Cycle Insertion Enable n) (n = 0 to 7)

This bit enables or disables the insertion of read recovery cycles when, after a read access to the external bus, a read access is made to the external bus in the same area.

RCVENMn Bit (Multiplexed Bus Recovery Cycle Insertion Enable n) (n = 0 to 7)

This bit enables or disables the insertion of read recovery cycles when, after a read access to the external bus, a read access is made to the external bus in the same area.

Table 16.7 Insertion of Recovery Cycles

Access Type	External Address Space	Insertion of Recovery Cycles	Corresponding Bits (Separate/Multiplexed)
Read access after read access	Same area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN0/RCVENM0
	Different area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN1/RCVENM1
Read access after write access	Same area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN2/RCVENM2
	Different area	Recovery cycles specified by the RRCV[3:0] bits are inserted.	RCVEN3/RCVENM3
Write access after read access	Same area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN4/RCVENM4
	Different area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN5/RCVENM5
Write access after write access	Same area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN6/RCVENM6
	Different area	Recovery cycles specified by the WRCV[3:0] bits are inserted.	RCVEN7/RCVENM7

16.3.4 CSn Mode Register (CSnMOD) (n = 0 to 7)

Address(es): CS0MOD 0008 3002h, CS1MOD 0008 3012h, CS2MOD 0008 3022h, CS3MOD 0008 3032h, CS4MOD 0008 3042h, CS5MOD 0008 3052h, CS6MOD 0008 3062h, CS7MOD 0008 3072h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PRMOD	—	—	—	—	—	PWENB	PRENB	—	—	—	—	EWENB	—	—	WRMOD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	WRMOD	Write Access Mode Select	0: Byte strobe mode 1: Single write strobe mode	R/W
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	EWENB	External Wait Enable	0: External wait is disabled 1: External wait is enabled	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	PRENB	Page Read Access Enable	0: Page read access is disabled 1: Page read access is enabled	R/W
b9	PWENB	Page Write Access Enable	0: Page write access is disabled 1: Page write access is enabled	R/W
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	PRMOD	Page Read Access Mode Select	0: Normal access compatible mode 1: External data read continuous assertion mode	R/W

Do not write to the CSnMOD register while access to the CSn area is in progress.

WRMOD Bit (Write Access Mode Select)

This bit selects a write access operating mode.

Writing 0 to this bit selects byte strobe mode where data write operation is controlled by the WRn# (n = 0 to 3) signal corresponding to the respective byte positions.

Writing 1 to this bit selects single write strobe mode where data write operation is controlled by the BCn# (n = 0 to 3) signal and the WR# signal corresponding to respective byte positions. Note that setting the external bus width of 8 bits is prohibited in single write strobe mode.

Table 16.8 Control Signals for Write Access Mode

Mode	Pin Name							
Write Access Mode	WR3#	WR2#	WR1#	WR0#/ WR#	BC3#	BC2#	BC1#	BC0#
Byte strobe mode	✓	✓	✓	✓ (WR0#)	×	×	×	×
Single write strobe mode	×	×	×	✓ (WR#)	✓	✓	✓	✓

✓: Enabled, ×: Disabled

EWENB Bit (External Wait Enable)

This bit enables or disables external wait.

Writing 1 to this bit selects external wait and allows control of the number of waits in each cycle with the WAIT# signal. In this state, wait cycles are inserted while the WAIT# signal is at the low level.

Writing 0 to this bit disables the WAIT# signal.

PRENB Bit (Page Read Access Enable)

This bit enables or disables page read accesses.

Note: When the address/data multiplexed I/O interface is selected with the MPXEN bit in CSnCR, this bit should not be set to enable page read accesses. Page read accesses are not supported in the address/data multiplexed I/O interface.

PWENB Bit (Page Write Access Enable)

This bit enables or disables page write accesses.

Note: When the address/data multiplexed I/O interface is selected with the MPXEN bit in CSnCR, this bit should not be set to enable page write accesses. Page write accesses are not supported in the address/data multiplexed I/O interface.

PRMOD Bit (Page Read Access Mode Select)

This bit selects a page read access operating mode.

Writing 0 to this bit selects normal access compatible mode where the RD# signal is negated and RD assert wait is inserted each time a piece of data is read. However, when there is no RD assert wait, the RD# signal is negated only in the final transfer of the external bus access.

Writing 1 to this bit selects external data read continuous assertion mode where RD assert wait is inserted and the RD# signal is continuously asserted during this time period.

16.3.5 CSn Wait Control Register 1 (CSnWCR1) (n = 0 to 7)

Address(es): CS0WCR1 0008 3004h, CS1WCR1 0008 3014h, CS2WCR1 0008 3024h, CS3WCR1 0008 3034h, CS4WCR1 0008 3044h, CS5WCR1 0008 3054h, CS6WCR1 0008 3064h, CS7WCR1 0008 3074h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	CSRWAIT[4:0]					—	—	—	CSWWAIT[4:0]				
Value after reset:	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	CSPRWAIT[2:0]			—	—	—	—	—	CSPWWAIT[2:0]		
Value after reset:	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CSPWWAIT[2:0]	Page Write Cycle Wait Select*1	b2 b0 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b10 to b8	CSPRWAIT[2:0]	Page Read Cycle Wait Select*2	b10 b8 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b20 to b16	CSWWAIT[4:0]	Normal Write Cycle Wait Select	b20 b16 0 0 0 0 0: No wait is inserted. 0 0 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 0 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 0 0 1 1: Wait with a length of 3 clock cycles are inserted. 0 0 1 0 0: Wait with a length of 4 clock cycles are inserted. 0 0 1 0 1: Wait with a length of 5 clock cycles are inserted. 0 0 1 1 0: Wait with a length of 6 clock cycles are inserted. 0 0 1 1 1: Wait with a length of 7 clock cycles are inserted. 0 1 0 0 0: Wait with a length of 8 clock cycles are inserted. 0 1 0 0 1: Wait with a length of 9 clock cycles are inserted. 0 1 0 1 0: Wait with a length of 10 clock cycles are inserted. 0 1 0 1 1: Wait with a length of 11 clock cycles are inserted. 0 1 1 0 0: Wait with a length of 12 clock cycles are inserted. 0 1 1 0 1: Wait with a length of 13 clock cycles are inserted. 0 1 1 1 0: Wait with a length of 14 clock cycles are inserted. 0 1 1 1 1: Wait with a length of 15 clock cycles are inserted. 1 0 0 0 0: Wait with a length of 16 clock cycles are inserted. 1 0 0 0 1: Wait with a length of 17 clock cycles are inserted. 1 0 0 1 0: Wait with a length of 18 clock cycles are inserted. 1 0 0 1 1: Wait with a length of 19 clock cycles are inserted. 1 0 1 0 0: Wait with a length of 20 clock cycles are inserted. 1 0 1 0 1: Wait with a length of 21 clock cycles are inserted. 1 0 1 1 0: Wait with a length of 22 clock cycles are inserted. 1 0 1 1 1: Wait with a length of 23 clock cycles are inserted. 1 1 0 0 0: Wait with a length of 24 clock cycles are inserted. 1 1 0 0 1: Wait with a length of 25 clock cycles are inserted. 1 1 0 1 0: Wait with a length of 26 clock cycles are inserted. 1 1 0 1 1: Wait with a length of 27 clock cycles are inserted. 1 1 1 0 0: Wait with a length of 28 clock cycles are inserted. 1 1 1 0 1: Wait with a length of 29 clock cycles are inserted. 1 1 1 1 0: Wait with a length of 30 clock cycles are inserted. 1 1 1 1 1: Wait with a length of 31 clock cycles are inserted.	R/W
b23 to b21	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28 to b24	CSRWAIT[4:0]	Normal Read Cycle Wait Select	b28 b24 0 0 0 0 0: No wait is inserted. 0 0 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 0 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 0 0 1 1: Wait with a length of 3 clock cycles are inserted. 0 0 1 0 0: Wait with a length of 4 clock cycles are inserted. 0 0 1 0 1: Wait with a length of 5 clock cycles are inserted. 0 0 1 1 0: Wait with a length of 6 clock cycles are inserted. 0 0 1 1 1: Wait with a length of 7 clock cycles are inserted. 0 1 0 0 0: Wait with a length of 8 clock cycles are inserted. 0 1 0 0 1: Wait with a length of 9 clock cycles are inserted. 0 1 0 1 0: Wait with a length of 10 clock cycles are inserted. 0 1 0 1 1: Wait with a length of 11 clock cycles are inserted. 0 1 1 0 0: Wait with a length of 12 clock cycles are inserted. 0 1 1 0 1: Wait with a length of 13 clock cycles are inserted. 0 1 1 1 0: Wait with a length of 14 clock cycles are inserted. 0 1 1 1 1: Wait with a length of 15 clock cycles are inserted. 1 0 0 0 0: Wait with a length of 16 clock cycles are inserted. 1 0 0 0 1: Wait with a length of 17 clock cycles are inserted. 1 0 0 1 0: Wait with a length of 18 clock cycles are inserted. 1 0 0 1 1: Wait with a length of 19 clock cycles are inserted. 1 0 1 0 0: Wait with a length of 20 clock cycles are inserted. 1 0 1 0 1: Wait with a length of 21 clock cycles are inserted. 1 0 1 1 0: Wait with a length of 22 clock cycles are inserted. 1 0 1 1 1: Wait with a length of 23 clock cycles are inserted. 1 1 0 0 0: Wait with a length of 24 clock cycles are inserted. 1 1 0 0 1: Wait with a length of 25 clock cycles are inserted. 1 1 0 1 0: Wait with a length of 26 clock cycles are inserted. 1 1 0 1 1: Wait with a length of 27 clock cycles are inserted. 1 1 1 0 0: Wait with a length of 28 clock cycles are inserted. 1 1 1 0 1: Wait with a length of 29 clock cycles are inserted. 1 1 1 1 0: Wait with a length of 30 clock cycles are inserted. 1 1 1 1 1: Wait with a length of 31 clock cycles are inserted.	R/W
b31 to b29	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. The CSPWWAIT[2:0] value is valid only when the PWENB bit in CSnMOD is set to 1.
Note 2. The CSPRWAIT[2:0] value is valid only when the PRENB bit in CSnMOD is set to 1.

Do not write to the CSnWCR1 register while access to the CSn area is in progress.
Set each of these bits within a range of the restrictions described in section 16.5.7 (1) Limitations on Using Separate Bus Interface or section 16.5.7 (2) Limitations on Using Address/Data Multiplexed Bus Interface, according to the bus interface used. In addition, during the EXDMAC transfer in single address mode, set each of these bits within a range of the restrictions described in section 16.5.7 (5) Limitations on EXDMAC Single Address Transfer Mode.

CSPWWAIT[2:0] Bits (Page Write Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the second and subsequent accesses during a page write cycle.
This setting is enabled when the PWENB bit in CSnMOD is set to 1.

Note: Be sure to satisfy 1 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSPWWAIT[2:0] value and CSnWCR2.CSON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSPWWAIT[2:0] value.

CSPRWAIT[2:0] Bits (Page Read Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the second and subsequent accesses during a page read cycle.
This setting is enabled when the PRENB bit in CSnMOD is set to 1.

Note: Be sure to satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSPRWAIT[2:0] value.

CSWWAIT[4:0] Bits (Normal Write Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the first access during a normal write cycle or page write cycle.

Note: Be sure to satisfy 1 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value and CSnWCR2.CSON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value.

CSRWAIT[4:0] Bits (Normal Read Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into the first access during a normal read cycle or page read cycle.

Note: Be sure to satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSRWAIT[4:0] value.

16.3.6 CSn Wait Control Register 2 (CSnWCR2) (n = 0 to 7)

Address(es): CS0WCR2 0008 3008h, CS1WCR2 0008 3018h, CS2WCR2 0008 3028h, CS3WCR2 0008 3038h, CS4WCR2 0008 3048h, CS5WCR2 0008 3058h, CS6WCR2 0008 3068h, CS7WCR2 0008 3078h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	CSON[2:0]			—	WDON[2:0]			—	WRON[2:0]			—	RDON[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	AWAIT[1:0]		—	WDOFF[2:0]			—	CSWOFF[2:0]			—	CSROFF[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CSROFF[2:0]	Read-Access CS Extension Cycle Select	b2 b1 b0 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	CSWOFF[2:0]	Write-Access CS Extension Cycle Select	b6 b5 b4 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	WDOFF[2:0]	Write Data Output Extension Cycle Select	b10 b9 b8 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b13, b12	AWAIT[1:0]	Address Cycle Wait Select	b13 b12 0 0: No wait is inserted. 0 1: Wait with a length of 1 clock cycle is inserted. 1 0: Wait with a length of 2 clock cycles are inserted. 1 1: Wait with a length of 3 clock cycles are inserted.	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	RDON[2:0]	RD Assert Wait Select	b18 b17 b16 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b19	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b22 to b20	WRON[2:0]	WR Assert Wait Select	b22 b20 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b26 to b24	WDON[2:0]	Write Data Output Wait Select	b26 b24 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b30 to b28	CSON[2:0]	CS Assert Wait Select	b30 b28 0 0 0: No wait is inserted. 0 0 1: Wait with a length of 1 clock cycle is inserted. 0 1 0: Wait with a length of 2 clock cycles are inserted. 0 1 1: Wait with a length of 3 clock cycles are inserted. 1 0 0: Wait with a length of 4 clock cycles are inserted. 1 0 1: Wait with a length of 5 clock cycles are inserted. 1 1 0: Wait with a length of 6 clock cycles are inserted. 1 1 1: Wait with a length of 7 clock cycles are inserted.	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Do not write to the CSnWCR2 register while access to the CSn area is in progress.
Set each of these bits within a range of the restrictions described in section 16.5.7 (1) Limitations on Using Separate Bus Interface or section 16.5.7 (2) Limitations on Using Address/Data Multiplexed Bus Interface, according to the bus interface used. In addition, during the EXDMAC transfer in single address mode, set each of these bits within a range of the restrictions described in section 16.5.7 (5) Limitations on EXDMAC Single Address Transfer Mode.

CSROFF[2:0] Bits (Read-Access CS Extension Cycle Select)

These bits specify the number of wait cycles to be inserted in a time period from the end of a wait cycle (RD# signal negated) until the CSn# signal (n = 0 to 7) is negated in read access mode.

CSWOFF[2:0] Bits (Write-Access CS Extension Cycle Select)

These bits specify the number of wait cycles to be inserted in a time period from the end of a wait cycle (WRn# signal (n = 0 to 3) negated) until the CSn# signal (n = 0 to 7) is negated in write access mode.

Note: Be sure to satisfy CSnWCR2.WDOFF[2:0] value ≤ CSnWCR2.CSWOFF[2:0] value.

WDOFF[2:0] Bits (Write Data Output Extension Cycle Select)

These bits specify the number of wait cycles to be inserted in a time period from the end of a wait cycle (WRn# signal (n = 0 to 3) negated) until the write data output is completed in write access mode.
When the EXDMAC is in single-address transfer mode, although the output of write-data from the chip does not proceed, the value for cycles of delay until output of the write data in divided-up page access over the bus becomes effective.

Note: Be sure to satisfy CSnWCR2.WDOFF[2:0] value ≤ CSnWCR2.CSWOFF[2:0] value.

AWAIT[1:0] Bits (Address Cycle Wait Select)

These bits specify the number of wait cycles to be inserted into an address output cycle with the address/data multiplexed I/O interface.

Note: CSnWCR2.CSON[2:0] value ≤ CSnWCR2.AWAIT[1:0] value
For read access, satisfy CSnWCR2.AWAIT[1:0] value + 2 ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSRWAIT[4:0] value.
For write access, satisfy CSnWCR2.AWAIT[1:0] value + 2 ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value and CSnWCR2.AWAIT[1:0] value + 2 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value.

RDON[2:0] Bits (RD Assert Wait Select)

These bits specify the number of wait cycles to be inserted before the RD# signal is asserted.

Note: For normal read access, satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSRWAIT[4:0] value.
For page read access, satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSPRWAIT[2:0] value.
Note: For read access by the EXDMAC in single-address transfer mode, as well as satisfying the above conditions, set the CSnWCR2.RDON[2:0] bits to one or a greater value.
Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.AWAIT[1:0] value + 2 ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSRWAIT[4:0] value.

WRON[2:0] Bits (WR Assert Wait Select)

These bits specify the number of wait cycles to be inserted before the WRn# signal (n = 0 to 3) is asserted.

Note: For normal write access, satisfy 1 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value and CSnWCR2.CSON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value.
For page write access, satisfy 1 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSPWWAIT[2:0] value and CSnWCR2.CSON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSPWWAIT[2:0] value.
Note: For write access by the EXDMAC in single-address transfer mode, as well as satisfying the above conditions, set the CSnWCR2.WRON[2:0] bits to one or a greater value.
Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.AWAIT[1:0] value + 2 ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value.

WDON[2:0] Bits (Write Data Output Wait Select)

These bits specify the number of wait cycles to be inserted before the write data is output.

Note: For normal write access, satisfy 1 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value.
For page write access, satisfy 1 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSPWWAIT[2:0] value.
Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.AWAIT[1:0] value + 2 ≤ CSnWCR2.WDON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value.

CSON[2:0] Bits (CS Assert Wait Select)

These bits specify the number of wait cycles to be inserted before the CSn# signal (n = 0 to 7) is asserted.


Note: For normal read access, satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSRWAIT[4:0] value.
For page read access, satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.RDON[2:0] value ≤ CSnWCR1.CSPRWAIT[2:0] value.

For normal write access, satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSWWAIT[4:0] value.
For page write access, satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.WRON[2:0] value ≤ CSnWCR1.CSPWWAIT[2:0] value.

Note: When the address/data multiplexed I/O interface is selected, satisfy CSnWCR2.CSON[2:0] value ≤ CSnWCR2.AWAIT[1:0] value.

16.3.7 SDC Control Register (SDCCR)

Address(es): 0008 3C00h



Bit	Symbol	Bit Name	Description	R/W
b0	EXENB	Operation Enable	0: Operation is disabled 1: Operation is enabled	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5, b4	BSIZE[1:0]	SDRAM Bus Width Select	b5 b4 0 0: A 16-bit bus space is selected 0 1: A 32-bit bus space is selected 1 0: An 8-bit bus space is selected 1 1: Setting prohibited	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

EXENB Bit (Operation Enable)

This bit enables or disables the operation of the SDRAM address space. After reset, this bit is set to 0 (operation disabled). An attempt at access to an area for which operation has been disabled does not lead to SDRAM access. If the illegal address access detection enable bit (IGAEN) in the bus error monitoring enable register (BEREN) has been set to 1 (detection enabled), such an attempt will lead to a bus error.

16.3.8 SDC Mode Register (SDCMOD)

Address(es): 0008 3C01h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	EMODE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EMODE	Endian Mode	0: Endian of SDRAM address space is the same as the endian of operating mode. 1: Endian of SDRAM address space is not the endian of operating mode.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Writing to this register is possible only once after release from the reset state. Operation is not guaranteed after write access more than once is attempted.

EMODE Bit (Endian Mode)

This bit specifies the endian of the SDRAM address space.
When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.

16.3.9 SDRAM Access Mode Register (SDAMOD)

Address(es): 0008 3C02h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	BE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BE	Continuous Access Enable	0: Continuous access is disabled 1: Continuous access is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Set SDAMOD while the conditions listed in Table 16.15, Conditions for Register Modification, are satisfied. The operation is not guaranteed if this register is set while these conditions are not satisfied.

BE Bit (Continuous Access Enable)

This bit enables or disables continuous access to the SDRAM access space.

Note: When the SDRAM area is accessed from bus masters other than EXDMAC, continuous access is always disabled regardless of the setting.

16.3.10 SDRAM Self-Refresh Control Register (SDSELF)

Address(es): 0008 3C10h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SFEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SFEN	SDRAM Self-Refresh Enable	0: Self-refresh is disabled 1: Self-refresh is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Set SDSELF while the conditions listed in Table 16.15, Conditions for Register Modification, are satisfied. The operation is not guaranteed if this register is set while these conditions are not satisfied.

SFEN Bit (SDRAM Self-Refresh Enable)

This bit controls self-refresh operation.

Setting this bit to 1 performs auto-refresh cycle operation, after which self-refresh operation begins.

Clearing this bit to 0 ends self-refresh operation, and auto-refresh operation resumes afterwards.

If this bit was set to 1, the value written to this bit is reflected when self-refresh operation starts. If this bit was set to 0, the value written to this bit has already been reflected when auto-refresh operation starts following the end of self-refresh operation.

16.3.11 SDRAM Refresh Control Register (SDRFCR)

Address(es): 0008 3C14h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	REFW[3:0]				RFC[11:0]											
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b11 to b0	RFC[11:0]	Auto-Refresh Request Interval Setting	b11 b0 0 0 0 0 0 0 0 0 0 0 0 0: Setting prohibited 0 0 0 0 0 0 0 0 0 0 0 1: 2 cycles 0 0 0 0 0 0 0 0 0 0 1 0: 3 cycles : 1 1 1 1 1 1 1 1 1 1 1 1: 4096 cycles	R/W
b15 to b12	REFW[3:0]	Auto-Refresh Cycle/ Self-Refresh Clearing Cycle Count Setting	b15 b12 0 0 0 0: 1 cycle 0 0 0 1: 2 cycles 0 0 1 0: 3 cycles 0 0 1 1: 4 cycles 0 1 0 0: 5 cycles 0 1 0 1: 6 cycles 0 1 1 0: 7 cycles 0 1 1 1: 8 cycles 1 0 0 0: 9 cycles 1 0 0 1: 10 cycles 1 0 1 0: 11 cycles 1 0 1 1: 12 cycles 1 1 0 0: 13 cycles 1 1 0 1: 14 cycles 1 1 1 0: 15 cycles 1 1 1 1: 16 cycles	R/W

RFC[11:0] Bits (Auto-Refresh Request Interval Setting)

These bits specify the auto-refresh request interval.

These bits can be written to at any time, regardless of the state of the auto-refresh operation enable (RFEN) bit in SDRFEN.

If auto-refresh is enabled, the value written to these bits is reflected after the end of auto-refresh cycles. The refresh counter operates in SDCLK.

REFW[3:0] Bits (Auto-Refresh Cycle/ Self-Refresh Clearing Cycle Count Setting)

These bits specify the number of auto-refresh cycles and the number of self-refresh clearing cycles.

These bits can be written to at any time, regardless of the state of the auto-refresh operation enable (RFEN) bit in SDRFEN.

If an auto-refresh cycle is in progress, the value written to these bits while auto-refresh is enabled takes effect after the cycle completes.

Note: Auto-refresh requests are not accepted while SDRAM is being accessed; they must wait until the access completes, so the auto-refresh interval may become enlarged in some cases. Set the RFC[11:0] bits to an auto-refresh request interval value that satisfies the auto-refresh interval specification of the SDRAM being used. Furthermore, make sure to set the auto-refresh request interval to a duration longer than the auto-refresh cycle. Note that the auto-refresh interval cannot be automatically adjusted when the frequency is changed during operation; in this case, perform self-refresh operation and set the auto-refresh interval appropriate for the frequency again.

- Auto-Refresh Request Interval and RFC Set Value

SDRAMC (SDRAM area controller) includes a 12-bit refresh counter that generates auto-refresh requests at fixed intervals. The following equation is used to calculate the set value for the RFC[11:0] bits from the auto-refresh request interval.

RFC = (Auto-refresh request interval / SDCLK cycle) – 1

Note: Auto-refresh requests are not accepted while SDRAM is being accessed; they must wait until the access completes. However, the counter value is updated regardless of whether or not the request was accepted. Note that if two or more auto-refresh requests are generated while SDRAM is being accessed, the second and subsequent requests are ignored.

16.3.12 SDRAM Auto-Refresh Control Register (SDRFEN)

Address(es): 0008 3C16h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	RFEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RFEN	Auto-Refresh Operation Enable	0: Auto-refresh operation is disabled 1: Auto-refresh operation is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

RFEN Bit (Auto-Refresh Operation Enable)

Setting this bit to 0 while auto-refreshing is enabled causes RFEN to be set to 0 and auto-refresh operation to halt after the end of the auto-refresh cycle. However, if RFEN is again set to 1 before the end of the auto-refresh cycle, auto-refreshing continues and the RFEN bit is not set to 0. Setting the RFEN bit to 1 while auto-refresh is disabled starts auto-refresh operation, and refresh requests are then generated at fixed intervals determined by a counter. The interval at which refresh requests are generated is determined by the value of the auto-refresh request interval setting (RFC[11:0]) bits in the SDRAM refresh control register (SDRFCR).

Refresh requests are not accepted while SDRAM is being accessed; they must wait until the access completes.

If an SDRAM access and a refresh request are generated at the same time, the refresh request takes precedence.

16.3.13 SDRAM Initialization Sequence Control Register (SDICR)

Address(es): 0008 3C20h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	INIRQ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	INIRQ	Initialization Sequence Start	0: Invalid 1: Initialization sequence starts	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Writing to this register is possible only once after release from the reset state. Operation is not guaranteed after write access more than once is attempted.

INIRQ Bit (Initialization Sequence Start)

Setting this bit to 1 causes the SDRAM initialization sequence to start and automatically sets the initialization status bit (INIST) in the SDRAM status register (SDSR) to 1. The INIST bit is cleared automatically after the initialization sequence ends.

The value written to the INIRQ bit is not retained.

If access to an external address space or an external bus controller register occurs after the initialization sequence is started, the access is suspended until the initialization sequence ends.

Note: Set the INIRQ bit to start the SDRAM initialization sequence while the conditions listed in Table 16.15, Conditions for Register Modification, are satisfied. The operation is not guaranteed if this bit is set while these conditions are not satisfied.

16.3.14 SDRAM Initialization Register (SDIR)

Address(es): 0008 3C24h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	PRC[2:0]			ARFC[3:0]				ARFI[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	ARFI[3:0]	Initialization Auto-Refresh Interval	b3 b0 0 0 0 0: 3 cycles 0 0 0 1: 4 cycles 0 0 1 0: 5 cycles 0 0 1 1: 6 cycles 0 1 0 0: 7 cycles 0 1 0 1: 8 cycles 0 1 1 0: 9 cycles 0 1 1 1: 10 cycles 1 0 0 0: 11 cycles 1 0 0 1: 12 cycles 1 0 1 0: 13 cycles 1 0 1 1: 14 cycles 1 1 0 0: 15 cycles 1 1 0 1: 16 cycles 1 1 1 0: 17 cycles 1 1 1 1: 18 cycles	R/W
b7 to b4	ARFC[3:0]	Initialization Auto-Refresh Count	b7 b4 0 0 0 0: Setting prohibited 0 0 0 1: 1 time 0 0 1 0: 2 times 0 0 1 1: 3 times 0 1 0 0: 4 times 0 1 0 1: 5 times 0 1 1 0: 6 times 0 1 1 1: 7 times 1 0 0 0: 8 times 1 0 0 1: 9 times 1 0 1 0: 10 times 1 0 1 1: 11 times 1 1 0 0: 12 times 1 1 0 1: 13 times 1 1 1 0: 14 times 1 1 1 1: 15 times	R/W
b10 to b8	PRC[2:0]	Initialization Precharge Cycle Count	b10 b8 0 0 0: 3 cycles 0 0 1: 4 cycles 0 1 0: 5 cycles 0 1 1: 6 cycles 1 0 0: 7 cycles 1 0 1: 8 cycles 1 1 0: 9 cycles 1 1 1: 10 cycles	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Writing to this register is possible only once after release from the reset state. Operation is not guaranteed after write access more than once is attempted.

ARFI[3:0] Bits (Initialization Auto-Refresh Interval)

These bits specify the interval at which auto-refresh commands are issued in the SDRAM initialization sequence.

ARFC[3:0] Bits (Initialization Auto-Refresh Count)

These bits specify the number of times auto-refresh is to be performed in the SDRAM initialization sequence.

PRC[2:0] Bits (Initialization Precharge Cycle Count)

These bits specify the number of precharge cycles in the SDRAM initialization sequence.

Note: Make settings that satisfy the specifications of the connected SDRAM before starting the initialization sequence.

16.3.15 SDRAM Address Register (SDADR)

Address(es): 0008 3C40h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	MXC[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	MXC[1:0]	Address Multiplex Select	b1 b0 0 0: 8-bit shift 0 1: 9-bit shift 1 0: 10-bit shift 1 1: 11-bit shift	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Set SDADR while the conditions listed in Table 16.15, Conditions for Register Modification, are satisfied. The operation is not guaranteed if this bit is set while these conditions are not satisfied.

MXC[1:0] Bits (Address Multiplex Select)

These bits select the size of the shift toward the lower half of the row address in row address/column address multiplexing. These bits also select the row address bits to be used for comparison in the SDRAMC continuous access operation.
For details, refer to Table 16.20, Address Multiplexing.

16.3.16 SDRAM Timing Register (SDTR)

Address(es): 0008 3C44h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	RAS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	RCD[1:0]		RP[2:0]			WR	—	—	—	—	—	CL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CL[2:0]	SDRAMC Column Latency	b2 b0 0 0 0: Setting prohibited 0 0 1: 1 cycle 0 1 0: 2 cycles 0 1 1: 3 cycles 1 0 0: Setting prohibited 1 0 1: Setting prohibited 1 1 0: Setting prohibited 1 1 1: Setting prohibited	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	WR	Write Recovery Interval	0: 1 cycle 1: 2 cycles	R/W
b11 to b9	RP[2:0]	Row Precharge Interval	b11 b9 0 0 0: 1 cycle 0 0 1: 2 cycles 0 1 0: 3 cycles 0 1 1: 4 cycles 1 0 0: 5 cycles 1 0 1: 6 cycles 1 1 0: 7 cycles 1 1 1: 8 cycles	R/W
b13, b12	RCD[1:0]	Row Column Latency	b13b12 0 0: 1 cycle 0 1: 2 cycles 1 0: 3 cycles 1 1: 4 cycles	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	RAS[2:0]	Row Active Interval	b18 b16 0 0 0: 1 cycle 0 0 1: 2 cycles 0 1 0: 3 cycles 0 1 1: 4 cycles 1 0 0: 5 cycles 1 0 1: 6 cycles 1 1 0: 7 cycles 1 1 1: Setting prohibited	R/W
b31 to b19	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SDTR specifies the timing for read and write accesses to SDRAM. For details, refer to section 16.6.12.3, Timing Register Settings and Access Timing.

Set SDTR while the conditions listed in Table 16.15, Conditions for Register Modification, are satisfied. The operation is not guaranteed if this bit is set while these conditions are not satisfied.

Writing to this register is possible only once after release from the reset state. Operation is not guaranteed after write access more than once is attempted.

CL[2:0] Bits (SDRAMC Column Latency)

These bits specify the column latency of the SDRAM controller. This setting only affects the latency setting on the SDRAM controller side. To specify the column latency for externally connected SDRAM, use the SDRAM mode register (SDMOD), which is described below.

WR Bit (Write Recovery Interval)

This bit specifies the interval that must elapse between the SDRAM write command (WRIT) and deactivation (PALL).

RP[2:0] Bits (Row Precharge Interval)

These bits specify the minimum number of cycles that must elapse between the SDRAM deactivation command (PALL) and the next valid command.

RAS[2:0] Bits (Row Active Interval)

These bits specify the minimum interval that must elapse between the SDRAM row activation command (ACTV) and deactivation (PALL). The value specified by these bits should be less than or equal to the sum of the row-column latency (RCD[1:0]) and column latency (CL[2:0]) settings.

16.3.17 SDRAM Mode Register (SDMOD)

Address(es): 0008 3C48h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	MR[14:0]														
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b14 to b0	MR[14:0]	Mode Register Setting	Writing to these bits: Mode register set command is issued	R/W
b15	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

SDMOD specifies the value to be written to the SDRAM mode register.
Writing to SDMOD causes a mode register set command to be issued automatically to SDRAM.
Set SDMOD while the conditions listed in Table 16.15, Conditions for Register Modification, are satisfied. The operation is not guaranteed if this bit is set while these conditions are not satisfied.

MR[14:0] Bits (Mode Register Setting)

Writing to these bits causes a mode register set command to be issued to SDRAM. The setting of the MR[14:0] bits is output to the lower bits of the address. For details, refer to section 16.6.11, Setting Mode Register.
If access to an external address space or an external bus controller register occurs after writing to mode register, the access is suspended until the mode register set command is issued.

Note: The following points should be kept in mind regarding SDMOD settings.
- Make sure to set a burst length of 1 for SDRAM. Operation cannot be guaranteed with settings other than burst length 1.
- The SDRAM column latency must match the setting of the SDRAMC column latency setting bits (CL[2:0]) in the SDRAM timing register (SDTR). Operation cannot be guaranteed if the latency settings do not agree.
- Whenever writing is to proceed, confirm that all of the status bits (SDSR.SRFST, INIST, and MRSST) in the SDRAM status register are 0 beforehand.

16.3.18 SDRAM Status Register (SDSR)

Address(es): 0008 3C50h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	SRFST	INIST	—	—	MRSST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MRSST	Mode Register Setting Status	0: Mode register setting not in progress 1: Mode register setting in progress	R
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	INIST	Initialization Status	0: Initialization sequence not in progress 1: Initialization sequence in progress	R
b4	SRFST	Self-Refresh Transition/Recovery Status	0: Transition/recovery not in progress 1: Transition/recovery in progress	R
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

MRSST Bit (Mode Register Setting Status)

When set to 1, this bit indicates that SDRAM mode register setting is in progress. If SDSR is accessed during the mode register setting operation, the CPU processing can be suspended until the setting operation ends.

INIST Bit (Initialization Status)

When set to 1, this bit indicates that the SDRAM initialization sequence is in progress. If SDSR is accessed during initialization sequence, the CPU processing can be suspended until the initialization sequence ends.

SRFST Bit (Self-Refresh Transition/Recovery Status)

When set to 1, this bit indicates that a transition to or recovery from self-refresh operation is in progress for SDRAM. “Transition to or recovery from self-refresh operation in progress” refers to the interval from the point at which the bits listed in Table 16.9 are written until the corresponding commands are issued.

Note: Execution of a self-refresh, an initialization sequence, or mode register setting may only be performed when all the status bits are 0. Do not rewrite the registers (bits) listed in Table 16.9 when any of the status bits (SRFST, INIST, MRSST) is set to 1.

Table 16.9 List of Registers and Bits Requiring Checking Status Bits

Function	Register	Bits
Self-refresh	SDSELF	SFEN
Initialization sequence	SDICR	INIRQ
Mode register setting	SDMOD	MR[14:0]

16.3.19 Bus Error Status Clear Register (BERCLR)

Address(es): 0008 1300h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	STSCLR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	STSCLR	Status Clear	0: Invalid 1: Bus error status register cleared	(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only writing 1 is effective; i.e. writing 0 has no effect.

STSCLR Bit (Status Clear)

Writing 1 to this bit clears the bus error status registers 1 and 2 (BERSR1 and BERSR2).
Writing 0 has no effect. It is read as 0.

16.3.20 Bus Error Monitoring Enable Register (BEREN)

Address(es): 0008 1304h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	TOEN	IGAEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IGAEN	Illegal Address Access Detection Enable	0: Illegal address access detection is disabled. 1: Illegal address access detection is enabled.	R/W
b1	TOEN	Timeout Detection Enable*1, *2	0: Bus timeout detection is disabled. 1: Bus timeout detection is enabled.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When detection is disabled (the TOEN bit is set to 0), bus access can cause the bus to freeze.
Note 2. Do not set the TOEN bit to 0 (bus timeout detection disabled) while timeout errors are being detected.

16.3.21 Bus Error Status Register 1 (BERSR1)

Address(es): 0008 1308h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	MST[2:0]			—	—	TO	IA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IA	Illegal Address Access	0: Illegal address access not made 1: Illegal address access made	R
b1	TO	Timeout	0: Timeout not generated 1: Timeout generated	R
b3, b2	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b6 to b4	MST[2:0]	Bus Master Code	b6 b4 0 0 0: CPU 0 0 1: Reserved 0 1 0: Reserved 0 1 1: DTC/DMAC 1 0 0: Reserved 1 0 1: Reserved 1 1 0: Extended bus master 1 1 1: EXDMAC	R
b7	—	Reserved	This bit is read as 0. Writing to this bit has no effect.	R

MST[2:0] Bits (Bus Master Code)

These bits indicate the bus master that accessed a bus when a bus error occurred.

16.3.22 Bus Error Status Register 2 (BERSR2)

Address(es): 0008 130Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ADDR[12:0]													—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b15 to b3	ADDR[12:0]	Bus Error Occurrence Address	The upper 13 bits of an address that was accessed when a bus error occurred (in units of 512 Kbytes).	R

16.3.23 Bus Priority Control Register (BUSPRI)

Address(es): 0008 1310h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	BPEB[1:0]		BPFB[1:0]		BPHB[1:0]		BPGB[1:0]		BPIB[1:0]		BPRO[1:0]		BPRA[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	BPRA[1:0]	Memory Bus 1 and 3 (RAM/ expansion RAM/ECCRAM) Priority Control	b1 b0 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(/W) *1
b3, b2	BPRO[1:0]	Memory Bus 2 (Code Flash Memory) Priority Control	b3 b2 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(/W) *1
b5, b4	BPIB[1:0]	Internal Peripheral Bus 1 Priority Control	b5 b4 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(/W) *1
b7, b6	BPGB[1:0]	Internal Peripheral Bus 2 and 3 Priority Control	b7 b6 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(/W) *1
b9, b8	BPHB[1:0]	Internal Peripheral Bus 4 and 5 Priority Control	b9 b8 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(/W) *1
b11, b10	BPFB[1:0]	Internal Peripheral Bus 6 Priority Control	b11b10 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(/W) *1
b13, b12	BPEB[1:0]	External Bus Priority Control	b13b12 0 0: The order of priority is fixed. 0 1: The order of priority is toggled. 1 0: Setting prohibited 1 1: Setting prohibited	R(/W) *1
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing to these bits is only possible once, and this must be done while the DTC, DMAC, EXDMAC, and extended bus master are all stopped. If the value of these bits is changed more than once, further operation is not guaranteed.

BPRA[1:0] Bits (Memory Bus 1 and 3 (RAM/expansion RAM/ECCRAM) Priority Control)

These bits specify the priority order for memory bus 1 (RAM) and memory bus 3 (expansion RAM/ECCRAM).
When the priority order is fixed, internal main bus 2 has priority over CPU buses (instruction and operand buses).
When the priority order is toggled, the bus from which a request has currently been accepted has the lower priority.

BPRO[1:0] Bits (Memory Bus 2 (Code Flash Memory) Priority Control)

These bits specify the priority order for memory bus 2 (code flash memory).
When the priority order is fixed, internal main bus 2 has priority over CPU buses (instruction and operand buses).
When the priority order is toggled, the bus from which a request has currently been accepted has the lower priority.

BPIB[1:0] Bits (Internal Peripheral Bus 1 Priority Control)

These bits specify the priority order for internal peripheral bus 1.
When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.
When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPGB[1:0] Bits (Internal Peripheral Bus 2 and 3 Priority Control)

These bits specify the priority order for internal peripheral buses 2 and 3.
When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.
When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPHB[1:0] Bits (Internal Peripheral Bus 4 and 5 Priority Control)

These bits specify the priority order for internal peripheral buses 4 and 5.
When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.
When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPFB[1:0] Bits (Internal Peripheral Bus 6 Priority Control)

These bits specify the priority order for internal peripheral bus 6.
When the priority order is fixed, internal main bus 2 has priority over internal main bus 1.
When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted.

BPEB[1:0] Bits (External Bus Priority Control)

These bits specify the priority order for the external bus.
When the priority order is fixed, the order is EXDMAC, internal main bus 2, and then internal main bus 1.
When the priority order is toggled, a bus has a lower priority when the request of that bus is accepted, between internal main bus 1 and other buses (internal main bus 2 and EXDMAC). However, the order of priority is EXDMAC and then internal main bus 2, regardless of the BPEB[1:0] bits settings.

16.3.24 Extended Bus Master Priority Control Register (EBMAPCR)

Address(es): 000C 5800h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	PRERR	—	—	—	—	—	—	—	—	—	—	—	—	PR5SEL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	PR4SEL[2:0]			—	PR3SEL[2:0]			—	PR2SEL[2:0]			—	PR1SEL[2:0]		
Value after reset:	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	PR1SEL[2:0]	1st Priority Selection	b2 b0 0 0 0: M0 (GLCDC-GRA1) is selected as having the highest priority in arbitration (initial value) 0 0 1: M1 (DRW2D-TX) is selected as having the highest priority in arbitration 0 1 0: M2 (DRW2D-FB) is selected as having the highest priority in arbitration 0 1 1: M3 (GLCDC-GRA2) is selected as having the highest priority in arbitration 1 0 0: M4 (EDMAC) is selected as having the highest priority in arbitration Settings other than above are prohibited.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	PR2SEL[2:0]	2nd Priority Selection	b6 b4 0 0 0: M0 (GLCDC-GRA1) is selected as having the second priority in arbitration 0 0 1: M1 (DRW2D-TX) is selected as having the second priority in arbitration (initial value) 0 1 0: M2 (DRW2D-FB) is selected as having the second priority in arbitration 0 1 1: M3 (GLCDC-GRA2) is selected as having the second priority in arbitration 1 0 0: M4 (EDMAC) is selected as having the second priority in arbitration Settings other than above are prohibited.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	PR3SEL[2:0]	3rd Priority Selection	b10 b8 0 0 0: M0 (GLCDC-GRA1) is selected as having the third priority in arbitration 0 0 1: M1 (DRW2D-TX) is selected as having the third priority in arbitration 0 1 0: M2 (DRW2D-FB) is selected as having the third priority in arbitration (initial value) 0 1 1: M3 (GLCDC-GRA2) is selected as having the third priority in arbitration 1 0 0: M4 (EDMAC) is selected as having the third priority in arbitration Settings other than above are prohibited.	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b14 to b12	PR4SEL[2:0]	4th Priority Selection	b14 b12 0 0 0: M0 (GLCDC-GRA1) is selected as having the fourth priority in arbitration 0 0 1: M1 (DRW2D-TX) is selected as having the fourth priority in arbitration 0 1 0: M2 (DRW2D-FB) is selected as having the fourth priority in arbitration 0 1 1: M3 (GLCDC-GRA2) is selected as having the fourth priority in arbitration (initial value) 1 0 0: M4 (EDMAC) is selected as having the fourth priority in arbitration Settings other than above are prohibited.	R/W
b15	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b18 to b16	PR5SEL[2:0]	5th Priority Selection	b18 b16 0 0 0: M0 (GLCDC-GRA1) is selected as having the fifth priority in arbitration 0 0 1: M1 (DRW2D-TX) is selected as having the fifth priority in arbitration 0 1 0: M2 (DRW2D-FB) is selected as having the fifth priority in arbitration 0 1 1: M3 (GLCDC-GRA2) is selected as having the fifth priority in arbitration 1 0 0: M4 (EDMAC) is selected as having the fifth priority in arbitration (initial value) Settings other than above are prohibited.	R/W
b30 to b19	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	PRERR	Priority Setting Error Flag	0: The setting of the register is valid. 1: The setting of the register is invalid and operation of priority control is not guaranteed.	R

This register is used to select the priority of bus mastership requests from the extended bus masters in case of contention between them and is only available. The register must be accessed in 32-bit units. The setting of the register must be set while there is no request for bus mastership.

The extended bus master has five transfer sources: EDMAC, GLCDC-GRA1 (GLCDC graphics 1 data read), GLCDC-GRA2 (GLCDC graphics 2 data read), DRW2D-TX (DRW2D texture data read), and DRW2D-FB (DRW2D frame buffer data read write and display list data read). The priority order in cases of conflict of requests for bus mastership is in the order GLCDC-GRA1 > DRW2D-TX > DRW2D-FB > GLCDC-GRA2 > EDMAC. The priority order can be changed by setting the PRnSEL[2:0] bits of the register. The priority order of the transfer source selected by the PR1SEL[2:0] bits is the highest and the one selected by the PR5SEL[2:0] bits becomes the lowest.

PRERR Flag (Priority Setting Error Flag)

When this flag is 1, it indicates that the setting of the EBMAPCR register is invalid. This flag is set to 1 when even two settings among those for the PR1SEL[2:0], PR2SEL[2:0], PR3SEL[2:0], PR4SEL[2:0] and PR5SEL[2:0] bits are the same, or when prohibited settings (101b to 111b) are mode for these bits.

When this flag is 1, the operation of priority control is not guaranteed. Check the value of the flag and make the appropriate setting to the flag.

16.4 Endian and Data Alignment

The external bus has a data-alignment function to control which byte of the data bus (D31 to D24, D23 to D16, D15 to D8, or D7 to D0) is used according to the bus specifications of the area to be accessed (8-bit, 16-bit, or 32-bit bus space), data size, and endian format when accessing the external address space (the CS and SDRAM areas).

16.4.1 Data Alignment Control for CS Area

(1) 32-Bit Bus Space

When a 32-bit width is selected for a bus space by the BSIZE[1:0] bits in CSnCR, the address buses A23 to A2 are enabled to output address signals in units of 32 bits, and the address buses A1 and A0 are disabled (always output the low level).


When byte strobe mode is selected (the WRMOD bit = 0 in CSnMOD), the WR0# to WR3# pins are enabled. The BC0# to BC3# pins are not used.

When single write strobe mode is selected (the WRMOD bit = 1 in CSnMOD), only the WR0# pin is enabled and always outputs the low level during write access, regardless of the data size. Here, the WR1# to WR3# pins are invalid (always output the high level). The valid byte position is indicated by the BC0# to BC3# pins.

In 32-bit bus space, the valid positions of data external to the chip and of control signals differ according to whether the endian is big or little.

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address	WR3#/BC3# | WR2#/BC2# | WR1#/BC1# | WR0#/BC0# / RD# / Data Bus: D31–D24 | D23–D16 | D15–D8 | D7–D0
8 bits	4n	One	First	8 bits	4n	7–0
	4n+1	One	First	8 bits	4n	7–0
	4n+2	One	First	8 bits	4n	7–0
	4n+3	One	First	8 bits	4n	7–0
16 bits	4n	One	First	16 bits	4n	15–8, 7–0
	4n+1	Two	First	8 bits	4n	7–0
			Second	8 bits	4n	15–8
	4n+2	One	First	16 bits	4n	15–8, 7–0
	4n+3	Two	First	8 bits	4n	7–0
			Second	8 bits	4n+4	15–8
32 bits	4n	One	First	32 bits	4n	31–24, 23–16, 15–8, 7–0
	4n+1	Three	First	8 bits	4n	7–0
			Second	16 bits	4n	23–16, 15–8
			Third	8 bits	4n+4	31–24
	4n+2	Two	First	16 bits	4n	15–8, 7–0
			Second	16 bits	4n+4	31–24, 23–16
	4n+3	Three	First	8 bits	4n	7–0
			Second	16 bits	4n+4	23–16, 15–8
			Third	8 bits	4n+4	31–24
64 bits	4n	Two	First	32 bits	4n	31–24, 23–16, 15–8, 7–0
			Second	32 bits	4n+4	63–56, 55–48, 47–40, 39–32

Figure 16.6 Data Alignment (Little Endian) in 32-Bit Bus Space



Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address
8 bits	4n	One	First	8 bits	4n
	4n+1	One	First	8 bits	4n
	4n+2	One	First	8 bits	4n
	4n+3	One	First	8 bits	4n
16 bits	4n	One	First	16 bits	4n
	4n+1	Two	First	8 bits	4n
			Second	8 bits	4n
	4n+2	One	First	16 bits	4n
	4n+3	Two	First	8 bits	4n
			Second	8 bits	4n+4
32 bits	4n	One	First	32 bits	4n
	4n+1	Three	First	8 bits	4n
			Second	16 bits	4n
			Third	8 bits	4n+4
	4n+2	Two	First	16 bits	4n
			Second	16 bits	4n+4
	4n+3	Three	First	8 bits	4n
			Second	16 bits	4n+4
			Third	8 bits	4n+4
64 bits	4n	Two	First	32 bits	4n
			Second	32 bits	4n+4

Figure 16.7 Data Alignment (Big Endian) in 32-Bit Bus Space

(2) 16-Bit Bus Space

When a 16-bit width is selected for a bus space by the BSIZE[1:0] bits in CSnCR, the address buses A23 to A1 are enabled to output address signals in units of 16 bits, and the address bus A0 is disabled (always output the low level). When byte strobe mode is selected (the WRMOD bit = 0 in CSnMOD), the WR0# and WR1# pins are enabled, and the WR2# and WR3# pins are disabled (fixed high). The BC0# to BC3# pins are not used.

When single write strobe mode is selected (the WRMOD bit = 1 in CSnMOD), only the WR0# pin is enabled and always outputs the low level during write access, regardless of the data size. Here, the WR1# to WR3# pins are invalid (always output the high level). The valid byte position is indicated by the BC0# and BC1# pins. The BC2# and BC3# pins are not used.

In 16-bit bus space, page access can occur in access to data in 32- or 64-bit units. Specifically, page access can occur when an access does not spread over a 32-bit boundary and causes no change in BC0# and BC1# signals. The situations in which page access occurs are indicated by the letter (p) in Figure 16.8 and Figure 16.9.

In 16-bit bus space, the valid positions of data external to the chip and of control signals differ according to whether the endian is big or little.

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		WR1#/BC1# WR0#/BC0# RD# Data Bus D15 D8 D7 D0
8 bits	4n	One	First	8 bits	4n		7 0
	4n+1	One	First	8 bits	4n		7 0
	4n+2	One	First	8 bits	4n+2		7 0
	4n+3	One	First	8 bits	4n+2		7 0
16 bits	4n	One	First	16 bits	4n		15 8 7 0
	4n+1	Two	First	8 bits	4n		7 0
			Second	8 bits	4n+2		15 8
	4n+2	One	First	16 bits	4n+2		15 8 7 0
	4n+3	Two	First	8 bits	4n+2		7 0
			Second	8 bits	4n+4		15 8
32 bits	4n	Two	First	16 bits	4n		15 8 7 0
			Second	16 bits	4n+2	(p)	31 24 23 16
	4n+1	Three	First	8 bits	4n		7 0
			Second	16 bits	4n+2		23 16 15 8
			Third	8 bits	4n+4		31 24
	4n+2	Two	First	16 bits	4n+2		15 8 7 0
			Second	16 bits	4n+4		31 24 23 16
	4n+3	Three	First	8 bits	4n+2		7 0
			Second	16 bits	4n+4		23 16 15 8
			Third	8 bits	4n+6		31 24
64 bits	4n	Four	First	16 bits	4n		15 8 7 0
			Second	16 bits	4n+2	(p)	31 24 23 16
			Third	16 bits	4n+4		47 40 39 32
			Fourth	16 bits	4n+6	(p)	63 56 55 48

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 16.8 Data Alignment (Little Endian) in 16-Bit Bus Space

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		WR1#/BC1# WR0#/BC0# RD# Data Bus D15 D8 D7 D0
8 bits	4n	One	First	8 bits	4n		7 0
	4n+1	One	First	8 bits	4n		7 0
	4n+2	One	First	8 bits	4n+2		7 0
	4n+3	One	First	8 bits	4n+2		7 0
16 bits	4n	One	First	16 bits	4n		15 8 7 0
	4n+1	Two	First	8 bits	4n		15 8
			Second	8 bits	4n+2		7 0
	4n+2	One	First	16 bits	4n+2		15 8 7 0
	4n+3	Two	First	8 bits	4n+2		15 8
			Second	8 bits	4n+4		7 0
32 bits	4n	Two	First	16 bits	4n		31 24 23 16
			Second	16 bits	4n+2	(p)	15 8 7 0
	4n+1	Three	First	8 bits	4n		31 24
			Second	16 bits	4n+2		23 16 15 8
			Third	8 bits	4n+4		7 0
	4n+2	Two	First	16 bits	4n+2		31 24 23 16
			Second	16 bits	4n+4		15 8 7 0
	4n+3	Three	First	8 bits	4n+2		31 24
			Second	16 bits	4n+4		23 16 15 8
			Third	8 bits	4n+6		7 0
64 bits	4n	Four	First	16 bits	4n		63 56 55 48
			Second	16 bits	4n+2	(p)	47 40 39 32
			Third	16 bits	4n+4		31 24 23 16
			Fourth	16 bits	4n+6	(p)	15 8 7 0

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 16.9 Data Alignment (Big Endian) in 16-Bit Bus Space

(3) 8-Bit Bus Space

When an 8-bit bus space is selected by the BSIZE[1:0] bits in CSnCR, the address buses A23 to A0 are enabled to output address signals in byte units.

In 8-bit bus space, only the WR0# pin is valid regardless of write access mode, and always outputs the low level during write access. The WR1# to WR3# pins and the BC0# to BC3# pins are not used.

Page access can occur in access to data in 16-, 32- or 64-bit units. Specifically, page access can occur when an access does not spread over a 32-bit boundary. The situations in which page access occurs are indicated by the letter (p) in Figure 16.10 and Figure 16.11.

In 8-bit bus space, the valid positions of data external to the chip are D7 to D0 and WR0# is used as the control signal, regardless of the endian mode.

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		WR1#/BC1# RD# D15 D8	WR0#/BC0# RD# D7 D0
8 bits	4n	One	First	8 bits	4n			7 0
	4n+1	One	First	8 bits	4n+1			7 0
	4n+2	One	First	8 bits	4n+2			7 0
	4n+3	One	First	8 bits	4n+3			7 0
16 bits	4n	Two	First	8 bits	4n			7 0
			Second	8 bits	4n+1	(p)		15 8
	4n+1	Two	First	8 bits	4n+1			7 0
			Second	8 bits	4n+2	(p)		15 8
	4n+2	Two	First	8 bits	4n+2			7 0
			Second	8 bits	4n+3	(p)		15 8
	4n+3	Two	First	8 bits	4n+3			7 0
			Second	8 bits	4n+4			15 8
32 bits	4n	Four	First	8 bits	4n			7 0
			Second	8 bits	4n+1	(p)		15 8
			Third	8 bits	4n+2	(p)		23 16
			Fourth	8 bits	4n+3	(p)		31 24
	4n+1	Four	First	8 bits	4n+1			7 0
			Second	8 bits	4n+2	(p)		15 8
			Third	8 bits	4n+3	(p)		23 16
			Fourth	8 bits	4n+4			31 24
	4n+2	Four	First	8 bits	4n+2			7 0
			Second	8 bits	4n+3	(p)		15 8
			Third	8 bits	4n+4			23 16
			Fourth	8 bits	4n+5	(p)		31 24
	4n+3	Four	First	8 bits	4n+3			7 0
			Second	8 bits	4n+4			15 8
			Third	8 bits	4n+5	(p)		23 16
			Fourth	8 bits	4n+6	(p)		31 24
64 bits	4n	Eight	First	8 bits	4n			7 0
			Second	8 bits	4n+1	(p)		15 8
			Third	8 bits	4n+2	(p)		23 16
			Fourth	8 bits	4n+3	(p)		31 24
			Fifth	8 bits	4n+4			39 32
			Sixth	8 bits	4n+5	(p)		47 40
			Seventh	8 bits	4n+6	(p)		55 48
			Eighth	8 bits	4n+7	(p)		63 56

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 16.10 Data Alignment (Little Endian) in 8-Bit Bus Space

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		WR1#/BC1# RD# Data Bus D15 D8	WR0#/BC0# D7 D0
8 bits	4n	One	First	8 bits	4n			7 0
	4n+1	One	First	8 bits	4n+1			7 0
	4n+2	One	First	8 bits	4n+2			7 0
	4n+3	One	First	8 bits	4n+3			7 0
16 bits	4n	Two	First	8 bits	4n			15 8
			Second	8 bits	4n+1	(p)		7 0
	4n+1	Two	First	8 bits	4n+1			15 8
			Second	8 bits	4n+2	(p)		7 0
	4n+2	Two	First	8 bits	4n+2			15 8
			Second	8 bits	4n+3	(p)		7 0
	4n+3	Two	First	8 bits	4n+3			15 8
			Second	8 bits	4n+4			7 0
32 bits	4n	Four	First	8 bits	4n			31 24
			Second	8 bits	4n+1	(p)		23 16
			Third	8 bits	4n+2	(p)		15 8
			Fourth	8 bits	4n+3	(p)		7 0
	4n+1	Four	First	8 bits	4n+1			31 24
			Second	8 bits	4n+2	(p)		23 16
			Third	8 bits	4n+3	(p)		15 8
			Fourth	8 bits	4n+4			7 0
	4n+2	Four	First	8 bits	4n+2			31 24
			Second	8 bits	4n+3	(p)		23 16
			Third	8 bits	4n+4			15 8
			Fourth	8 bits	4n+5	(p)		7 0
	4n+3	Four	First	8 bits	4n+3			31 24
			Second	8 bits	4n+4			23 16
			Third	8 bits	4n+5	(p)		15 8
			Fourth	8 bits	4n+6	(p)		7 0
64 bits	4n	Eight	First	8 bits	4n			63 56
			Second	8 bits	4n+1	(p)		55 48
			Third	8 bits	4n+2	(p)		47 40
			Fourth	8 bits	4n+3	(p)		39 32
			Fifth	8 bits	4n+4			31 24
			Sixth	8 bits	4n+5	(p)		23 16
			Seventh	8 bits	4n+6	(p)		15 8
			Eighth	8 bits	4n+7	(p)		7 0

(p): Page access (only when page access is enabled with the PRENB and PWENB bits in CSnMOD)

Figure 16.11 Data Alignment (Big Endian) in 8-Bit Bus Space

16.4.2 Data Alignment Control for SDRAM Area

(1) 32-Bit Bus Space

When a 32-bit width is selected for a bus space by the BSIZE[1:0] bits in SDCCR, the address buses A26 to A2 are enabled to output address signals in units of 32 bits, and the address buses A1 and A0 are disabled (always output the low level).

The external data is accessed using the D31 to D24, D23 to D16, D15 to D8, and D7 to D0 pins. Data widths that can be handled in a single cycle of access are 8, 16 and 32 bits. 64-bit access is executed as two cycles of 32-bit access. The valid byte position is indicated by DQM0 to DQM3 signals.

In 32-bit bus space, the valid positions of data external to the chip and of SDRAM control signals (DQM0 to DQM3) differ according to whether the endian is big or little. Figure 16.12 and Figure 16.13 show data alignment control when the endian is little and big, respectively.

In 32-bit bus space, consecutive access can occur in access to data in 8-, 16-, or 32-bit units. Specifically, consecutive access can occur when a single round of bus access is generated in response to a single transfer request. The situations in which consecutive access occurs are indicated by the letter “(r1)” in Figure 16.12 and Figure 16.13. Figure 16.18 shows a consecutive access example.

Data Size	Access Address	Access Address	Bus Cycle	Unit of Data	Address		DQM3 / DQM2 / DQM1 / DQM0 / WE# / Data Bus (D31 D24 D23 D16 D15 D8 D7 D0)
8 bits	4n	One	First	8 bits	4n	(r1)	7 0
	4n+1	One	First	8 bits	4n	(r1)	7 0
	4n+2	One	First	8 bits	4n	(r1)	7 0
	4n+3	One	First	8 bits	4n	(r1)	7 0
16 bits	4n	One	First	16 bits	4n	(r1)	15 8 7 0
	4n+1	Two	First	8 bits	4n		7 0
			Second	8 bits	4n		15 8
	4n+2	One	First	16 bits	4n	(r1)	15 8 7 0
	4n+3	Two	First	8 bits	4n		7 0
			Second	8 bits	4n+4		15 8
32 bits	4n	One	First	32 bits	4n	(r1)	31 24 23 16 15 8 7 0
	4n+1	Three	First	8 bits	4n		7 0
			Second	16 bits	4n		23 16 15 8
			Third	8 bits	4n+4		31 24
	4n+2	Two	First	16 bits	4n		15 8 7 0
			Second	16 bits	4n+4		31 24 23 16
	4n+3	Three	First	8 bits	4n		7 0
			Second	16 bits	4n+4		23 16 15 8
			Third	8 bits	4n+4		31 24
64 bits	4n	Two	First	32 bits	4n		31 24 23 16 15 8 7 0
			Second	32 bits	4n+4		63 56 55 48 47 40 39 32

(r1): Consecutive access (only when consecutive access is enabled by BE = 1 in SDAMOD during the EXDMAC block or cluster transfer in single address mode)

Figure 16.12 Data Alignment (Little Endian) in 32-Bit Bus Space

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		DQM3 / DQM2 / DQM1 / DQM0 / WE# / Data Bus (D31 D24 D23 D16 D15 D8 D7 D0)
8 bits	4n	One	First	8 bits	4n	(r1)	7 0
	4n+1	One	First	8 bits	4n	(r1)	7 0
	4n+2	One	First	8 bits	4n	(r1)	7 0
	4n+3	One	First	8 bits	4n	(r1)	7 0
16 bits	4n	One	First	16 bits	4n	(r1)	15 8 7 0
	4n+1	Two	First	8 bits	4n		15 8
			Second	8 bits	4n		7 0
	4n+2	One	First	16 bits	4n	(r1)	15 8 7 0
	4n+3	Two	First	8 bits	4n		15 8
			Second	8 bits	4n+4		7 0
32 bits	4n	One	First	32 bits	4n	(r1)	31 24 23 16 15 8 7 0
	4n+1	Three	First	8 bits	4n		31 24
			Second	16 bits	4n		23 16 15 8
			Third	8 bits	4n+4		7 0
	4n+2	Two	First	16 bits	4n		31 24 23 16
			Second	16 bits	4n+4		15 8 7 0
	4n+3	Three	First	8 bits	4n		31 24
			Second	16 bits	4n+4		23 16 15 8
			Third	8 bits	4n+4		7 0
64 bits	4n	Two	First	32 bits	4n		63 56 55 48 47 40 39 32
			Second	32 bits	4n+4		31 24 23 16 15 8 7 0

(r1): Consecutive access (only when consecutive access is enabled by BE = 1 in SDAMOD during the EXDMAC block or cluster transfer in single address mode)

Figure 16.13 Data Alignment (Big Endian) in 32-Bit Bus Space

(2) 16-Bit Bus Space

When a 16-bit width is selected for a bus space by the BSIZE[1:0] bits in SDCCR, the address buses A26 to A1 are enabled to output address signals in units of 16 bits, and the address buses A0 is disabled (always output the low level). The valid byte position is indicated by DQM0 and DQM1 signals. DQM2 and DQM3 signals are not used.

In 16-bit bus space, the external data is accessed using the D15 to D8 and D7 to D0 pins and DQM0 and DQM1 control signals. Data widths that can be handled in a single cycle of access are 8 and 16 bits. 32-bit access is executed as two cycles of 16-bit access or three cycles in order of 8-, 16-, and 8-bit access (depending on the alignment of the address), and 64-bit access is executed as four cycles of 16-bit access.

In 16-bit bus space, the valid positions of data external to the chip and of control signals differ according to whether the endian is big or little. Figure 16.14 and Figure 16.15 show data alignment control when the endian is little and big, respectively.

In 16-bit bus space, consecutive access can occur in access to data in 8- or 16-bit units. Specifically, consecutive access can occur when a single round of bus access is generated in response to a single transfer request. The situations in which consecutive access occurs are indicated by the letter "(r1)" in Figure 16.14 and Figure 16.15. Figure 16.18 shows a consecutive access example.

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		DQM1 / DQM0 / WE# / Data Bus (D15 D8 D7 D0)
8 bits	4n	One	First	8 bits	4n	(r1)	7 0
	4n+1	One	First	8 bits	4n	(r1)	7 0
	4n+2	One	First	8 bits	4n+2	(r1)	7 0
	4n+3	One	First	8 bits	4n+2	(r1)	7 0
16 bit	4n	One	First	16 bits	4n	(r1)	15 8 7 0
	4n+1	Two	First	8 bits	4n		7 0
			Second	8 bits	4n+2		15 8
	4n+2	One	First	16 bits	4n+2	(r1)	15 8 7 0
	4n+3	Two	First	8 bits	4n+2		7 0
			Second	8 bits	4n+4		15 8
32 bits	4n	Two	First	16 bits	4n		15 8 7 0
			Second	16 bits	4n+2		31 24 23 16
	4n+1	Three	First	8 bits	4n		7 0
			Second	16 bits	4n+2		23 16 15 8
			Third	8 bits	4n+4		31 24
	4n+2	Two	First	16 bits	4n+2		15 8 7 0
			Second	16 bits	4n+4		31 24 23 16
	4n+3	Three	First	8 bits	4n+2		7 0
			Second	16 bits	4n+4		23 16 15 8
			Third	8 bits	4n+6		31 24
64 bits	4n	Four	First	16 bits	4n		15 8 7 0
			Second	16 bits	4n+2		31 24 23 16
			Third	16 bits	4n+4		47 40 39 32
			Fourth	16 bits	4n+6		63 56 55 48

(r1): Consecutive access (only when consecutive access is enabled by BE = 1 in SDAMOD during the EXDMAC block or cluster transfer in single address mode)

Figure 16.14 Data Alignment (Little Endian) in 16-Bit Bus Space

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		DQM1 / DQM0 / WE# / Data Bus (D15 D8 D7 D0)
8 bits	4n	One	First	8 bits	4n	(r1)	7 0
	4n+1	One	First	8 bits	4n	(r1)	7 0
	4n+2	One	First	8 bits	4n+2	(r1)	7 0
	4n+3	One	First	8 bits	4n+2	(r1)	7 0
16 bits	4n	One	First	16 bits	4n	(r1)	15 8 7 0
	4n+1	Two	First	8 bits	4n		15 8
			Second	8 bits	4n+2		7 0
	4n+2	One	First	16 bits	4n+2	(r1)	15 8 7 0
	4n+3	Two	First	8 bits	4n+2		15 8
			Second	8 bits	4n+4		7 0
32 bits	4n	Two	First	16 bits	4n		31 24 23 16
			Second	16 bits	4n+2		15 8 7 0
	4n+1	Three	First	8 bits	4n		31 24
			Second	16 bits	4n+2		23 16 15 8
			Third	8 bits	4n+4		7 0
	4n+2	Two	First	16 bits	4n+2		31 24 23 16
			Second	16 bits	4n+4		15 8 7 0
	4n+3	Three	First	8 bits	4n+2		31 24
			Second	16 bits	4n+4		23 16 15 8
			Third	8 bits	4n+6		7 0
64 bits	4n	Four	First	16 bits	4n		63 56 55 48
			Second	16 bits	4n+2		47 40 39 32
			Third	16 bits	4n+4		31 24 23 16
			Fourth	16 bits	4n+6		15 8 7 0

(r1): Consecutive access (only when consecutive access is enabled by BE = 1 in SDAMOD during the EXDMAC block or cluster transfer in single address mode)

Figure 16.15 Data Alignment (Big Endian) in 16-Bit Bus Space

(3) 8-Bit Bus Space

When an 8-bit width is selected for a bus space by the BSIZE[1:0] bits in SDCCR, the address buses A26 to A0 are enabled to output address signals in units of 8 bits.

In 8-bit bus space, the external data is accessed using the D7 to D0 pins and DQM0 control signal. Eight-bit data can be accessed at a time; 16-bit data is accessed with two 8-bit accesses, 32-bit data is accessed with four 8-bit accesses, and 64-bit data is accessed with eight 8-bit accesses.

Figure 16.16 and Figure 16.17 show data alignment control when the endian is little and big, respectively.

In 8-bit bus space, consecutive access can occur in access to data in 8-bit units. Specifically, consecutive access can occur when a single round of bus access is generated in response to a single transfer request. The situations in which consecutive access occurs are indicated by the letter “(r1)” in Figure 16.16 and Figure 16.17. Figure 16.18 shows a consecutive access example.

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		DQM1 DQM0 WE# Data Bus D15 D8 D7 D0
8 bits	4n	One	First	8 bits	4n	(r1)	7 0
	4n+1	One	First	8 bits	4n+1	(r1)	7 0
	4n+2	One	First	8 bits	4n+2	(r1)	7 0
	4n+3	One	First	8 bits	4n+3	(r1)	7 0
16 bits	4n	Two	First	8 bits	4n		7 0
			Second	8 bits	4n+1		15 8
	4n+1	Two	First	8 bits	4n+1		7 0
			Second	8 bits	4n+2		15 8
	4n+2	Two	First	8 bits	4n+2		7 0
			Second	8 bits	4n+3		15 8
	4n+3	Two	First	8 bits	4n+3		7 0
			Second	8 bits	4n+4		15 8
32 bits	4n	Four	First	8 bits	4n		7 0
			Second	8 bits	4n+1		15 8
			Third	8 bits	4n+2		23 16
			Fourth	8 bits	4n+3		31 24
	4n+1	Four	First	8 bits	4n+1		7 0
			Second	8 bits	4n+2		15 8
			Third	8 bits	4n+3		23 16
			Fourth	8 bits	4n+4		31 24
	4n+2	Four	First	8 bits	4n+2		7 0
			Second	8 bits	4n+3		15 8
			Third	8 bits	4n+4		23 16
			Fourth	8 bits	4n+5		31 24
	4n+3	Four	First	8 bits	4n+3		7 0
			Second	8 bits	4n+4		15 8
			Third	8 bits	4n+5		23 16
			Fourth	8 bits	4n+6		31 24
64 bits	4n	Eight	First	8 bits	4n		7 0
			Second	8 bits	4n+1		15 8
			Third	8 bits	4n+2		23 16
			Fourth	8 bits	4n+3		31 24
			Fifth	8 bits	4n+4		39 32
			Sixth	8 bits	4n+5		47 40
			Seventh	8 bits	4n+6		55 48
			Eighth	8 bits	4n+7		63 56

(r1): Consecutive access (only when consecutive access is enabled by BE = 1 in SDAMOD during the EXDMAC block or cluster transfer in single address mode)

Figure 16.16 Data Alignment (Little Endian) in 8-Bit Bus Space

Data Size	Access Address	Number of Access	Bus Cycle	Unit of Data	Address		DQM1 / DQM0 / WE# / Data Bus D15 D8 D7 D0
8 bits	4n	One	First	8 bits	4n	(r1)	7 0
	4n+1	One	First	8 bits	4n+1	(r1)	7 0
	4n+2	One	First	8 bits	4n+2	(r1)	7 0
	4n+3	One	First	8 bits	4n+3	(r1)	7 0
16 bits	4n	Two	First	8 bits	4n		15 8
			Second	8 bits	4n+1		7 0
	4n+1	Two	First	8 bits	4n+1		15 8
			Second	8 bits	4n+2		7 0
	4n+2	Two	First	8 bits	4n+2		15 8
			Second	8 bits	4n+3		7 0
	4n+3	Two	First	8 bits	4n+3		15 8
			Second	8 bits	4n+4		7 0
32 bits	4n	Four	First	8 bits	4n		31 24
			Second	8 bits	4n+1		23 16
			Third	8 bits	4n+2		15 8
			Fourth	8 bits	4n+3		7 0
	4n+1	Four	First	8 bits	4n+1		31 24
			Second	8 bits	4n+2		23 16
			Third	8 bits	4n+3		15 8
			Fourth	8 bits	4n+4		7 0
	4n+2	Four	First	8 bits	4n+2		31 24
			Second	8 bits	4n+3		23 16
			Third	8 bits	4n+4		15 8
			Fourth	8 bits	4n+5		7 0
	4n+3	Four	First	8 bits	4n+3		31 24
			Second	8 bits	4n+4		23 16
			Third	8 bits	4n+5		15 8
			Fourth	8 bits	4n+6		7 0
64 bits	4n	Eight	First	8 bits	4n		63 56
			Second	8 bits	4n+1		55 48
			Third	8 bits	4n+2		47 40
			Fourth	8 bits	4n+3		39 32
			Fifth	8 bits	4n+4		31 24
			Sixth	8 bits	4n+5		23 16
			Seventh	8 bits	4n+6		15 8
			Eighth	8 bits	4n+7		7 0

(r1): Consecutive access (only when consecutive access is enabled by BE = 1 in SDAMOD during the EXDMAC block or cluster transfer in single address mode)

Figure 16.17 Data Alignment (Big Endian) in 8-Bit Bus Space




Figure 16.18 Consecutive Access Example

16.5 Operation of CS Area Controller

16.5.1 Separate Bus

The various periods in the timing charts are described below.
The CS area controller (CSC) operates in synchronization with the external bus clock (BCLK). The operation cycles, such as wait cycles specified with the CSC register, are counted on BCLK. In the following description, frequencies of BCLK and BCLK pin output are the same, unless otherwise noted.
Access via the external bus starts at the same point as the output of a rising edge on the BCLK pin. However, if the external bus clock (BCLK) and the output on the BCLK pin are at different frequencies so that a single request from a bus master for transfer leads to two or more rounds of access via the external bus, the wait settings may cause the start of access for the second and subsequent rounds to coincide with the falling edge of the output on the BCLK pin (refer to Figure 16.26 to Figure 16.30). If recovery cycles are inserted for bus access, the setting for the number of recovery cycles may also cause the start of access for the second and subsequent rounds to coincide with the falling edge of the output on the BCLK pin (refer to Figure 16.46).

(a) Tw1 to Twn (Clock Cycles of Waiting for a Normal Read Cycle or Normal Write Cycle)

The period Tw1 to Twn is made up of the number of clock cycles between the start of access via the external bus clock and one cycle before the strobe signal is valid. The number of cycles are selectable within the range from zero to 31. Within this period, the timing of CSn#, RD#, and WRn# assertion (placing the signals at the low level) is determined by the respective wait settings. Specifically, the periods of waiting are controlled by the CS assert wait select bits (CSON[2:0]), the RD assert wait select bits (RDON[2:0]), the WR assert wait select bits (WRON[2:0]), and the write data output wait select bits (WDON[2:0]) in CSn wait control register 2 (CSnWCR2). The number of clock cycles for each of these periods of waiting is selectable as a value from zero to seven counted from the start of external bus access. Selectable numbers of cycles are also within the overall number of clock cycles of waiting for reading or writing.

(b) Tend (Clock Cycle where the Strobe Signal is Valid)

Tend is the next clock cycle after completion of the period of waiting for a normal cycle of reading or writing or for a cycle of page reading or page writing. If each wait select bit for a normal cycle of reading or writing or for a cycle of page reading or page writing is zero, the clock cycle where bus access starts is the clock cycle where the strobe signal is valid. The RD# and WRn# signals are negated in the next clock cycle after the cycle where the strobe signal is valid. In the case of read access, the clock cycle where the strobe signal is valid becomes the clock cycle where the data to be read are sampled.
If an external wait is enabled, the wait signal is sampled at the time of the cycle where the strobe signal is valid. The bus cycle is extended if the wait signal is at the low level. The bus cycle is completed in the next clock cycle if the wait signal is at the high level. Tend indicates the cycle where sampling of the wait signal starts.
After the first cycle where the strobe signal is valid during page access, second and subsequent page access operations (point (e) below) start in the next cycle except in cases of write access where a setting (other than zero) for write-data output extension clock cycles (point (d) below) has been made. If the setting for the RD or WR assertion wait is a value other than zero, the RD# and WRn# signals are negated in the next clock cycle. If the setting is zero, assertion continues. Furthermore, the CSn# signal continues to be asserted rather than being negated.

(c) Tn1 to Tnm (Clock Cycles of CS Extension)

In the case of normal access, Tn1 to Tnm represent the clock cycles of the period following the cycle where the strobe signal is valid (Tend) up to negation of the CSn# signal. For read or write access, the timing of negation can be controlled by the read-access CS extension cycle select bits (CSROFF[2:0]) and the write-access CS extension cycle select bits (CSWOFF[2:0]) in the CSn wait control register 2 (CSnWCR2), respectively.
The number of cycles are counted from the cycle following the cycle where the strobe signal is valid.
In the case of page access, Tn1 to Tnm represent the clock cycles of the period for the cycle following the last cycle where the strobe signal is valid up to negation of the CSn# signal.

For write access, setting the write data output extension cycle select bits (WDOFF) controls extension of the period where the address and output data are valid.

(d) Tdw1 to Tdwn (Write-Data Output Extension Clock Cycles)

For write access, if the setting for write-data output extension wait is a value other than zero, clock cycles of write-data output extension are inserted from the cycle that follows the cycle where the strobe signal is valid (Tend).
In the case of normal access, this is inserted within the period of clock cycles of CS extension (point (c) above).
In the case of page access, this is inserted within the period of the cycle where the strobe signal is valid and subsequent page access or within the period of clock cycles of CS extension (point (c) above). Valid address and data output are extended over this period, and the WRn# signal is negated.

(e) Tpw1 to Tpwn (Page-Read Cycle Wait or Page-Write Cycle Wait)

For the second and subsequent bus cycles during page access, the values for a page-read cycle wait or page-write cycle wait are used instead of the settings for a normal read or write cycle wait. Setting the WR assert wait select bits becomes enabled in the same way as for the first round of access. How the setting for RD assertion controls operation depends on the setting for page-read access mode (the PRMOD bit in CSnMOD) as described below.

CSnMOD.PRMOD = 0: A wait until RD assertion is inserted in the same way as for the first round of access, and the RD# signal is negated.
CSnMOD.PRMOD = 1: Although a wait until RD assertion is inserted in the same way as for normal-access compatibility mode, the RD# signal continues to be asserted over this period.

(f) Tr1 to Trn (Recovery Cycles)

Recovery cycles can be inserted from the point where a bus cycle is completed (CSn# signal negation). The number of recovery cycles can be controlled by the setting of the read recovery (RRCV) or write recovery (WRCV) bits in the CSn recovery cycle register (CSnREC). Both numbers of recovery cycles are counted from the end of a bus cycle (CSn# negation) and can be selected from 0 to 15 cycles. For details on recovery cycles, refer to section 16.5.4, Insertion of Recovery Cycles.

(1) Normal Access

When the PRENB and PWENB bits in CSnMOD are set to 0 to disable page-read and page-write access, respectively, all bus accesses will take the form of normal read and write operations.
Even when the PRENB and PWENB bits in CSnMOD are set to 1 to enable page-read and page-write access, respectively, bus access other than page access will take the form of normal read and write operations.
Figure 16.19 to Figure 16.21 show the normal access operations.




Figure 16.19 Bus Timing (Normal-Read Operation) (n = 0 to 7, m = 0 to 3)




Figure 16.20 Bus Timing (Normal-Write Operation, Single Write Strobe Mode) (n = 0 to 7, m = 0 to 3)




Figure 16.21 Example of Normal Access Operation (Read/Write) (n = 0 to 7, m = 0 to 3)

When two or more rounds of external bus access are required in response to a single request for transfer from a bus master, normal access operations (steps (a) to (d) above) are repeated. Figure 16.22 and Figure 16.23 show examples of operations when two rounds of bus access are generated in response to a single request for transfer. If the recovery cycle insertion condition is satisfied, recovery cycles (step (f) above) are also inserted in the second and subsequent external bus accesses (refer to Figure 16.44).

The values of the wait control registers are example settings. In practice, set the register bits according to the specifications of connected devices.




Figure 16.22 Example of Normal-Read Operation (when Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer) (n = 0 to 7, m = 0 to 3)




Figure 16.23 Example of Normal-Write Operation (when Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer, in Single Write Strobe Mode) (n = 0 to 7, m = 0 to 3)

Figure 16.24 and Figure 16.25 show examples of normal read and write accesses to a 32-bit bus space in 16 bits.




Figure 16.24 Example of Normal-Read Operation (when 32-Bit Bus Space is Accessed in 16 Bits) (n = 0 to 7)




Figure 16.25 Example of Normal-Write Operation (when 32-Bit Bus Space is Accessed in 16 Bits, in Byte Strobe Mode) (n = 0 to 7)

Figure 16.26 to Figure 16.30 show examples of normal accesses made with the 1/2 BCLK selected with the BCLK pin output select bit.




Figure 16.26 Example of Normal Access (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 7, m = 0 to 3)




Figure 16.27 Example of Normal-Read Operation (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 7, m = 0 to 3)




Figure 16.28 Example of Normal-Write Operation (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 7, m = 0 to 3)




Figure 16.29 Example of Normal-Read Operation (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer) (n = 0 to 7, m = 0 to 3)




Figure 16.30 Example of Normal-Write Operation (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer) (n = 0 to 7, m = 0 to 3)

(2) Page Access

When the PRENB and PWENB bits in CSnMOD are set to 1 to enable page-read and page-write access, respectively, the bus access for page access operations becomes page reading and writing. Specifically, page access can occur when two or more rounds of external bus access are required for a single transfer request from the bus master. However, normal access is made when the split accesses are not aligned or the access spreads over the 32-bit boundary. Refer to Figure 16.8 to Figure 16.11 for the conditions under which page access occurs.
Figure 16.31 and Figure 16.32 show examples of page access operations.




Figure 16.31 Page-Read Access Timing (n = 0 to 7, m = 0 to 3)




Figure 16.32 Page-Write Access Timing (n = 0 to 7, m = 0 to 3)

Figure 16.33 and Figure 16.34 show examples of operations for access to a 16-bit bus space in 32 bits. The values of the wait control registers are example settings. In practice, the register settings will correspond to the specifications of connected devices.




Figure 16.33 Example of Page-Read Access Operation (when 16-Bit Bus Space is Accessed in 32 Bits) (n = 0 to 7)




Figure 16.34 Example of Page-Write Access Operation (when 16-Bit Bus Space is Accessed in 32 Bits, in Single Write Strobe Mode) (n = 0 to 7)

Figure 16.35 and Figure 16.36 show examples of page access operations performed with the 1/2 BCLK selected with the BCLK pin output select bit.




Figure 16.35 Example of Page Read Access Operation (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer) (n = 0 to 7)




Figure 16.36 Example of Page Write Access Operation (when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit and Two Rounds of Bus Access are Generated in Response to a Single Request for Transfer, in Single Write Strobe Mode) (n = 0 to 7)

16.5.2 Address/Data Multiplexed Bus

When the address/data multiplexed I/O interface select bit (MPXEN) in CSnCR is set to 1, addresses and data can be multiplexing input/output to/from the D15 to D0 pins in the corresponding area. Using this function enables direct connection of this MCU to peripheral LSIs requiring address/data multiplexing. When 8-bit width is selected with the BSIZE[1:0] bits in CSnCR, D7 to D0 are multiplexed with A7 to A0. When 16-bit width is selected, D15 to D0 are multiplexed with A15 to A0. In the address/data multiplexed I/O space, accesses are controlled with the ALE, RD#, WRn#, and BCn# signals.
Byte strobe mode or single-write strobe mode is selectable in the same way as for a separate bus. However, with regard to the BCn# signals within the address cycle, the byte-control signal is output for the data being read or written.
During the address/data multiplexed I/O space access, after the number of wait cycles specified by the address cycle wait select bits (AWAIT[1:0]) in CSnWCR2 is inserted in the address output cycle, data access is performed.

- Ta1 to Tan (Address Cycle Wait)

The period Ta1 to Tan is valid only when the address/data multiplexed I/O space is specified. This period is made up of the number of clock cycles between the start of external bus access and one cycle before the address latch (ALE) signal is negated. The number of cycles are selectable within the range from zero to three. Addresses are output until the next cycle of ALE signal negation (address cycle). The timing of ALE signal is the same as that of CS# assertion. After the address cycle, a data cycle is started. CSnWCR1 and CSnWCR2 should be set so that an address cycle and a data cycle do not overlap.

Page access to the address/data multiplexed I/O space is invalid. When the PRENB or PWENB bit in CSnMOD is set to 1 to enable page-read or page-write access, these settings are ignored and normal read or write operation is performed.

Figure 16.37 to Figure 16.39 show examples of operations with the address/data multiplexed I/O interface.




Figure 16.37 Example of Read Access Operation with Address/Data Multiplexed I/O Interface (n = 0 to 7)




Figure 16.38 Example of Write Access Operation with Address/Data Multiplexed I/O Interface (n = 0 to 7; m = 0, 1)




Figure 16.39 Example of Bus Timing with Address/Data Multiplexed I/O Interface (n = 0 to 7; m = 0, 1)

16.5.3 External Wait Function

Wait cycles can be extended by the WAIT# signal over the length of normal access cycle wait (specified by the CSRWAIT[4:0] and CSWWAIT[4:0] bits in CSnWCR1) and page access cycle wait (specified by the CSPRWAIT[2:0] and CSPWWAIT[2:0] bits in CSnWCR1).
When external wait is enabled (the EWENB bit = 1 in CSnMOD), wait cycles are inserted while the WAIT# signal is held low. When external wait is disabled (the EWENB bit = 0 in CSnMOD), the WAIT# signal has no effect.
All wait cycles specified in CSnWCR1 are inserted independently of the WAIT# signal.

(1) Normal Access

Sampling of the WAIT# signal begins upon completion of the wait cycle (Tend) specified in CSnWCR1. The bus cycle is extended while the WAIT# signal is held low. The wait cycle ends (Tend) at the next cycle after the WAIT# signal becomes high.

(2) Page Access

The first access operation is the same as the normal access operation. Sampling of the WAIT# signal begins upon completion of the wait cycle (Tend) specified in the CSnWCR1 register. The bus cycle is extended while the WAIT# signal is held low. The wait cycle ends (Tend) at the next cycle after the WAIT# signal becomes high.
With respect to the second and subsequent accesses, sampling of the WAIT# signal begins upon completion of the wait cycle of the page access (Tend). The wait cycle of the page access is extended while the WAIT# signal is held low, and ends (Tend) at the next cycle after the WAIT# signal becomes high.
Figure 16.40 and Figure 16.41 show examples of external wait insertion timing with the separate bus interface.




Figure 16.40 Example of External Wait Timing (Page-Read Access to 16-Bit Bus Space) (n = 0 to 7; m = 0, 1)




Figure 16.41 Example of External Wait Timing (Page-Write Access to 16-Bit Bus Space, in Byte Strobe Mode) (n = 0 to 7; m = 0, 1)

(3) Address/Data Multiplexed I/O Interface

In a data cycle with the address/data multiplexed I/O interface, programmed waits and pin waits using the WAIT pin can be inserted in the same way as that with the separate bus interface.

Address cycles are not affected by the wait control settings. Figure 16.42 shows an example of external wait insertion timing with the address/data multiplexed I/O interface.




Figure 16.42 Example of External Wait Insertion Timing with Address/Data Multiplexed I/O Interface (m = 0, 1)

16.5.4 Insertion of Recovery Cycles

Recovery cycles can be inserted between consecutive rounds of external bus access by setting the recovery cycle insertion enable bit in CSRECEN to 1.
The number of recovery cycles to be inserted after read cycles and write cycles can be separately set for each area using CSnREC. When the preceding bus cycle is a write access, the number of write recovery cycles should be set with the WRCV[3:0] bits for the area. When the preceding bus cycle is a read access, the number of read recovery cycles should be set with the RRCV[3:0] bits for the area. For example, when CS1 read access occurs after CS0 read access, the number of recovery cycles to be inserted between them is set by the RRCV[3:0] bits in CS0REC.
Recovery cycles can be inserted on any of the following eight conditions. The recovery cycle insertion can be enabled or disabled with the RCVENj (j = 0 to 7) in CSRECEN when the preceding bus access is a separate bus access, and with RCVENMj (j = 0 to 7) when the preceding bus access is an address/data multiplexed bus access.

- After a read access to the external bus, a read access is made to the external bus in the same area.
- After a read access to the external bus, a read access is made to the external bus in a different area.
- After a read access to the external bus, a write access is made to the external bus in the same area.
- After a read access to the external bus, a write access is made to the external bus in a different area.
- After a write access to the external bus, a read access is made to the external bus in the same area.
- After a write access to the external bus, a read access is made to the external bus in a different area.
- After a write access to the external bus, a write access is made to the external bus in the same area.
- After a write access to the external bus, a write access is made to the external bus in a different area.

The recovery cycle starts at the end of the preceding bus cycle, i.e. when the CSn# signal (n = 0 to 7) is negated. A high-level period of the CSn# signal is inserted for the specified recovery cycle period starting from this point.
The CSn# signal for the next round of bus access is asserted immediately after the end of recovery cycles in the fastest case. Even if the next request for access to an external address space is generated during the recovery period, the next round of access over the external bus will start immediately after the end of recovery cycles.
When two or more external bus access cycles are required for a single transfer request from a bus master and the recovery cycle insertion condition is satisfied, recovery cycles are also inserted between these bus access cycles.
However, when page read access is enabled (CSnMOD.PRENB = 1) or page write access is enabled (CSnMOD.PWENB = 1), recovery cycles are not inserted except after the last bus access cycle of the transfer even if the recovery cycle insertion condition is satisfied (Figure 16.45).
Similarly, during normal accesses with page access enabled, recovery cycles are not inserted between bus access cycles but inserted only after the last bus access cycle of the transfer.
With the address/data multiplexed I/O interface, when the recovery cycle insertion condition is satisfied, recovery cycles are inserted between bus access cycles regardless of the page access enable setting.

Figure 16.43 to Figure 16.45 show examples of recovery cycle insertion with the separate bus interface.




Figure 16.43 Example of Recovery Cycle Insertion with Separate Bus Interface (m = 0 to 3)




Figure 16.44 Example of Recovery Cycle Insertion When a Bus Access is Split (with Separate Bus Interface, Normal Access) (m = 0 to 3)




Figure 16.45 Example of Recovery Cycle Insertion When a Bus Access is Split (with Separate Bus Interface, Page Access) (m = 0 to 3)

Figure 16.46 shows examples of operations when the BCLK pin output selection bits are set for frequency-division of BCLK by 2.




Figure 16.46 Example of Operation for Recovery Cycles when the BCLK Pin Output Selection Bits are Set for Frequency-Division of BCLK by 2 (For the Case of Normal Access through a Separate Bus Interface) (m = 0 to 3)

With the address/data multiplexed I/O interface, recovery cycles are inserted in the same way as that with the separate bus interface. Figure 16.47 and Figure 16.48 show examples of recovery cycle insertion with the address/data multiplexed I/O interface.




Figure 16.47 Example of Recovery Cycle Insertion with Address/Data Multiplexed I/O Interface (m = 0, 1)




Figure 16.48 Example of Recovery Cycle Insertion When a Bus Access is Split with Address/Data Multiplexed I/O Interface (m = 0, 1)

16.5.5 No Access State

When no external address space is accessed, CSn#, BCn#, WRn#, and RDn# signals are high, ALE signal is low, and D31 to D0 are in the high-impedance state.

16.5.6 Write Buffer Function (External Bus)

The internal main bus is released by writing data to the write buffer before the write access is completed, which allows the next round of bus access to start. However, if the following round of bus access is to an external address space or to a register of the external bus controller, it is suspended until the external bus operations already in progress are completed. Figure 16.49 shows an example of operation when the write-buffer function is in use. When this function is in use, if the next operation after an external write is internal access, the internal access (access to on-chip memory or a peripheral module) is executed in parallel with the external write, i.e. without waiting for completion of the latter operation.




Figure 16.49 Example of Operation when the Write-Buffer Function is in Use

16.5.7 Limitations

(1) Limitations on Using Separate Bus Interface

- Limitations that apply to various bits of CSn wait control register 1 (CSnWCR1) and CSn wait control register 2 (CSnWCR2) at the times of normal and page accesses are listed in Table 16.10.
  Even if the setting of the page-read access enable bit in the CSn mode register or the page-write access enable bit in the CSn mode register selects permission (CSnMOD.PRENB = 1 or CSnMOD.PWENB = 1), the first round of access for page access and the access that does not fall within the scope of page access are normal access operation, and thus limitations on normal access must be satisfied.

Table 16.10 Limitations at the Time of Normal and Page Access

Limitations at the Time of Normal Access		Limitations at the Time of Page Access	
Reading	**Writing**	**Reading**	**Writing**
CSON[2:0] ≤ CSRWAIT RDON[2:0] ≤ CSRWAIT CSON[2:0] ≤ RDON	1 ≤ WDON[2:0] CSON[2:0] ≤ CSWWAIT WRON[2:0] ≤ CSWWAIT WDON[2:0] ≤ CSWWAIT WDOFF[2:0] ≤ CSWOFF WDON[2:0] ≤ WRON CSON[2:0] ≤ WRON	CSON[2:0] ≤ CSPRWAIT RDON[2:0] ≤ CSPRWAIT CSON[2:0] ≤ RDON	1 ≤ WDON[2:0] CSON[2:0] ≤ CSPWWAIT WRON[2:0] ≤ CSPWWAIT WDON[2:0] ≤ CSPWWAIT WDOFF[2:0] ≤ CSWOFF WDON[2:0] ≤ WRON CSON[2:0] ≤ WRON

- When two or more external bus access cycles are required for a single transfer request from a bus master and the recovery cycle insertion condition is satisfied with page read access enabled (CSnMOD.PRENB = 1) or page write access enabled (CSnMOD.PWENB = 1), recovery cycles are not inserted between bus access cycles but inserted only after the last bus access cycle of the transfer.

(2) Limitations on Using Address/Data Multiplexed Bus Interface

- In the address/data multiplexed I/O space, page accesses are invalid. If a page access setting is specified, the setting is ignored and the normal read or write operation is performed.
- When the address/data multiplexed I/O interface is set, the BSIZE[1:0] bits in CSnCR should not be set to other than 8- and 16-bit bus spaces. If set, the operation cannot be guaranteed.

Table 16.11 Limitations at the Time of Normal Access

Limitations at the Time of Normal Access	
Reading	**Writing**
CSON[2:0] ≤ CSRWAIT RDON[2:0] ≤ CSRWAIT CSON[2:0] ≤ RDON AWAIT[1:0] + 2 ≤ RDON CSON[2:0] ≤ AWAIT	CSON[2:0] ≤ CSWWAIT WRON[2:0] ≤ CSWWAIT WDON[2:0] ≤ CSWWAIT WDOFF[2:0] ≤ CSWOFF WDON[2:0] ≤ WRON CSON[2:0] ≤ WRON AWAIT[1:0] + 2 ≤ WRON AWAIT[1:0] + 2 ≤ WDON CSON[2:0] ≤ AWAIT

(3) Limitation when a Pin is Multiplexed between A0 and BC0# Functions

When the A0 and BC0# pin functions share the same pin, setting the single write strobe mode is prohibited in the 8-bit bus space; otherwise the operation is not guaranteed.

(4) Limitations when 1/2 BCLK is Selected with BCLK Pin Output Select Bit

When 1/2 BCLK is selected through the BCLK pin output select bit, the external bus access cycle starts at the rising edge of the BCLK pin output. However, when two or more external bus access cycles are generated for a single transfer request from a bus master, the second or subsequent external bus access cycle may start at the falling edge of the BCLK pin output depending on the wait cycle settings. Make appropriate register settings according to the specifications of the device to be connected.

(5) Limitations on EXDMAC Single Address Transfer Mode

- During the transfer in EXDMAC single address mode, the EDACK signal can be negated one cycle before the RD# signal is negated for read access or one cycle after the WR# signal is negated for write access through the settings of the EDACKn pin negate wait bit in the EXDMA output set register (EDMOMD.DACKW). Here, the CS# signal assertion and negation timing should be set so that the EDACK signal is enabled while the CS# signal is asserted. Table 16.12 and Table 16.13 list the limitations on the CSnWCR1 and CSnWCR2 register setting during the EXDMAC transfer in single address mode.
- To enable the EDACK signal output during the EXDMAC transfer in single address mode, the external wait function should be disabled (EWENB bit in CSnMOD = 0).
- When the external data read continuous assertion mode is specified (PRMOD bit in CSnMOD = 1) for page read access, the transfer in EXDMAC single address mode is prohibited; if such an attempt is made, correct operation is not guaranteed.
- In the address/data multiplexed I/O space, the transfer in EXDMAC single address mode is prohibited; if such an attempt is made, correct operation is not guaranteed.

Table 16.12 Limitations on EXDMAC Single Address Transfer Mode (EDMOMD.DACKW = 0)

Limitations at the Time of Normal Access		Limitations at the Time of Page Access	
Reading	**Writing**	**Reading**	**Writing**
CSON[2:0] ≤ CSRWAIT RDON[2:0] ≤ CSRWAIT CSON[2:0] ≤ RDON 1 ≤ RDON	CSON[2:0] ≤ CSWWAIT WRON[2:0] ≤ CSWWAIT WDON[2:0] ≤ CSWWAIT WDOFF[2:0] ≤ CSWOFF WDON[2:0] ≤ WRON CSON[2:0] ≤ WRON 1 ≤ WRON	CSON[2:0] ≤ CSPRWAIT RDON[2:0] ≤ CSPRWAIT CSON[2:0] ≤ RDON 1 ≤ RDON	CSON[2:0] ≤ CSPWWAIT WRON[2:0] ≤ CSPWWAIT WDON[2:0] ≤ CSPWWAIT WDOFF[2:0] ≤ CSWOFF WDON[2:0] ≤ WRON CSON[2:0] ≤ WRON 1 ≤ WRON

Table 16.13 Limitations on EXDMAC Single Address Transfer Mode (EDMOMD.DACKW = 1)

Limitations at the Time of Normal Access		Limitations at the Time of Page Access	
Reading	**Writing**	**Reading**	**Writing**
CSON[2:0] ≤ CSRWAIT RDON[2:0] < CSRWAIT CSON[2:0] ≤ RDON 1 ≤ RDON	CSON[2:0] ≤ CSWWAIT WRON[2:0] ≤ CSWWAIT WDON[2:0] ≤ CSWWAIT WDOFF[2:0] ≤ CSWOFF WDON[2:0] ≤ WRON CSON[2:0] ≤ WRON 1 ≤ WRON 1 ≤ WDOFF	CSON[2:0] ≤ CSPRWAIT RDON[2:0] < CSPRWAIT CSON[2:0] ≤ RDON 1 ≤ RDON	CSON[2:0] ≤ CSPWWAIT WRON[2:0] ≤ CSPWWAIT WDON[2:0] ≤ CSPWWAIT WDOFF[2:0] ≤ CSWOFF WDON[2:0] ≤ WRON CSON[2:0] ≤ WRON 1 ≤ WRON 1 ≤ WDOFF

(6) Prohibition of Access that Spans Areas of Address Space

Single access that spans several areas of the address space is prohibited, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single word or longword access.

Single access that spans two areas of the address space is also prohibited in the EXDMAC block transfer in single address mode or cluster transfer, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single access in the EXDMAC block transfer in single address mode or cluster transfer.

(7) Restrictions on RMPA and String-Manipulation Instructions

- Although the external space has a per-area ending-switching facility (only for data), the allocation of data to be handled by RMPA or string-manipulation instructions to an area where the endian differs from that of the chip is prohibited, and operation is not guaranteed if this restriction is not observed. If data to be handled by RMPA or string-manipulation instructions are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.
- The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

(8) Restriction on Instruction Code

When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.

16.6 SDRAM Area Controller Operation

The following sections describe how the SDRAM area controller (SDRAMC) is enabled and the SDRAM bus width is set, which is followed by the description of SDRAMC operations including read, write, auto-refresh, self-refresh, initialization sequence, and mode register setting.

16.6.1 Enabling/Disabling SDRAM Access and Setting SDRAM Bus Width

SDRAM access can be enabled or disabled using the SDC control register (SDCCR). The SDRAM bus width can also be set using SDCCR.
Even when the operation of the SDRAM address space is disabled, refresh operation is available as long as self-refresh or auto-refresh operation is enabled.

16.6.2 No Access State

When no external address space is accessed, SDCS#, WEn#, RAS#, and CAS# signals are high.

16.6.3 Insertion of Recovery Cycles

When access to the SDRAM area follows access to the CS area, data recovery cycles are inserted for the CS area controller (CSC). If the number of recovery cycles for the CSC is 0, the ACT command for the next SDRAM access is issued immediately after negation of CSn# signal at the earliest. If the number of recovery cycles are not 0, the ACT command is issued two cycles after the specified recovery cycle period elapsed after negation of CSn# signal at the earliest. Since no data conflicts can occur during access to the SDRAM area, there is no need to set data recovery cycles for the SDRAM (fixed to zero cycle).




Figure 16.50 Example of Recovery Timing (for SDRAM Access)

16.6.4 Write Buffer Function

In write access, the internal main bus is released by writing data to the write buffer before the write access is completed, which allows the next round of bus access to start. However, if the following round of bus access is to an external address space or to a register of the external bus controller, it is suspended until the external bus operations already in progress are completed.

16.6.5 SDRAM Commands

The SDRAMC issues a command for each bus cycle to control SDRAM. Commands are defined by combination of SDCS#, RAS#, CAS#, WE#, CKE, and other signals.
Table 16.14 lists the commands issued by the SDRAMC.

Table 16.14 List of SDRAMC Commands

Name	Abbreviation	Command	SDCS#	RAS#	CAS#	WE#	CKE	
							n-1	n
DESL	DSL	Device deselect	H	x	x	x	H	x
ACTV	ACT	Bank active	L	L	H	H	H	x
READ	RD	Read	L	H	L	H	H	x
WRIT	WRI	Write	L	H	L	L	H	x
PALL	PRA	All bank precharge	L	L	H	L	H	x
REF	RFA	Auto-refresh	L	L	L	H	H	x
MRS	MRS	Mode register set	L	L	L	L	H	x
SELF	RFS	Self-refresh entry	L	L	L	H	H	L
SELFX	RFX	Self-refresh end	H	x	x	x	L	H

Note: H: High level, L: Low level, x: Don't care. (High level or low level)
n: Command issue cycle, n – 1: One cycle before the command is issued.

16.6.6 Conditions for Setting SDRAMC Registers

SDRAMC registers should be modified only when all the corresponding conditions are satisfied as listed in Table 16.15.

Table 16.15 Conditions for Register Modification

Function/Operation	Registers	Conditions
Self-refresh	SDSELF*1	• SDRAM access is disabled. (SDCCR.EXENB = 0*2) • Auto-refresh operation is enabled. (SDRFEN.RFEN = 1)
Auto-refresh	SDRFCR	Self-refresh operation is disabled. (SDSELF.SFEN = 0)
	SDRFEN	Self-refresh operation is disabled. (SDSELF.SFEN = 0)
Initialization sequence	SDIR*1	The SDICR has not been set yet, and the same conditions as SDICR modification should be satisfied.
	SDICR*1	• SDRAM access is disabled. (SDCCR.EXENB = 0*2) • Auto-refresh operation is disabled. (SDRFEN.RFEN = 0) • Self-refresh operation is disabled. (SDSELF.SFEN = 0)
Address register	SDADR	• SDRAM access is disabled. (SDCCR.EXENB = 0*2) • Auto-refresh operation is disabled. (SDRFEN.RFEN = 0) • Self-refresh operation is disabled. (SDSELF.SFEN = 0)
Timing register	SDTR	• During self-refresh operation (SDSELF.SFEN = 1) or • SDRAM access is disabled. (SDCCR.EXENB = 0*2) • Auto-refresh operation is disabled. (SDRFEN.RFEN = 0) • Self-refresh operation is disabled. (SDSELF.SFEN = 0)
Mode register	SDMOD*1	• SDRAM access is disabled. (SDCCR.EXENB = 0*2) • Self-refresh operation is disabled. (SDSELF.SFEN = 0)
Access mode register	SDAMOD	• SDRAM access is disabled. (SDCCR.EXENB = 0*2) • Auto-refresh operation is disabled. (SDRFEN.RFEN = 0) • Self-refresh operation is disabled. (SDSELF.SFEN = 0)

Note 1. Before modification, confirm that all the status bits in SDSR are 0.
Note 2. After writing 0 to the EXENB bit, confirm that the EXENB bit is set to 0.

16.6.7 Self-Refresh

Transition to or recovery from self-refresh mode can be controlled using the SDRAM self-refresh control register (SDSELF).

Immediately before transition to self-refresh mode, auto-refresh operation is performed. In self-refresh mode, the CKE signal is low. Immediately after recovery from self-refresh mode, the auto-refresh cycle is started.

Figure 16.51 and Figure 16.52 show timing examples of transition to self-refresh mode and recovery from self-refresh mode, respectively.




Figure 16.51 Timing Example of Transition to Self-Refresh Mode (when SDRFCR.REFW[3:0] = 0010b: 3 Cycles)




Figure 16.52 Timing Example of Recovery from Self-Refresh Mode

(1) Self-Refresh in All-Module-Clock Stop Mode

When causing transition to self-refresh mode in all-module-clock stop mode, first cause transition to self-refresh mode according to the procedure shown in section 16.6.12.2, Procedure for Transition to and Recovery from Self-Refresh Mode, and then make settings to cause transition to all-module-clock stop mode.

After canceling all-module-clock stop mode, follow the procedure shown in section 16.6.12.2, Procedure for Transition to and Recovery from Self-Refresh Mode.

For details of transition and cancellation of all-module-clock stop mode, refer to section 11, Low Power Consumption.

(2) Self-Refresh in Software Standby Mode

When causing transition to self-refresh mode in software standby mode, first cause transition to self-refresh mode

according to the procedure shown in section 16.6.12.2, Procedure for Transition to and Recovery from Self-Refresh Mode, and then make settings to cause transition to software standby mode. In software standby mode, set the output port enable bit (OPE) in the standby control register (SBYCR) to 1 to hold the output state of the address bus and bus control signals.
After canceling software standby mode, follow the procedure shown in section 16.6.12.2, Procedure for Transition to and Recovery from Self-Refresh Mode.
For details of transition and cancellation of software standby mode, refer to section 11, Low Power Consumption.

(3) Self-Refresh in Deep Software Standby Mode

Transition to deep software standby mode is performed via software standby mode. On transition to deep software standby mode from software standby mode, the state of pins remains unchanged. Therefore, transition to self-refresh mode in deep software standby mode can be made according to the same procedure as that in software standby mode. In deep software standby mode, however, additional setting is necessary to cause transition to self-refresh mode; it is necessary to set the I/O port keep bit (IOKEEP) in the deep software standby control register (DPSBYCR) to 1.
Since the SDRAMC is internally reset by an internal reset signal when deep software standby mode is canceled, the SDRAM control registers need to be set again. After canceling software standby mode, follow the procedure shown below to cancel self-refresh mode. Figure 16.53 shows self-refresh timing in deep software standby mode.
For details of transition and cancellation of deep software standby mode, refer to section 11, Low Power Consumption.

1. In deep software standby mode, the CKE signal output remains low according to the IOKEEP setting in DPSBYCR.
2. Start clock supply to SDRAMC.
3. Set the SDRAM control registers (SDCMOD, SDAMOD, SDADR, and SDTR) again, which have been initialized by an internal reset upon transition to deep software standby mode, and then enable auto-refresh operation (RFEN bit in SDRFEN = 1).
4. Check that all the status bits in SDSR are set to 0 and set the SFEN bit in SDSELF to 1 to set self-refresh mode again.
5. Modify port settings for the SDRAM interface according to the procedure below.
   (1) Set the enable bits for the SDRAM pins (PFBCR1.MDSDE and PFBCR1.DQM1E in PFBCR1) to 1 to set the ports for SDRAM again.
   (2) Set the enable bit for the SDCLK pin (PFBCR1.SDCLKE in PFBCR1) to 1 to enable SDCLK pin output again.
   (3) Set the IOKEEP bit in DPSBYCR to 0 to release the I/O ports from the held state.
6. Set the PSTOP0 bit in SCKCR to 0 to start clock supply to the SDRAM via the SDCLK pin.
7. Check that all the status bits in SDSR are set to 0 and set the SFEN bit in SDSELF to 0 to cancel self-refresh mode.




Figure 16.53 Timing Example of Self-Refresh Cycle (in Deep Software Standby Mode)

16.6.8 Auto-Refresh

The auto-refresh cycle can be started by setting the auto-refresh operation enable bit (RFEN) in the SDRAM auto-refresh control register (SDRFEN) to 1. Once the cycle is started, refresh requests are generated at fixed intervals determined by the refresh counter to start the auto-refresh cycle. However, since refresh requests are not accepted during read/write access, the auto-refresh cycle may be suspended. If an auto-refresh request is issued during consecutive access to the SDRAM, the auto-refresh cycle starts after bus access in response to a single transfer request from the bus master is completed.

If an SDRAM access and a refresh request are generated at the same time, the refresh request takes precedence. A CS area access and a refresh request can be made at the same if the SDCS#, RAS#, CAS#, WE#, and CKE signals, which are necessary for issuing the refresh command, are exclusively provided for SDRAM access.

When the RFEN bit in SDRFEN is set to 1 again after the auto-refresh cycle is started, a refresh request is generated. However, if a request is made during read/write access, a request is actually generated when access is completed.

The refresh counter is halted during self-refresh operation. After recovery from self-refresh mode, the auto-refresh cycle is started and the counter value is reset thus resuming the counter operation.

Figure 16.54 shows an example of the timing of an auto-refresh cycle.




Figure 16.54 Timing Example of Auto-Refresh Cycle (1)

Figure 16.55 and Figure 16.56 show examples of operation when an auto-refresh request is generated during single access and continuous access, respectively.




Figure 16.55 Timing Example of Auto-Refresh Cycle (2) (Auto-Refresh Request is Made during Single Access)




**Figure 16.56 Timing Example of Auto-Refresh Cycle (3)
(Auto-Refresh Request is Made during Continuous Access)**

16.6.9 Initialization Sequencer

The SDRAMC has a sequencer to issue SDRAM initialization commands. After a reset, the initialization sequence must be activated without fail; the operation is not guaranteed if the SDRAM is not initialized.
The SDRAM initialization sequencer issues an all-bank-precharge command followed by auto-refresh commands n times (n = 1 to 15). The SDRAM initialization sequence timing can be set using the SDRAM initialization register (SDIR). The SDRAM initialization sequence can be activated using the SDRAM initialization sequence control register (SDICR). These registers should be set only when the conditions listed in Table 16.15, Conditions for Register Modification.
Figure 16.57 shows a timing example of the SDRAM initialization sequence. When the ARFC[3:0] bits in SDIR are set so that auto-refresh operation is performed two or more times, auto-refresh cycles are repeated in the initialization sequence accordingly.




Figure 16.57 Timing Example of SDRAM Initialization Sequence

16.6.10 Read/Write Access

The SDRAMC controls read/write access in the following two modes.

- Single access mode: the row address is output each time data is accessed
- Consecutive access mode: when the same row address is accessed consecutively, only the column address is changed after the row address is output, enabling quick data access.

Consecutive SDRAM access is enabled by setting the continuous access enable bit (BE) in SDRAM access mode register (SDAMOD) to 1 in EXDMAC cluster transfer or block transfer in single address mode.
If the data size for a single transfer by the EXDMAC is less than the width of the external bus, and when bus access for a single transfer request ends once, in the same way as for non-aligned access, operation with consecutive access becomes possible.
When the above condition is not satisfied, the setting for consecutive-access mode is prohibited, and operation is not guaranteed if the setting is made.
Furthermore, setting the SDRAMC column-latency setting bits (CL[2:0]) in SDTR to 1 (CL = 1) in consecutive-access mode is prohibited, and operation is not guaranteed if this setting is made.
When the BE bit in SDAMOD is 0, single access is used in both cluster transfer for the EXDMAC and block transfer in single address mode.

(1) Single Access

Figure 16.58 and Figure 16.59 show examples of the timing of single reading and Figure 16.60 shows an example of the timing of single writing. The specific access timing depends on the SDRAM timing register (SDTR) settings. For details, refer to section 16.6.12.3, Timing Register Settings and Access Timing.




Figure 16.58 Timing Example of Single Read (SDTR.CL[2:0] = 010b: 2 Cycles)




Figure 16.59 Timing Example of Single Read (Cluster Transfer by EXDMAC or Block Transfer in Single Address Mode with SDAMOD.BE = 0 and SDTR.CL[2:0] = 010b: 2 Cycles)




Figure 16.60 Timing Example of Single Write (when the Shortest Timing is Set)

(2) Consecutive Access

Figure 16.61 and Figure 16.62 show timing examples of consecutive read and consecutive write for four data, respectively.

When the SDRAM row address changes during transfer, the pertinent row is automatically deactivated or activated appropriately.

Figure 16.63 shows a timing example of consecutive write in which the row address changes.

The specific access timing depends on the SDRAM timing register (SDTR) settings. For details, refer to section 16.6.12.3, Timing Register Settings and Access Timing.




Figure 16.61 Timing Example of Consecutive Read (SDAMOD.BE = 1 and SDTR.CL[2:0] = 010b: 2 Cycles)




Figure 16.62 Timing Example of Consecutive Write (SDAMOD.BE = 1, when the Earliest Timing is Set)




Figure 16.63 Timing Example of Consecutive Write (SDAMOD.BE = 1, when the Earliest Timing is Set) in which the Row Address Changes

16.6.11 Setting Mode Register

Setting the SDRAM mode register (SDMOD) allows the mode register set command to be issued to SDRAM and the value set in the MR[14:0] bits in SDMOD to be output to the lower bits of the address; specifically, to the A14 to A0 for 8-bit bus width, A15 to A1 for 16-bit bus width, and A16 to A2 for 32-bit bus width. Therefore, set the SDCCR.BSIZE[1:0] bits before setting the mode register, to determine the data bus width of the SDRAM.
Figure 16.64 shows the mode register setting timing.





Figure 16.64 Mode Register Setting Timing

16.6.12 SDRAMC Setting Examples

This section describes the SDRAMC setting procedure, timing register setting examples, and procedure for transition to and recovery from self-refresh mode.

16.6.12.1 SDRAMC Access Procedure

Figure 16.65 shows the SDRAMC setting procedure.
The shown specifications including a power-up sequence may be different from that from the specifications of the SDRAM actually used; the system should be designed after reviewing the specifications of the SDRAM.



Note: To set the mode register multiple times, write to the SDMOD register the required number of times at the time of step (3) in the “Setting for SDRAM” part of the procedure shown above. Operation when writing to the SDMOD register proceeds with timing other than that shown above is not guaranteed.

Figure 16.65 SDRAMC Setting Procedure

16.6.12.2 Procedure for Transition to and Recovery from Self-Refresh Mode

Figure 16.66 shows the procedure for transition to and recovery from self-refresh mode.




Figure 16.66 Procedure for Transition to and Recovery from Self-Refresh Mode

Note: Transition to and recovery from self-refresh mode requires SDRAM access to be disabled. Accordingly, transition to and recovery from self-refresh mode cannot be made during SDRAM access. The instructions below should be followed in programming.
- Before making transition to self-refresh mode, disable the access to the SDRAM area.
- During transition to self-refresh mode, self-refresh operation, and recovery from self-refresh mode, do not allow any operand access or instruction fetch (including prefetch) to the SDRAM area to be generated.

Figure 16.67 shows the procedure for transition to and recovery from self-refresh mode in deep software standby mode.




Figure 16.67 Procedure for Transition to and Recovery from Self-Refresh Mode in Deep Software Standby Mode

16.6.12.3 Timing Register Settings and Access Timing

This section describes the relationship between the read/write timing and the settings of the SDRAM timing register (SDTR).

(1) Single Read Timing Examples

Figure 16.68 to Figure 16.72 show the relationship between the single read timing and the SDTR register settings. Table 16.16 lists the correspondence between the figures and the SDTR register settings.
During read access, the next bus access is enabled two cycles after the read data becomes valid at the earliest. However, if two or more accesses occur for one transfer request, the next bus access is enabled one cycle after the read data becomes valid at the earliest, as shown in Figure 16.72.

Table 16.16 Correspondence between Target Figures and SDTR Register Settings (Single Read Timing)

Figure No.	RAS[2:0] Settings	Number of Cycles	RCD[1:0] Settings	Number of Cycles	RP[2:0] Settings	Number of Cycles	CL[2:0] Settings	Number of Cycles
Figure 16.68	010	3	00	1	001	2	010	2
Figure 16.69	000	1	01	2	001	2	010	2
Figure 16.70	000	1	01	2	001	2	011	3
Figure 16.71, Figure 16.72	010	3	00	1	000	1	010	2




Figure 16.68 Timing Example of Single Read (1)




Figure 16.69 Timing Example of Single Read (2)




Figure 16.70 Timing Example of Single Read (3)




Figure 16.71 Timing Example of Single Read (4)





Figure 16.72 Timing Example of Single Read (5) (Two Bus Accesses Occur for One Transfer Request)

(2) Single Write Timing Examples

Figure 16.73 to Figure 16.77 show the relationship between the single write timing and the SDTR register settings. Table 16.17 lists the correspondence between the figures and the SDTR register settings.
During write access, the next bus access is enabled two cycles after an all-bank-precharge command (PRA) is issued at the earliest. However, if two or more accesses occur for one transfer request, the next bus access is enabled one cycle after the PRA is issued at the earliest, as shown in Figure 16.77.

Table 16.17 Correspondence between Target Figures and SDTR Register Settings (Single Write Timing)

Figure No.	RAS[2:0] Settings	Number of Cycles	RCD[1:0] Settings	Number of Cycles	RP[2:0] Settings	Number of Cycles	WR Settings	Number of Cycles
Figure 16.73	010	3	00	1	001	2	0	1
Figure 16.74	000	1	01	2	001	2	0	1
Figure 16.75	000	1	01	2	001	2	1	2
Figure 16.76, Figure 16.77	010	3	00	1	000	1	0	1



Note: When the period specified by the RAS bits is longer than the period specified by WR bits starting from the issue of the WRI command, the period specified by the RAS bits is applied.

ACT: Bank active command
WRI: Write command
PRA: All bank precharge command
DSL: Device deselect command

Figure 16.73 Timing Example of Single Write (1)




Figure 16.74 Timing Example of Single Write (2)






Figure 16.75 Timing Example of Single Write (3)



Note: When the period set by the RAS bits outlasts the WR period, which begins at issuance of the WRI command, the RAS setting is used.

ACT: Bank active command
WRI: Write command
PRA: All bank precharge command
DSL: Device deselect command

Figure 16.76 Timing Example of Single Write (4)



Note: When the period set by the RAS bits is outlasts the WR period, which begins at issuance of the WRI command, the RAS setting is used.

ACT: Bank active command
WRI: Write command
PRA: All bank precharge command
DSL: Device deselect command

Figure 16.77 Timing Example of Single Write (5) (Two Bus Accesses Occur for One Transfer Request)

(3) Consecutive Read Timing Examples

Figure 16.78 to Figure 16.80 show the relationship between the consecutive read timing for four data and the SDTR register settings. Table 16.18 lists the correspondence between the figures and the SDTR register settings.

Table 16.18 Correspondence between Target Figures and SDTR Register Settings (Consecutive Read Timing)

Figure No.	RAS[2:0] Settings	Number of Cycle	RCD[1:0] Settings	Number of Cycle	RP[2:0] Settings	Number of Cycle	CL[2:0] Settings	Number of Cycle
Figure 16.78	010	3	00	1	001	2	010	2
Figure 16.79	000	1	01	2	001	2	010	2
Figure 16.80	000	1	01	2	001	2	011	3




Figure 16.78 Timing Example of Consecutive Read (1)




Figure 16.79 Timing Example of Consecutive Read (2)




Figure 16.80 Timing Example of Consecutive Read (3)

(4) Consecutive Write Timing Examples

Figure 16.81 to Figure 16.83 show the relationship between the consecutive write timing for four data and the SDTR register settings. Table 16.19 lists the correspondence between the figures and the SDTR register settings.

Table 16.19 Correspondence between Target Figures and SDTR Register Settings (Consecutive Write Timing)

Figure No.	RAS[2:0] Settings	Number of Cycles	RCD[1:0] Settings	Number of Cycles	RP[2:0] Settings	Number of Cycles	WR Settings	Number of Cycles
Figure 16.81	010	3	00	1	001	2	0	1
Figure 16.82	000	1	01	2	001	2	0	1
Figure 16.83	000	1	01	2	001	2	1	2




Figure 16.81 Timing Example of Consecutive Write (1)




Figure 16.82 Timing Example of Consecutive Write (2)




Figure 16.83 Timing Example of Consecutive Write (3)

16.6.13 Address Multiplexing

In the SDRAM space, row and column addresses are multiplexed. The size of the shift in a row address should be specified for address multiplexing by the address multiplex select bits (SDADR.MXC[1:0]) in the SDRAM address register (SDADR). Moreover, in the SDRAM space, the address precharge select command (precharge-sel) is output to the upper bits of column addresses. Table 16.20 lists the relationship between the SDADR.MXC[1:0] settings and the shift amount.

Table 16.20 Address Multiplexing

MXC [1:0]	Sift Amount	Data Bus Width	Address	Address Pins External to the Microcomputer																		
				A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
00	8 bits	8 bits	Row	A26	A25	A24	A23	A22	A21	A20	A19	A18*	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8
			Column	A26	A25	A24	A23	A22	A21	A20	A19	P	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		16 bits	Row	A26	A25	A24	A23	A22	A21	A20	A19*	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8
			Column	A26	A25	A24	A23	A22	A21	A20	P	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		32 bits	Row	A26	A25	A24	A23	A22	A21	A20*	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8
			Column	A26	A25	A24	A23	A22	A21	P	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
01	9 bits	8 bits	Row	—	A26	A25	A24	A23	A22	A21	A20	A20*	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9
			Column	—	A26	A25	A24	A23	A22	A21	A20	P	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		16 bits	Row	—	A26	A25	A24	A23	A22	A21	A20*	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9
			Column	—	A26	A25	A24	A23	A22	A21	P	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		32 bits	Row	—	A26	A25	A24	A23	A22	A21*	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9
			Column	—	A26	A25	A24	A23	A22	P	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
10	10 bits	8 bits	Row	—	—	A26	A25	A24	A23	A22	A21	A20*	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10
			Column	—	—	A26	A25	A24	A23	A22	A21	P	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		16 bits	Row	—	—	A26	A25	A24	A23	A22	A21*	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10
			Column	—	—	A26	A25	A24	A23	A22	P	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		32 bits	Row	—	—	A26	A25	A24	A23	A22*	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10
			Column	—	—	A26	A25	A24	A23	P	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
11	11 bits	8 bits	Row	—	—	—	A26	A25	A24	A23	A22	A21*	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11
			Column	—	—	—	A26	A25	A24	A23	A10	P	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		16 bits	Row	—	—	—	A26	A25	A24	A23	A22*	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11
			Column	—	—	—	A26	A25	A24	A11	P	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
		32 bits	Row	—	—	—	A26	A25	A24	A23*	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11
			Column	—	—	—	A26	A25	A12	P	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

P: Precharge setting command (Precharge-sel) is output.
*: When the PALL command is issued, Precharge-sel = 1 (High) is output. When the Active command is issued, the corresponding address is output.
—: Don't care

16.6.14 Examples for Connecting with SDRAMs


16.6.14.1 32-Bit Bus Space

Figure 16.84 shows an example for connecting to two 512-Mbit SDRAMs with 13-bit row address, 10-bit column address and 16-bit bus.

This MCU (shift amount: 10 bits)					SDRAM (512 Mbits, with 16-bit bus)			
No.	Pin name	Row	Column		Pin name	BA/AP	Row	Column
1	RAS#			→	RAS#			
2	CAS#			→	CAS#			
3	WE#			→	WE#			
4	CKE			→	CKE			
5	SDCS#			→	CS#			
6	SDCLK			→	CLK			
7	DQM1			→	UDQM			
8	DQM0			→	LDQM			
9	A16	A26	A26	→	BA1(A14)	BA1	-	-
10	A15	A25	A25	→	BA0(A13)	BA0	-	-
11	A14	A24	A24	→	A12		A12	-
12	A13	A23	A23	→	A11		A11	-
13	A12	A22	P	→	A10	AP	A10	-
14	A11	A21	A11	→	A9		A9	A9
15	A10	A20	A10	→	A8		A8	A8
16	A9	A19	A9	→	A7		A7	A7
17	A8	A18	A8	→	A6		A6	A6
18	A7	A17	A7	→	A5		A5	A5
19	A6	A16	A6	→	A4		A4	A4
20	A5	A15	A5	→	A3		A3	A3
21	A4	A14	A4	→	A2		A2	A2
22	A3	A13	A3	→	A1		A1	A1
23	A2	A12	A2	→	A0		A0	A0
24	D15 to D8			⇔	DQ[15:8]			
25	D7 to D0			⇔	DQ[7:0]			
No.					SDRAM (512 Mbits, with 16-bit bus)			
(1)	RAS#			→	RAS#			
(2)	CAS#			→	CAS#			
(3)	WE#			→	WE#			
(4)	CKE			→	CKE			
(5)	SDCS#			→	CS#			
(6)	SDCLK			→	CLK			
26	DQM3			→	UDQM			
27	DQM2			→	LDQM			
(9)	A16	A26	A26	→	BA1(A14)	BA1	-	-
(10)	A15	A25	A25	→	BA0(A13)	BA0	-	-
(11)	A14	A24	A24	→	A12		A12	-
(12)	A13	A23	A23	→	A11		A11	-
(13)	A12	A22	P	→	A10	AP	A10	-
(14)	A11	A21	A11	→	A9		A9	A9
(15)	A10	A20	A10	→	A8		A8	A8
(16)	A9	A19	A9	→	A7		A7	A7
(17)	A8	A18	A8	→	A6		A6	A6
(18)	A7	A17	A7	→	A5		A5	A5
(19)	A6	A16	A6	→	A4		A4	A4
(20)	A5	A15	A5	→	A3		A3	A3
(21)	A4	A14	A4	→	A2		A2	A2
(22)	A3	A13	A3	→	A1		A1	A1
(23)	A2	A12	A2	→	A0		A0	A0
28	D31 to D24			⇔	DQ[15:8]			
29	D23 to D16			⇔	DQ[7:0]			

Figure 16.84 SDRAM Connection Example (512-Mbit × 2, with 16-Bit Bus)


Figure 16.85 shows an example for connecting to a 256-Mbit SDRAM with 12-bit row address, 9-bit column address and 32-bit bus.



This MCU (shift amount: 9 bits)				SDRAM (256 Mbits, with 32-bit bus)			
No.	Pin name	Row	Column	Pin name	BA/AP	Row	Column
1	RAS#			RAS#			
2	CAS#			CAS#			
3	WE#			WE#			
4	CKE			CKE			
5	SDCS#			CS#			
6	SDCLK			CLK			
7	DQM3			DQM3			
8	DQM2			DQM2			
7	DQM1			DQM1			
8	DQM0			DQM0			
9	A15	A24	A24	BA1(A13)	BA1	–	–
10	A14	A23	A23	BA0(A12)	BA0	–	–
11	A13	A22	A22	A11		A11	–
12	A12	A21	P	A10	AP	A10	–
13	A11	A20	A11	A9		A9	–
14	A10	A19	A10	A8		A8	A8
15	A9	A18	A9	A7		A7	A7
16	A8	A17	A8	A6		A6	A6
17	A7	A16	A7	A5		A5	A5
18	A6	A15	A6	A4		A4	A4
19	A5	A14	A5	A3		A3	A3
20	A4	A13	A4	A2		A2	A2
21	A3	A12	A3	A1		A1	A1
22	A2	A11	A2	A0		A0	A0
23	D31 to D24			DQ[31:24]			
24	D23 to D16			DQ[23:16]			
25	D15 to D8			DQ[15:8]			
26	D7 to D0			DQ[7:0]			

Figure 16.85 SDRAM Connection Example (256-Mbit × 1, with 32-Bit Bus)

Figure 16.86 shows an example for connecting to two 128-Mbit SDRAMs with 12-bit row address, 9-bit column address and 16-bit bus.




This MCU (shift amount: 9 bits)				SDRAM (128 Mbits, with 16-bit bus)			
No.	Pin name	Row	Column	Pin name	BA/AP	Row	Column
1	RAS#			RAS#			
2	CAS#			CAS#			
3	WE#			WE#			
4	CKE			CKE			
5	SDCS#			CS#			
6	SDCLK			CLK			
7	DQM1			UDQM			
8	DQM0			LDQM			
9	A15	A24	A24	BA1(A13)	BA1	–	–
10	A14	A23	A23	BA0(A12)	BA0	–	–
11	A13	A22	A22	A11		A11	–
12	A12	A21	P	A10	AP	A10	–
13	A11	A20	A11	A9		A9	–
14	A10	A19	A10	A8		A8	A8
15	A9	A18	A9	A7		A7	A7
16	A8	A17	A8	A6		A6	A6
17	A7	A16	A7	A5		A5	A5
18	A6	A15	A6	A4		A4	A4
19	A5	A14	A5	A3		A3	A3
20	A4	A13	A4	A2		A2	A2
21	A3	A12	A3	A1		A1	A1
22	A2	A11	A2	A0		A0	A0
23	D15 to D8			DQ[15:8]			
24	D7 to D0			DQ[7:0]			
No.				SDRAM (128 Mbits, with 16-bit bus)			
(1)	RAS#			RAS#			
(2)	CAS#			CAS#			
(3)	WE#			WE#			
(4)	CKE			CKE			
(5)	SDCS#			CS#			
(6)	SDCLK			CLK			
25	DQM3			UDQM			
26	DQM2			LDQM			
(9)	A15	A24	A24	BA1(A13)	BA1	-	-
(10)	A14	A23	A23	BA0(A12)	BA0	-	-
(11)	A13	A22	A22	A11		A11	-
(12)	A12	A21	P	A10	AP	A10	-
(13)	A11	A20	A11	A9		A9	-
(14)	A10	A19	A10	A8		A8	A8
(15)	A9	A18	A9	A7		A7	A7
(16)	A8	A17	A8	A6		A6	A6
(17)	A7	A16	A7	A5		A5	A5
(18)	A6	A15	A6	A4		A4	A4
(19)	A5	A14	A5	A3		A3	A3
(20)	A4	A13	A4	A2		A2	A2
(21)	A3	A12	A3	A1		A1	A1
(22)	A2	A11	A2	A0		A0	A0
27	D31 to D24			DQ[15:8]			
28	D23 to D16			DQ[7:0]			

Figure 16.86 SDRAM Connection Example (128-Mbit × 2, with 16-Bit Bus)

16.6.14.2 16-Bit Bus Space


Figure 16.87 shows an example for connecting to two 512-Mbit SDRAMs with 13-bit row address, 11-bit column address and 8-bit bus.



This MCU (shift amount: 11 bits)					SDRAM (512 Mbits, with 8-bit bus)			
No.	Pin name	Row	Column		Pin name	BA/AP	Row	Column
1	RAS#			→	RAS#			
2	CAS#			→	CAS#			
3	WE#			→	WE#			
4	CKE			→	CKE			
5	SDCS#			→	CS#			
6	SDCLK			→	CLK			
7	DQM0			→	LDQM			
8	A15	A26	A26	→	BA1(A14)	BA1	–	–
9	A14	A25	A25	→	BA0(A13)	BA0	–	–
10	A13	A24	A24	→	A12		A12	–
11	A12	A23	A11	→	A11		A11	A11
12	A11	A22	P	→	A10	AP	A10	–
13	A10	A21	A10	→	A9		A9	A9
14	A9	A20	A9	→	A8		A8	A8
15	A8	A19	A8	→	A7		A7	A7
16	A7	A18	A7	→	A6		A6	A6
17	A6	A17	A6	→	A5		A5	A5
18	A5	A16	A5	→	A4		A4	A4
19	A4	A15	A4	→	A3		A3	A3
20	A3	A14	A3	→	A2		A2	A2
21	A2	A13	A2	→	A1		A1	A1
22	A1	A12	A1	→	A0		A0	A0
23	D7 to D0			⇔	DQ[7:0]			
No.					SDRAM (512 Mbits, with 8-bit bus)			
(1)	RAS#			→	RAS#			
(2)	CAS#			→	CAS#			
(3)	WE#			→	WE#			
(4)	CKE			→	CKE			
(5)	SDCS#			→	CS#			
(6)	SDCLK			→	CLK			
24	DQM1			→	LDQM			
(8)	A15	A26	A26	→	BA1(A14)	BA1	–	–
(9)	A14	A25	A25	→	BA0(A13)	BA0	–	–
(10)	A13	A24	A24	→	A12		A12	–
(11)	A12	A23	A11	→	A11		A11	A11
(12)	A11	A22	P	→	A10	AP	A10	–
(13)	A10	A21	A10	→	A9		A9	A9
(14)	A9	A20	A9	→	A8		A8	A8
(15)	A8	A19	A8	→	A7		A7	A7
(16)	A7	A18	A7	→	A6		A6	A6
(17)	A6	A17	A6	→	A5		A5	A5
(18)	A5	A16	A5	→	A4		A4	A4
(19)	A4	A15	A4	→	A3		A3	A3
(20)	A3	A14	A3	→	A2		A2	A2
(21)	A2	A13	A2	→	A1		A1	A1
(22)	A1	A12	A1	→	A0		A0	A0
25	D15 to D8			⇔	DQ[7:0]			

Figure 16.87 SDRAM Connection Example (512-Mbit × 2, with 8-Bit Bus)


Figure 16.88 shows an example for connecting to a 512-Mbit SDRAM with 13-bit row address, 10-bit column address and 16-bit bus.



This MCU (shift amount: 10 bits)				SDRAM (512 Mbits, with 16-bit bus)			
No.	Pin name	Row	Column	Pin name	BA/AP	Row	Column
1	RAS#			RAS#			
2	CAS#			CAS#			
3	WE#			WE#			
4	CKE			CKE			
5	SDCS#			CS#			
6	SDCLK			CLK			
7	DQM1			UDQM			
8	DQM0			LDQM			
9	A15	A25	A25	BA1(A14)	BA1	–	–
10	A14	A24	A24	BA0(A13)	BA0	–	–
11	A13	A23	A23	A12		A12	–
12	A12	A22	A22	A11		A11	–
13	A11	A21	P	A10	AP	A10	–
14	A10	A20	A10	A9		A9	A9
15	A9	A19	A9	A8		A8	A8
16	A8	A18	A8	A7		A7	A7
17	A7	A17	A7	A6		A6	A6
18	A6	A16	A6	A5		A5	A5
19	A5	A15	A5	A4		A4	A4
20	A4	A14	A4	A3		A3	A3
21	A3	A13	A3	A2		A2	A2
22	A2	A12	A2	A1		A1	A1
23	A1	A11	A1	A0		A0	A0
24	D15 to D8			DQ[15:8]			
25	D7 to D0			DQ[7:0]			

Figure 16.88 SDRAM Connection Example (512-Mbit × 1, with 16-Bit Bus)

Figure 16.89 shows an example for connecting to a 256-Mbit SDRAM with 13-bit row address, 9-bit column address and 16-bit bus.



This MCU (shift amount: 9 bits)				SDRAM (256 Mbits, with 16-bit bus)			
No.	Pin name	Row	Column	Pin name	BA/AP	Row	Column
1	RAS#			RAS#			
2	CAS#			CAS#			
3	WE#			WE#			
4	CKE			CKE			
5	SDCS#			CS#			
6	SDCLK			CLK			
7	DQM1			UDQM			
8	DQM0			LDQM			
9	A15	A24	A24	BA1(A14)	BA1	–	–
10	A14	A23	A23	BA0(A13)	BA0	–	–
11	A13	A22	A22	A12		A12	–
12	A12	A21	A21	A11		A11	–
13	A11	A20	P	A10	AP	A10	–
14	A10	A19	A10	A9		A9	–
15	A9	A18	A9	A8		A8	A8
16	A8	A17	A8	A7		A7	A7
17	A7	A16	A7	A6		A6	A6
18	A6	A15	A6	A5		A5	A5
19	A5	A14	A5	A4		A4	A4
20	A4	A13	A4	A3		A3	A3
21	A3	A12	A3	A2		A2	A2
22	A2	A11	A2	A1		A1	A1
23	A1	A10	A1	A0		A0	A0
24	D15 to D8			DQ[15:8]			
25	D7 to D0			DQ[7:0]			

Figure 16.89 SDRAM Connection Example (256-Mbit × 1, with 16-Bit Bus)

16.6.15 Restrictions

(1) Prohibition of Access that Spans Areas of External Address Space

Single access that spans two areas of the external address space is prohibited, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single word or longword access.
Single access that spans two areas of the address space is also prohibited in the EXDMAC block transfer in single address mode or cluster transfer, and operation of such an access is not guaranteed. Setting must be made so that two areas are not accessed at the same time by a single access in the EXDMAC block transfer in single address mode or cluster transfer.

(2) Restrictions on RMPA and String-Manipulation Instructions

- Although the external space has a per-area ending-switching facility (only for data), the allocation of data to be handled by RMPA or string-manipulation instructions to an area where the endian differs from that of the chip is prohibited, and operation is not guaranteed if this restriction is not observed. If data to be handled by RMPA or string-manipulation instructions are allocated to the external space, they must be allocated to areas where the endian setting is the same as that for the chip.
- The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

(3) Low Power Consumption State

In all-module clock stop mode, software standby mode, and deep software standby mode, auto-refresh operation is not available since the clock supply to SDRAMC is stopped. To retain the data in the SDRAM when the SDRAM is externally connected, use the self-refresh function. For the procedure for transition to and recovery from self-refresh mode, refer to section 16.6.7, Self-Refresh.

(4) Consecutive-Access Mode

For block transfer or cluster transfer by the EXDMAC in single-address mode, the setting CL = 1 is prohibited, and operation is not guaranteed if this setting is made.

(5) Setting the SDRAM Timing Register

Set the RAS[2:0] bits in the SDRAM timing register (SDTR) to a value less than or equal to the sum of the row column latency (SDTR.RCD[1:0]) and column latency (SDTR.CL[2:0]) settings. Operation is not guaranteed if this condition is not satisfied.

(6) Restriction on Instruction Code

When the endian setting for each area is different from that for the chip, no instruction code can be allocated in the area. The instruction code should be allocated to the external space whose endian setting is the same as that for the chip.

16.7 Bus Error Monitoring Section

The bus error monitoring section monitors the individual areas for bus errors, and when a bus error occurs, the error is indicated to the bus master.

16.7.1 Types of Bus Error

There are two types of bus error: illegal address access and timeout.
Illegal address access is the detection of illegal access to an area, and time-out is the detection of a bus-access operation not being completed within 768 cycles.

16.7.1.1 Illegal Address Access

When the illegal address access detection enable bit (IGAEN) in the bus error monitoring enable register (BEREN) is set to 1, access of the following types leads to illegal address access errors.

- Access to areas of external space for which operation has been disabled (CSnCR.EXENB = 0, SDCCR.EXENB = 0)
- With respect to areas other than those described above, access to illegal address ranges
  The address ranges where access will lead to illegal address access errors are indicated in Table 16.21.

16.7.1.2 Timeout

When the timeout detection enable bit (TOEN) in the bus error monitoring enable register (BEREN) is set to 1, bus access that is not completed within 768 cycles leads to a timeout error.

- CS areas (CS0 to CS7): Bus access is not completed (the WAIT# signal is not negated) within 768 external bus clock (BCLK) cycles from the start of the access.
  Once a timeout error occurs, accesses from the bus master are rejected for 256 BCLK cycles. If multiple external bus accesses are generated with a single request from the bus master during the transfer, the bus accesses cannot be stopped by a timeout. At this time, timeout errors may occur repeatedly.
- Internal peripheral buses (2 and 3): Bus access is not completed within 768 peripheral module clock (PCLKB) cycles from the start of the access. In this MCU, a timeout error does not occur.
  Once a timeout error occurs, accesses from the bus master are rejected for 256 PCLKB cycles.
- Internal peripheral buses (4 and 5): Bus access is not completed within 768 peripheral module clock (PCLKA) cycles from the start of the access.
  Once a timeout error occurs, accesses from the bus master are rejected for 256 PCLKA cycles. If the MSTPB15 bit in MSTPCRB is set to release the module from the module stop state, set the BEREN.TOEN bit to 1.
- Internal peripheral bus (6): Bus access is not completed within 768 FlashIF clock (FCLK) cycles from the start of the access.
  Once a timeout error occurs, accesses from the bus master are rejected for 256 FCLK cycles. In this MCU, a timeout error does not occur.

16.7.2 Operations When a Bus Error Occurs

When a bus error occurs, the error is indicated to the CPU. Operation is not guaranteed when a bus error occurs.

- Bus error indication to the CPU
  An interrupt is generated. The IERn register in the ICU can specify whether to generate an interrupt in the case of a bus error.

16.7.3 Conditions Leading to Bus Errors

Table 16.21 lists the types of bus errors for each area in the respective address space.
If an illegal address access error or timeout is detected when no bus error has occurred (bus error status register n (BERSRn; n = 1 or 2) is cleared), the detected error is reflected on the BERSRn. Once a bus error occurs, no subsequent bus errors are reflected on the register unless the register is cleared.
If bus errors are simultaneously caused by two or more bus masters, error information of only one bus master is reflected. Once a bus error occurs, the status is retained until BERSRn is cleared.

Table 16.21 Types of Bus Errors

Address	Type of Area		Type of Error			
			Illegal Address Access		Timeout	
	On-Chip ROM Enabled	On-Chip ROM Disabled	On-Chip ROM Enabled	On-Chip ROM Disabled	On-Chip ROM Enabled	On-Chip ROM Disabled
0000 0000h to 0007 FFFFh	Memory bus 1		—		—	
0008 0000h to 0008 7FFFh	Internal peripheral bus 1		—		—	
0008 8000h to 0009 FFFFh	Internal peripheral bus 2		Δ		—	
000A 0000h to 000B FFFFh	Internal peripheral bus 3		Δ		—	
000C 0000h to 000D FFFFh	Internal peripheral bus 4		Δ		✓	
000E 0000h to 000F FFFFh	Internal peripheral bus 5		Δ		—	
0010 0000h to 0011 FFFFh	Internal peripheral bus 6	Reserved area	—	✓	—	—
0012 0000h to 007F FFFFh			Δ	✓	—	—
0080 0000h to 00FF FFFFh	Memory bus 3		—	—	—	—
0100 0000h to 07FF FFFFh	External bus (CS1 to CS7)		[IA]		[TO]	
0800 0000h to 0FFF FFFFh	External bus (SDRAM area)		[IA]		—	
1000 0000h to 7FFF FFFFh	Reserved area		✓		—	—
8000 0000h to FEFF FFFFh	Memory bus 2	Reserved area	—	✓	—	—
FF00 0000h to FF7F FFFFh		External bus (CS0)	—	[IA]	—	[TO]
FF80 0000h to FFFF FFFFh			—		—	

—: A bus error does not result.
Δ: A bus error may or may not result.
✓: A bus error results.
[IA]: Access to this area leads to detection of a bus error if operation for this area is disabled (CSnCR.EXENB = 0; n = 0 to 7, SDCCR.EXENB = 0).
[TO]: Bus access not being completed within 768 cycles leads to detection of a bus error.
Note: The capacity of the code flash memory differ depending on the product. For details, refer to section 60, Flash Memory (FLASH).

16.8 Interrupt

16.8.1 Interrupt Source

An illegal address access error or detection of a timeout leads to a bus error signal for the interrupt controller.

Table 16.22 Interrupt Source

Name	Interrupt Source	DTC Trigger	DMAC Trigger
BUSERR	Illegal address access error or timeout	Not possible	Not possible

17. Memory-Protection Unit (MPU)

17.1 Overview

The RXv3 CPU incorporates a memory-protection unit that checks the addresses of CPU access to the overall address space (0000 0000h to FFFF FFFFh).
Access-control information can be set for up to eight regions, and permission for access to each region is in accord with this information. The default response to the detection of access to a region where permission has not been set is the generation of a memory-protection error.
The supported access-control information for the individual regions consists of permission to read, permission to write, and permission to execute. This access-control information is effective when the processor mode of the CPU is user mode. Memory protection is not applied when the CPU is in supervisor mode.
Table 17.1 lists the specifications of the memory-protection unit, and Figure 17.1 shows a block diagram of the memory-protection unit.

Table 17.1 Specifications of Memory Protection

Specifications	Description
Region to be covered by memory protection and processor mode	0000 0000h to FFFF FFFFh (in user mode) No memory protection in supervisor mode
Number of regions	8
Page size (smallest unit of protection)	16 bytes
Specifying addresses of individual regions	Setting the page numbers where regions start and end
Setting to make memory protection effective or ineffective in individual regions	A V (valid) bit in each region-n end page number register (REPAGEn) makes the settings effective or ineffective for the corresponding region (n = 0 to 7).
Access-control information settings for individual regions	Instruction execution: Permission to execute Operand access: Permission to read, permission to write
Start of memory-protection operations	After the memory-protection unit has been enabled, access monitoring starting up with the transition to user mode.
Memory-protection error processing	Generation of access exceptions
Addresses where memory-protection errors are generated	Address in instruction execution: The PC value is preserved on the stack. Address in operand access: The address is stored in the data memory-protection error address register (MPDEA).
Determining the reasons for memory-protection errors	The memory-protection error status register (MPESTS) holds indicators of the reason.
Background region setting	Access-control information can be set for the background region (the whole address space).
Processing where regions overlap	The access-control information for access to an overlap between regions is the logical OR of the attributes for the given regions, and permission is given priority.




Figure 17.1 Block Diagram of the Memory-Protection Unit

17.1.1 Types of Access Control

There are three types of access control information: permission for instruction execution, permission to read operands, and permission to write operands. Violations of these types of access control are only detected when programs are running in user mode. Violations are not detected when programs are running in supervisor mode.

17.1.2 Regions for Access Control

Up to eight regions for access control are definable. Settings of the range of memory for each access-control region are made in the corresponding region-n start page number register (RSPAGEn) and region-n end page number register (REPAGEn), where n = 0 to 7.
The minimum unit for control of access is the “page”, by which the address space is divided into 16-byte units. The 28 higher-order bits ([31:4]) of the address [31:0] bits correspond to the page number.
The REPAGEn register specifies the access-control information for each area and whether the area is enabled or not.

17.1.3 Background Region

“Background region” refers to the whole address space (0000 0000h to FFFF FFFFh). Access-control information for the background region is set in the background-region access-control register (MPBAC). In contrast to the access-control information for the eight individual regions, protection information for the background region is effective as long as memory protection is enabled (the MPEN bit in the MPEN register is 1).

17.1.4 Overlap between Regions

In cases of overlap between multiple regions, the access-control information becomes the logical OR of the access-control bits for the overlapping regions (including the background region), with permission given priority.

17.1.5 Instructions and Data that Span Regions

Operations in response to the detection of memory-protection errors when instructions or data span regions for which different access-control settings have been made are undefined. Ensure that instructions and data do not span regions for which different access-control settings have been made.

17.2 Register Descriptions

17.2.1 Region-n Start Page Number Register (RSPAGEn) (n = 0 to 7)

Address(es): RSPAGE0 0008 6400h, RSPAGE1 0008 6408h, RSPAGE2 0008 6410h, RSPAGE3 0008 6418h, RSPAGE4 0008 6420h, RSPAGE5 0008 6428h, RSPAGE6 0008 6430h, RSPAGE7 0008 6438h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	RSPN[27:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RSPN[27:0]												—	—	—	—
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31 to b4	RSPN[27:0]	Region-Start Page Number	Page number where the region starts, for use in region determination	R/W

RSPN[27:0] Bits (Region-Start Page Number)

These bits specify the page number where the region starts.

17.2.2 Region-n End Page Number Register (REPAGEn) (n = 0 to 7)

Address(es): REPAGE0 0008 6404h, REPAGE1 0008 640Ch, REPAGE2 0008 6414h, REPAGE3 0008 641Ch, REPAGE4 0008 6424h, REPAGE5 0008 642Ch, REPAGE6 0008 6434h, REPAGE7 0008 643Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	REPN[27:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	REPN[27:0]												UAC[2:0]			V
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	V	Valid Bit	0: Region setting invalid 1: Region setting valid	R/W
b3 to b1	UAC[2:0]	Access Control Bits in User Mode	b3 0: Reading prohibited 1: Reading permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution permitted	R/W
b31 to b4	REPN[27:0]	Region-End Page Number	Page number where the region ends, for use in region determination	R/W

V Bit (Valid Bit)

This bit enables or disables the settings for the corresponding region.
This bit is set to 0 when the region invalidation operation register (MPOPI) invalidates all access-controlled areas.

UAC[2:0] Bits (Access Control Bits in User Mode)

These bits specify the access control in user mode.

REPN[27:0] Bits (Region-End Page Number)

These bits specify the page number where the region ends.
Specify a value that is greater than or equal to the page number where the corresponding region starts. The page specified by the region-end page number is part of the target region for memory protection.

17.2.3 Memory-Protection Enable Register (MPEN)

Address(es): 0008 6500h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MPEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MPEN	Memory-Protection Enable	0: The memory protection is disabled. 1: The memory protection is enabled.	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

MPEN Bit (Memory-Protection Enable)

This bit enables or disables the memory protection.

After 1 has been written to this bit, address checking for memory protection by the CPU starts on the execution of a branch instruction (RTE or RTFI) that shifts operation to the user mode.

17.2.4 Background Access Control Register (MPBAC)

Address(es): 0008 6504h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	UBAC[2:0]			—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3 to b1	UBAC[2:0]	Background Access Control Bits in User Mode	b3 0: Reading prohibited 1: Reading permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution permitted	R/W
b31 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

UBAC[2:0] Bits (Background Access Control Bits in User Mode)

These bits specify the background access control in user mode.

17.2.5 Memory-Protection Error Status-Clearing Register (MPECLR)

Address(es): 0008 6508h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CLR	Error Status-Clearing	[Reading] 0: Fixed value for reading [Writing] 0: Nothing is done. 1: The DRW, DMPER and IMPER bits in MPESTS are set to 0.	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

CLR Bit (Error Status-Clearing)

This bit clears the data read/write bit (DRW), the data memory-protection error generation bit (DMPER), and the instruction memory-protection error generation bit (IMPER) in the memory-protection error status register (MPESTS) to 0.

17.2.6 Memory-Protection Error Status Register (MPESTS)

Address(es): 0008 650Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	DRW	DMPER	IMPER
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IMPER	Instruction Memory-Protection Error Generation	0: No instruction memory-protection error was generated. 1: Instruction memory-protection error was generated.	R
b1	DMPER	Data Memory-Protection Error Generation	0: No data memory-protection error was generated. 1: Data memory-protection error was generated.	R
b2	DRW	Data Read/Write	0: Data were read. 1: Data were written.	R
b31 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

IMPER Bit (Instruction Memory-Protection Error Generation)

This bit indicates the state of memory-protection error generation by instruction execution.

Setting the error status-clearing bit (CLR) in the memory-protection error status-clearing register (MPECLR) to 1 clears this bit to 0.

DMPER Bit (Data Memory-Protection Error Generation)

This bit indicates the state of memory-protection error generation by operand access.

Setting the error status-clearing bit (CLR) in the memory-protection error status-clearing register (MPECLR) to 1 clears this bit to 0.

DRW Bit (Data Read/Write)

For a memory-protection error produced by operand access, this bit indicates the read/write attribute of the access operation. This bit is only valid when the DMPER bit is 1.

Setting the error status-clearing bit (CLR) in the memory-protection error status-clearing register (MPECLR) to 1 clears this bit to 0.

17.2.7 Data Memory-Protection Error Address Register (MPDEA)

Address(es): 0008 6514h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	DEA[31:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	DEA[31:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	DEA[31:0]	Data Memory-Protection Error Address	Data memory-protection error address	R

DEA[31:0] Bits (Data Memory-Protection Error Address)

These bits retain the address for which operand access generated a memory-protection error.

17.2.8 Region Search Address Register (MPSA)

Address(es): 0008 6520h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	SA[31:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SA[31:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	SA[31:0]	Region Search Address	Address for region searching	R/W

SA[31:0] Bits (Region Search Address)

These bits specify the address for use in comparison with region-start addresses in the region-n start page number registers (RSPAGEn) and region-end addresses in the region-n end page number registers (REPAGEn).

17.2.9 Region Search Operation Register (MPOPS)

Address(es): 0008 6524h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	S
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	S	Region Search Operation	[Reading] 0: Fixed value for reading [Writing] 0: Nothing is done. 1: A region-search operation proceeds.	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S Bit (Region Search Operation)

Setting this bit to 1 makes the memory-protection unit perform a region-search operation. The address specified in the region search address register (MPSA) is compared with the address information for individual regions to search for a hitting region.

The result of searching is stored in the data-hit region bits (HITD[7:0]) of the data-hit region register (MHITD). Moreover, the logical OR of the respective access control bits for hitting regions is stored in the data-hit region access control bits (UHACD[2:0]) in user mode.

17.2.10 Region Invalidation Operation Register (MPOPI)

Address(es): 0008 6526h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	INV
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	INV	Region Invalidate Start	[Reading] 0: Fixed value for reading [Writing] 0: Nothing is done. 1: All access-controlled areas are invalidated.	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

INV Bit (Region Invalidate Start)

Setting this bit to 1 clears the valid (V) bits in all of the region-n end page number registers (REPAGEn) to 0. After a V bit is set to 0, all settings other than background access-control settings are invalid.

17.2.11 Instruction-Hit Region Register (MHITI)

Address(es): 0008 6528h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	HITI[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	UHACI[2:0]			—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3 to b1	UHACI[2:0]	Instruction-Hit Region Access Control Bits in User Mode	b3 0: Reading prohibited 1: Read permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution is permitted.	R
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b23 to b16	HITI[7:0]	Instruction-Hit Region	When the instruction memory-protection error generation bit (MPESTS.IMPER) = 1, [b23:b16] = 0000 0000b indicates that attempted access to the background region led to an instruction memory-protection error. Other than above b23 0: Instruction memory-protection error was not generated in region 7. 1: Instruction memory-protection error was generated in region 7. b22 0: Instruction memory-protection error was not generated in region 6. 1: Instruction memory-protection error was generated in region 6. b21 0: Instruction memory-protection error was not generated in region 5. 1: Instruction memory-protection error was generated in region 5. b20 0: Instruction memory-protection error was not generated in region 4. 1: Instruction memory-protection error was generated in region 4. b19 0: Instruction memory-protection error was not generated in region 3. 1: Instruction memory-protection error was generated in region 3. b18 0: Instruction memory-protection error was not generated in region 2. 1: Instruction memory-protection error was generated in region 2. b17 0: Instruction memory-protection error was not generated in region 1. 1: Instruction memory-protection error was generated in region 1. b16 0: Instruction memory-protection error was not generated in region 0. 1: Instruction memory-protection error was generated in region 0.	R
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

UHACI[2:0] Bits (Instruction-Hit Region Access Control Bits in User Mode)

These bits hold the user-mode access control bits (REPAGEn.UAC[2:0]) for the region where the instruction memory-protection error was generated.

If the error was generated in an overlap between regions, the value stored here is the logical OR of the user-mode access control bits for the corresponding regions (including the background region).

HITI[7:0] Bits (Instruction-Hit Region)

These bits indicate the region where an instruction memory-protection error was generated. These bits are set to 0000 0000b in response to the generation of an instruction memory-protection error in the background region.

17.2.12 Data-Hit Region Register (MHITD)

Address(es): 0008 652Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	HITD[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	UHACD[2:0]			—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3 to b1	UHACD[2:0]	Data-Hit Region Access Control Bits in User Mode	b3 0: Reading prohibited 1: Reading permitted b2 0: Writing prohibited 1: Writing permitted b1 0: Execution prohibited 1: Execution permitted	R
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b23 to b16	HITD[7:0]	Data-Hit Region	When the data memory-protection error generation bit (MPESTS.DMPER) = 1, [b23:b16] = 0000 0000b indicates that attempted access to the background region led to a data memory-protection error. Other than above b23 0: Neither a data memory-protection error nor a search hit was generated in region 7. 1: A data memory-protection error or search hit was generated in region 7. b22 0: Neither a data memory-protection error nor a search hit was generated in region 6. 1: A data memory-protection error or search hit was generated in region 6. b21 0: Neither a data memory-protection error nor a search hit was generated in region 5. 1: A data memory-protection error or search hit was generated in region 5. b20 0: Neither a data memory-protection error nor a search hit was generated in region 4. 1: A data memory-protection error or search hit was generated in region 4. b19 0: Neither a data memory-protection error nor a search hit was generated in region 3. 1: A data memory-protection error or search hit was generated in region 3. b18 0: Neither a data memory-protection error nor a search hit was generated in region 2. 1: A data memory-protection error or search hit was generated in region 2. b17 0: Neither a data memory-protection error nor a search hit was generated in region 1. 1: A data memory-protection error or search hit was generated in region 1. b16 0: Neither a data memory-protection error nor a search hit was generated in region 0. 1: A data memory-protection error or search hit was generated in region 0.	R
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

UHACD[2:0] Bits (Data-Hit Region Access Control Bits in User Mode)

These bits hold the user-mode access control bits (REPAGEn.UAC[2:0]) that have been set for the region where a data memory-protection error was generated or the region that produced a hit in region searching.
When an error is generated in an overlap between regions or a hit was generated in region searching, the value stored here is the logical OR of the user-mode access control bits for the corresponding regions (including the background region).

HITD[7:0] Bits (Data-Hit Region)

These bits indicate the region where a data memory-protection error was generated or the region that produced a hit in a region search. These bits are set to 0000 0000b for a data memory-protection error generated in the background region.

Note: When access to a register of memory protection unit in user mode generates a data memory-protection error, the value in this register is set to 0000 0000h.

17.3 Functions

17.3.1 Memory Protection

Memory protection means monitoring, in accord with the access-control information that has been set for the individual access-control regions and the background region, whether or not access by programs running in user mode violates the access-control settings. The memory-protection unit notifies the CPU of access-control violations (or memory-protection errors) when they are detected, causing the CPU to start access-exception processing.
Memory protection is enabled by setting the memory-protection enable (MPEN) bit in the memory-protection enable (MPEN) register to 1.
An instruction memory-protection error is generated on detection of an instruction-execution violation and a data memory-protection error is generated on detection of an operand-access reading or writing violation. Operand access that leads to a data memory-protection error is not actually executed.

17.3.2 Region Search


Region search means enquiry as to which of the eight specified access regions was “hit” and how the access-control information (permission to execute, to read, and to write) is set.
When the region search operation (S) bit in the region-search operation (MPOPS) register is set to 1, the address specified in the region search address (MPSA) register is compared with the addresses for the individual regions. After a region search is executed, the data-hit region register (MHITD) indicates the logical OR of the access-control information for the region which was “hit” and for the other regions.

17.3.3 Protection of Registers Related to the Memory-Protection Unit

Registers related to the memory-protection unit are not accessible through means of access other than operand access by the CPU (i.e. by instruction fetching or DMA). The registers related to the memory-protection unit are only accessible in supervisor mode. Attempted access to registers related to the memory-protection unit in user mode through operand access by the CPU leads to a data memory-protection error regardless of whether or not memory protection is in effect at the given location.


17.3.4 Flow for Determination of Access by the Memory-Protection Function

Figure 17.2 shows the flow of determination in the case of data access and Figure 17.3 shows the flow of determination in the case of instruction access.



Note 1. Permission takes priority when the settings lead to overlapping regions overlap and are different for the given regions (this includes the background region).

Figure 17.2 Flow of Determination for Data Access



Note 1. Permission takes priority when the settings lead to overlapping regions overlap and are not the same for the given regions (this includes the background region).

Figure 17.3 Flow of Determination for Instruction Access

17.4 Procedures for Using Memory Protection

17.4.1 Setting Access-Control Information

Access-control information for the various regions is set in supervisor mode.
Settings for up to eight access-control regions are made in the region-n start page number registers (RSPAGEn) and region-n end page number registers (REPAGEn), where n = 0 to 7.
Settings for the background access-control region are made in the background access-control register (MPBAC).

17.4.2 Enabling Memory Protection

Setting the memory-protection enable (MPEN) bit in the memory-protection enable (MPEN) register to 1 while operation is in supervisor mode enables memory protection.

17.4.3 Transition to User Mode

After updating the registers related to the memory-protection unit, read any of these registers and check that the settings have been made before the transition to user mode.
Either of the methods below can be used for the transition from supervisor mode to user mode.

- Set the processor mode setting (PM) bit in the copy of the processor status word (PSW) saved in the stack area to 1 (the setting for user mode) and then execute an RTE instruction.
- Set the PM bit in the backup processor status word (BPSW) to 1 and then execute an RTFI instruction.

Note: Using an MVTC or POPC instruction to write to the PSW.PM bit is invalid. Use an RTE or RTFI instruction to update the value of the PSW.PM bit.

The memory-protection unit starts checking instruction-execution access and operand access by the CPU on the transition to user mode.

17.4.4 Processing in Response to Memory-Protection Errors

The CPU starts access-exception processing on detection of a violation of protection set up by the access-control information (i.e. a memory-protection error). For details on CPU operations in access-exception processing, refer to section 14, Exception Handling.
To determine whether an instruction memory-protection error or data memory-protection error has been generated, check the values of the instruction memory-protection error generation (IMPER) and data memory-protection error generation (DMPER) bits in the memory-protection error status register (MPESTS) from within the exception-processing routine. After confirming the type of error, clear the memory-protection error status register (MPESTS) by writing 1 to the status clearing (CLR) bit in the memory-protection error status clearing register (MPECLR).

(1) When a data memory-protection error is generated

Access-exception processing by the CPU saves the address of the instruction that led to the memory-protection error on the stack. Furthermore, the address of the operand for which access led to a memory-protection error is stored in the data memory-protection error address register (MPDEA) and the region information for the region where the memory-protection error was generated is stored in the data-hit region register (MHITD).

- Violations of access control in access to valid regions 0 to 7

The data-hit region bits (MHITD.HITD[7:0]) with the same region number as the region where the error occurred is set to 1. In user mode, the logical “or” of the region access-control information for the location where the error occurred is set in the data-hit region access-control bits (MHITD.UHACD[2:0]).

- Violations of access control for the background region, besides access to outside valid regions 0 to 7

The data-hit region bits (MHITD.HITD[7:0]) are set to 0000 0000b. In user mode, the access-control information for the background region is set in the data-hit region access-control bits (MHITD.UHACD[2:0]).

Referring to this information can pinpoint the sources of errors.

(2) When an instruction memory-protection error is generated

Access-exception processing by the CPU saves the address of the instruction that led to the memory-protection error on the stack. Furthermore, the region information for the region where the memory-protection error was generated is stored in the instruction-hit region register (MHITI).

- Violations of access control in access to valid regions 0 to 7

The instruction-hit region bit (MHITD.HITI[7:0]) with the same region number as the region where the error occurred is set to 1. In user mode, the logical “or” of the region access-control information for the location where the error occurred is set in the instruction-hit region access-control bits (MHITI.UHACI[2:0]).

- Violations of access control for the background region, besides access to outside valid regions 0 to 7

The instruction-hit region bits (MHITI.HITI[7:0]) are set to 0000 0000b. In user mode, the access-control information for the background region is set in the instruction-hit region access-control bits (MHITI.UHACI[2:0]).

Referring to this information can pinpoint the sources of errors.

18. DMA Controller (DMACAa)

This MCU incorporates an 8-channel direct memory access controller (DMAC).
The DMAC is a module to transfer data without the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address.

18.1 Overview

Table 18.1 lists the specifications of the DMAC, and Figure 18.1 shows a block diagram of the DMAC.

Table 18.1 Specifications of DMAC

Item		Description
Number of channels		8 (DMACm (m = 0 to 7))
Transfer space		512 Mbytes (0000 0000h to 0FFF FFFFh and F000 0000h to FFFF FFFFh excluding reserved areas)
Maximum transfer volume		64M data (Maximum number of transfers in block transfer mode: 1024 data × 65536 blocks)
DMA request source		• Request source selectable for each channel Software trigger Interrupt requests from peripheral modules or trigger input to external interrupt input pins*1
Channel priority		Channel 0 > Channel 1 > Channel 2 > Channel 3... > Channel 7 (Channel 0: Highest)
Transfer data	Single data	Bit length: 8, 16, 32 bits
	Block size	Number of data: 1 to 1024
Transfer mode	Normal transfer mode	• One data transfer by one DMA transfer request • Free running mode (setting in which total number of data transfers is not specified) settable
	Repeat transfer mode	• One data transfer by one DMA transfer request • Program returns to the transfer start address on completion of the repeat size of data transfer specified for the transfer source or destination. • Maximum settable repeat size: 1024
	Block transfer mode	• One block data transfer by one DMA transfer request • Maximum settable block size: 1024 data
Selective functions	Extended repeat area function	• Function in which data can be transferred by repeating the address values in the specified range with the upper bit values in the transfer address register fixed • Area of 2 bytes to 128 Mbytes separately settable as extended repeat area for transfer source and destination
Interrupt request	Transfer end interrupt	Generated when the specified number of transfers is completed in normal transfer mode Generated when the specified repeat count of transfers is completed in repeat transfer mode Generated when the specified block count of transfers is completed in block transfer mode
	Transfer escape end interrupt	Generated when the repeat size of data transfer is completed or the extended repeat area overflows.
Event link function		An event link request is generated after each data transfer (for block transfer, after each block is transferred).
Power consumption reduction function		Module-stop state can be set.

Note 1. For details on DMA request sources, refer to Table 15.5, Interrupt Vector Table in section 15, Interrupt Controller (ICUD).




Figure 18.1 Block Diagram of DMAC

18.2 Register Descriptions

18.2.1 DMA Source Address Register (DMSAR)

Address(es): DMAC0.DMSAR 0008 2000h, DMAC1.DMSAR 0008 2040h, DMAC2.DMSAR 0008 2080h, DMAC3.DMSAR 0008 20C0h, DMAC4.DMSAR 0008 2100h, DMAC5.DMSAR 0008 2140h, DMAC6.DMSAR 0008 2180h, DMAC7.DMSAR 0008 21C0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b31 to b0	Specifies the transfer source start address.	0000 0000h to 0FFF FFFFh (256 Mbytes) F000 0000h to FFFF FFFFh (256 Mbytes)	R/W

Set the DMSAR register while DMAC stops (DMAST.DMST bit = 0) or DMA transfer is disabled (DMCNT.DTE bit = 0).

Setting bits 31 to 29 is invalid; a value of bit 28 is extended to bits 31 to 29. Reading the DMSAR register returns the extended value.

18.2.2 DMA Destination Address Register (DMDAR)

Address(es): DMAC0.DMDAR 0008 2004h, DMAC1.DMDAR 0008 2044h, DMAC2.DMDAR 0008 2084h, DMAC3.DMDAR 0008 20C4h, DMAC4.DMDAR 0008 2104h, DMAC5.DMDAR 0008 2144h, DMAC6.DMDAR 0008 2184h, DMAC7.DMDAR 0008 21C4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b31 to b0	Specifies the transfer destination start address.	0000 0000h to 0FFF FFFFh (256 Mbytes) F000 0000h to FFFF FFFFh (256 Mbytes)	R/W

Set the DMDAR register while DMAC stops (DMAST.DMST bit = 0) or DMA transfer is disabled (DMCNT.DTE bit = 0).

Setting bits 31 to 29 is invalid; a value of bit 28 is extended to bits 31 to 29. Reading the DMDAR register returns the extended value.

18.2.3 DMA Transfer Count Register (DMCRA)

Address(es): DMAC0.DMCRA 0008 2008h, DMAC1.DMCRA 0008 2048h, DMAC2.DMCRA 0008 2088h, DMAC3.DMCRA 0008 20C8h, DMAC4.DMCRA 0008 2108h, DMAC5.DMCRA 0008 2148h, DMAC6.DMCRA 0008 2188h, DMAC7.DMCRA 0008 21C8h

- Normal transfer mode

DMCRAH

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DMCRAL

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- Repeat transfer mode, block transfer mode

DMCRAH

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DMCRAL

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	0	0	0	0	0	0										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Symbol	Bit Name	Description	R/W
DMCRAL	Lower bits of transfer count	Specifies the number of transfer operations	R/W
DMCRAH	Upper bits of transfer count		R/W

Note: Set the same value for the DMCRAH and DMCRAL registers in repeat transfer mode and block transfer mode.

(1) Normal Transfer Mode (DMACm.DMTMD.MD[1:0] Bits = 00b)

The DMCRAL register functions as a 16-bit transfer counter.

The number of transfer operations is one when the setting is 0001h, and 65535 when it is FFFFh. The value is decremented by one each time data is transferred.

When the setting is 0000h, no specific number of transfer operations is set; data transfer is performed with the transfer counter stopped (free running mode).

The DMCRAH register is not used in normal transfer mode. Write 0000h to the DMCRAH register.

(2) Repeat Transfer Mode (DMACm.DMTMD.MD[1:0] Bits = 01b)

The DMCRAH register specifies the repeat size and the DMCRAL register functions as a 10-bit transfer counter.
The number of transfer operations is one when the setting is 001h, 1023 when it is 3FFh, and 1024 when it is 000h. In repeat transfer mode, a value in the range of 000h to 3FFh (1 to 1024) can be set for the DMCRAH and DMCRAL registers.
Setting bits 15 to 10 in the DMCRAL register is invalid. Write 0 to these bits.
The value in the DMCRAL register is decremented by one each time data is transferred until it reaches 000h, at which the value in the DMCRAH register is loaded into the DMCRAL register.

(3) Block Transfer Mode (DMACm.DMTMD.MD[1:0] Bits = 10b)

The DMCRAH register specifies the block size and the DMCRAL register functions as a 10-bit block size counter.
The block size is one when the setting is 001h, 1023 when it is 3FFh, and 1024 when it is 000h. In block transfer mode, a value in the range of 000h to 3FFh can be set for the DMCRAH and DMCRAL registers.
Setting bits 15 to 10 in the DMCRAL register is invalid. Write 0 to these bits.
The value in the DMCRAL register is decremented by one each time data is transferred until it reaches 000h, at which the value in the DMCRAH register is loaded into the DMCRAL register.

18.2.4 DMA Block Transfer Count Register (DMCRB)

Address(es): DMAC0.DMCRB 0008 200Ch, DMAC1.DMCRB 0008 204Ch, DMAC2.DMCRB 0008 208Ch, DMAC3.DMCRB 0008 20CCh, DMAC4.DMCRB 0008 210Ch, DMAC5.DMCRB 0008 214Ch, DMAC6.DMCRB 0008 218Ch, DMAC7.DMCRB 0008 21CCh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b15 to b0	Specifies the block count or repeat count of transfers.	0001h to FFFFh (1 to 65535) 0000h (65536)	R/W

This register specifies the transfer block count in block transfer mode and the repeat count in repeat transfer mode.
In repeat transfer mode, the value is decremented by one when the final data of one repeat size is transferred.
In block transfer mode, the value is decremented by one when the final data of one block size is transferred.
In normal transfer mode, the DMCRB register is not used. The setting is invalid.

18.2.5 DMA Transfer Mode Register (DMTMD)

Address(es): DMAC0.DMTMD 0008 2010h, DMAC1.DMTMD 0008 2050h, DMAC2.DMTMD 0008 2090h, DMAC3.DMTMD 0008 20D0h, DMAC4.DMTMD 0008 2110h, DMAC5.DMTMD 0008 2150h, DMAC6.DMTMD 0008 2190h, DMAC7.DMTMD 0008 21D0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MD[1:0]		DTS[1:0]		—	—	SZ[1:0]		—	—	—	—	—	—	DCTG[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DCTG[1:0]	Transfer Request Source Select	b1 b0 0 0: Software 0 1: Interrupts*1 from peripheral modules or external interrupt input pins 1 0: Setting prohibited 1 1: Setting prohibited	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9, b8	SZ[1:0]	Transfer Data Size Select	b9 b8 0 0: 8 bits 0 1: 16 bits 1 0: 32 bits 1 1: Setting prohibited	R/W
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13, b12	DTS[1:0]	Repeat Area Select	b13b12 0 0: The destination is specified as the repeat area or block area. 0 1: The source is specified as the repeat area or block area. 1 0: The repeat area or block area is not specified. 1 1: Setting prohibited	R/W
b15, b14	MD[1:0]	Transfer Mode Select	b15b14 0 0: Normal transfer 0 1: Repeat transfer 1 0: Block transfer 1 1: Setting prohibited	R/W

Note 1. DMA request source is selected using the ICU.DMRSRm registers. For details on DMA request sources, refer to Table 15.5, Interrupt Vector Table in section 15, Interrupt Controller (ICUD).

DTS[1:0] Bits (Repeat Area Select)

These bits select either the source or destination as the repeat area in repeat or block transfer mode. In normal transfer mode, setting these bits is invalid.

18.2.6 DMA Interrupt Setting Register (DMINT)

Address(es): DMAC0.DMINT 0008 2013h, DMAC1.DMINT 0008 2053h, DMAC2.DMINT 0008 2093h, DMAC3.DMINT 0008 20D3h, DMAC4.DMINT 0008 2113h, DMAC5.DMINT 0008 2153h, DMAC6.DMINT 0008 2193h, DMAC7.DMINT 0008 21D3h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	DTIE	ESIE	RPTIE	SARIE	DARIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DARIE	Destination Address Extended Repeat Area Overflow Interrupt Enable	0: Disables an interrupt request for an extended repeat area overflow on the destination address 1: Enables an interrupt request for an extended repeat area overflow on the destination address	R/W
b1	SARIE	Source Address Extended Repeat Area Overflow Interrupt Enable	0: Disables an interrupt request for an extended repeat area overflow on the source address 1: Enables an interrupt request for an extended repeat area overflow on the source address	R/W
b2	RPTIE	Repeat Size End Interrupt Enable	0: Disables the repeat size end interrupt request. 1: Enables the repeat size end interrupt request.	R/W
b3	ESIE	Transfer Escape End Interrupt Enable	0: Disables the transfer escape end interrupt request. 1: Enables the transfer escape end interrupt request.	R/W
b4	DTIE	Transfer End Interrupt Enable	0: Disables the transfer end interrupt request. 1: Enables the transfer end interrupt request.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DARIE Bit (Destination Address Extended Repeat Area Overflow Interrupt Enable)

When an extended repeat area overflow on the destination address occurs while this bit is set to 1, the DMCNT.DTE bit is set to 0. At the same time, the DMSTS.ESIF flag is set to 1 to indicate that an interrupt by an extended repeat area overflow on the destination address is requested.

When block transfer mode is used with the extended repeat area function, an interrupt is requested after completion of a 1-block size transfer. When setting 1 in the DMACm.DMCNT.DTE bit of the channel for which a transfer has been stopped, the transfer is resumed from the state when the transfer is stopped.

When the extended repeat area is not specified for the destination address, this bit is ignored.

SARIE Bit (Source Address Extended Repeat Area Overflow Interrupt Enable)

When an extended repeat area overflow on the source address occurs while this bit is set to 1, the DMCNT.DTE bit is set to 0. At the same time, the DMSTS.ESIF flag is set to 1 to indicate that an interrupt by an extended repeat area overflow on the source address is requested.

When block transfer mode is used with the extended repeat area function, an interrupt is requested after completion of a 1-block size transfer. When setting 1 in the DMACm.DMCNT.DTE bit of the channel for which a transfer has been stopped, the transfer is resumed from the state when the transfer is stopped.

When the extended repeat area is not specified for the source address, this bit is ignored.

RPTIE Bit (Repeat Size End Interrupt Enable)

When this bit is set to 1 in repeat transfer mode, the DMCNT.DTE bit is set to 0 after completion of a 1-repeat size data transfer. At the same time, the DMSTS.ESIF flag is set to 1 to indicate that the repeat size end interrupt request has been generated. The repeat size end interrupt request can be generated even when the DMTMD.DTS[1:0] bits are 10b (= repeat area or block area is not specified).

When this bit is set to 1 in block transfer mode, the DMCNT.DTE bit is set to 0 after completion of a 1-block data transfer in the same way as repeat transfer mode. At the same time, the DMSTS.ESIF flag is set to 1 to indicate that the repeat size end interrupt request has been generated. The repeat size end interrupt request can be generated even when the DMTMD.DTS[1:0] bits are 10b (= repeat area or block area is not specified).

ESIE Bit (Transfer Escape End Interrupt Enable)

This bit enables or disables the transfer escape end interrupt requests (repeat size end interrupt request and extended repeat area overflow interrupt request) that are generated during DMA transfer.

The transfer escape end interrupt is generated when the DMSTS.ESIF flag is set to 1 with this bit set to 1. The transfer escape end interrupt is cleared by setting this bit or the DMSTS.ESIF flag to 0.

DTIE Bit (Transfer End Interrupt Enable)

This bit enables or disables the transfer end interrupt request to be generated on completion of a specified number of data transfers.

The transfer end interrupt is generated when the DMSTS.DTIF bit is set to 1 with this bit set to 1. The transfer end interrupt is cleared by setting this bit or the DMSTS.DTIF bit to 0.

18.2.7 DMA Address Mode Register (DMAMD)

Address(es): DMAC0.DMAMD 0008 2014h, DMAC1.DMAMD 0008 2054h, DMAC2.DMAMD 0008 2094h, DMAC3.DMAMD 0008 20D4h, DMAC4.DMAMD 0008 2114h, DMAC5.DMAMD 0008 2154h, DMAC6.DMAMD 0008 2194h, DMAC7.DMAMD 0008 21D4h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SM[1:0]		—	SARA[4:0]					DM[1:0]		—	DARA[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DARA[4:0]	Destination Address Extended Repeat Area	Specifies the extended repeat area on the destination address. For details on the settings, refer to Table 18.2.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7, b6	DM[1:0]	Destination Address Update Mode	b7 b6 0 0: Destination address is fixed. 0 1: Offset addition*1 1 0: Destination address is incremented. 1 1: Destination address is decremented.	R/W
b12 to b8	SARA[4:0]	Source Address Extended Repeat Area	Specifies the extended repeat area on the source address. For details on the settings, refer to Table 18.2.	R/W
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b15, b14	SM[1:0]	Source Address Update Mode	b15b14 0 0: Source address is fixed. 0 1: Offset addition*1 1 0: Source address is incremented. 1 1: Source address is decremented.	R/W

Note 1. Offset addition can be specified only for DMAC0.

DARA[4:0] Bits (Destination Address Extended Repeat Area)

These bits specify the extended repeat area on the destination address. The extended repeat area function is realized by updating the specified lower address bits with the remaining upper address bits fixed. The size of the extended repeat area can be any power of two between 2 bytes and 128 Mbytes. That is, the interval between settings is any power of two. When the lower address overflows the extended repeat area by address increment, the start address of the extended repeat area is set. Similarly, when the lower address underflows the extended repeat area by address decrement, the end address of the extended repeat area is set.

When the repeat area or block area is specified as a transfer destination, do not specify the extended repeat area on the destination address. When repeat transfer or block transfer is selected, and when DMACm.DMTMD.DTS[1:0] = 00b (the transfer destination is specified as the repeat area or block area), write 00000b in the DARA[4:0] bits.

An interrupt can be requested when an overflow or underflow occurs in the extended repeat area with the DMINT.DARIE bit set to 1. Table 18.2 lists the settings and the corresponding extended repeat areas.

DM[1:0] Bits (Destination Address Update Mode)

These bits select the mode of updating the destination address.

When increment is selected and the DMTMD.SZ[1:0] bits are set to 00b, 01b, and 10b, the destination address is incremented by 1, 2, and 4, respectively.

When decrement is selected and the DMTMD.SZ[1:0] bits are set to 00b, 01b, and 10b, the destination address is decremented by 1, 2, and 4, respectively.

When offset addition is selected, the offset specified by the DMAC0.DMOFR register is added to the address. Offset addition can be specified only for DMAC0.

SARA[4:0] Bits (Source Address Extended Repeat Area)

These bits specify the extended repeat area on the source address. The extended repeat area function is realized by updating the specified lower address bits with the remaining upper address bits fixed. The size of the extended repeat area can be any power of two between 2 bytes and 128 Mbytes.

When the lower address overflows the extended repeat area by address increment, the start address of the extended repeat area is set. Similarly, when the lower address underflows the extended repeat area by address decrement, the end address of the extended repeat area is set.

When the repeat area or block area is specified as a transfer source, do not specify the extended repeat area on the source address. When repeat transfer or block transfer is selected, and when DMACm.DMTMD.DTS[1:0] = 01b (the transfer source is specified as the repeat area or block area), write 00000b in the SARA[4:0] bits.

An interrupt can be requested when an overflow or underflow occurs in the extended repeat area with the DMINT.SARIE bit set to 1. Table 18.2 lists the settings and the corresponding extended repeat areas.

SM[1:0] Bits (Source Address Update Mode)

These bits select the mode of updating the source address.

When increment is selected and the DMTMD.SZ[1:0] bits are set to 00b, 01b, and 10b, the source address is incremented by 1, 2, and 4, respectively.

When decrement is selected and the DMTMD.SZ[1:0] bits are set to 00b, 01b, and 10b, the source address is decremented by 1, 2, and 4, respectively.

When offset addition is selected, the offset specified by the DMAC0.DMOFR register is added to the address.

Offset addition can be specified only for DMAC0.

Table 18.2 SARA[4:0] or DARA[4:0] Settings and Corresponding Repeat Areas

SARA[4:0] or DARA[4:0]	Extended Repeat Area
00000b	Not specified
00001b	2 bytes specified as extended repeat area by the lower 1 bit of the address
00010b	4 bytes specified as extended repeat area by the lower 2 bits of the address
00011b	8 bytes specified as extended repeat area by the lower 3 bits of the address
00100b	16 bytes specified as extended repeat area by the lower 4 bits of the address
00101b	32 bytes specified as extended repeat area by the lower 5 bits of the address
00110b	64 bytes specified as extended repeat area by the lower 6 bits of the address
00111b	128 bytes specified as extended repeat area by the lower 7 bits of the address
01000b	256 bytes specified as extended repeat area by the lower 8 bits of the address
01001b	512 bytes specified as extended repeat area by the lower 9 bits of the address
01010b	1 Kbyte specified as extended repeat area by the lower 10 bits of the address
01011b	2 Kbytes specified as extended repeat area by the lower 11 bits of the address
01100b	4 Kbytes specified as extended repeat area by the lower 12 bits of the address
01101b	8 Kbytes specified as extended repeat area by the lower 13 bits of the address
01110b	16 Kbytes specified as extended repeat area by the lower 14 bits of the address
01111b	32 Kbytes specified as extended repeat area by the lower 15 bits of the address
10000b	64 Kbytes specified as extended repeat area by the lower 16 bits of the address
10001b	128 Kbytes specified as extended repeat area by the lower 17 bits of the address
10010b	256 Kbytes specified as extended repeat area by the lower 18 bits of the address
10011b	512 Kbytes specified as extended repeat area by the lower 19 bits of the address
10100b	1 Mbyte specified as extended repeat area by the lower 20 bits of the address
10101b	2 Mbytes specified as extended repeat area by the lower 21 bits of the address
10110b	4 Mbytes specified as extended repeat area by the lower 22 bits of the address
10111b	8 Mbytes specified as extended repeat area by the lower 23 bits of the address
11000b	16 Mbytes specified as extended repeat area by the lower 24 bits of the address
11001b	32 Mbytes specified as extended repeat area by the lower 25 bits of the address
11010b	64 Mbytes specified as extended repeat area by the lower 26 bits of the address
11011b	128 Mbytes specified as extended repeat area by the lower 27 bits of the address
11100b to 11111b	Setting prohibited.

18.2.8 DMA Offset Register (DMOFR)

Address(es): DMAC0.DMOFR 0008 2018h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b31 to b0	Specifies the offset when offset addition is selected as the address update mode for transfer source or destination.	0000 0000h to 00FF FFFFh (0 bytes to (16 M – 1) bytes) FF00 0000h to FFFF FFFFh (–16 Mbytes to –1 byte)	R/W

Write to this register while the DMAC operation is stopped or DMA transfer is disabled (not during data transfer). Setting bits 31 to 25 is invalid; a value of bit 24 is extended to bits 31 to 25. Reading DMOFR returns the extended value.

18.2.9 DMA Transfer Enable Register (DMCNT)

Address(es): DMAC0.DMCNT 0008 201Ch, DMAC1.DMCNT 0008 205Ch, DMAC2.DMCNT 0008 209Ch, DMAC3.DMCNT 0008 20DCh, DMAC4.DMCNT 0008 211Ch, DMAC5.DMCNT 0008 215Ch, DMAC6.DMCNT 0008 219Ch, DMAC7.DMCNT 0008 21DCh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DTE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DTE	DMA Transfer Enable	0: Disables DMA transfer. 1: Enables DMA transfer.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DTE Bit (DMA Transfer Enable)

When the DMAST.DMST bit is set to 1 (DMAC module start) and this bit is set to 1 (DMA transfer is enabled), DMA transfer can be started for the corresponding channel.

[Setting condition]

- When 1 is written to this bit.

[Clearing conditions]

- When 0 is written to this bit.
- When the specified total volume of data transfer is completed.
- When DMA transfer is stopped by the repeat size end interrupt.
- When DMA transfer is stopped by the extended repeat area overflow interrupt.

18.2.10 DMA Software Start Register (DMREQ)

Address(es): DMAC0.DMREQ 0008 201Dh, DMAC1.DMREQ 0008 205Dh, DMAC2.DMREQ 0008 209Dh, DMAC3.DMREQ 0008 20DDh, DMAC4.DMREQ 0008 211Dh, DMAC5.DMREQ 0008 215Dh, DMAC6.DMREQ 0008 219Dh, DMAC7.DMREQ 0008 21DDh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	CLRS	—	—	—	SWREQ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SWREQ	DMA Software Start	0: DMA transfer is not requested. 1: DMA transfer is requested.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	CLRS	DMA Software Start Bit Auto Clear Select	0: SWREQ bit is cleared after DMA transfer is started by software. 1: SWREQ bit is not cleared after DMA transfer is started by software.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SWREQ Bit (DMA Software Start)

When 1 is written to this bit, a DMA transfer request is generated. After DMA transfer is started in response to the request, this bit is set to 0 if the CLRS bit is set to 0. This bit is not set to 0 while the CLRS bit is set to 1. In this case, a DMA transfer request can be issued again after completion of a transfer.

Note that, however, setting this bit is valid and DMA transfer by software is enabled only when the DMTMD.DCTG[1:0] bits are set to 00b (DMA request source is software).

Setting this bit is invalid when the DMTMD.DCTG[1:0] bits are set to a value other than 00b.

To start DMA transfer by software with the CLRS bit being 0, ensure that the SWREQ bit is 0, and then write 1 to the SWREQ bit.

[Setting condition]

- When 1 is written to this bit.

[Clearing conditions]

- When a DMA transfer request by software is accepted and DMA transfer is started while the CLRS bit is set to 0 (the SWREQ bit is cleared after DMA transfer is started by software).
- When 0 is written to this bit.

CLRS Bit (DMA Software Start Bit Auto Clear Select)

This bit specifies whether to clear the SWREQ bit to 0 after DMA transfer is started in response to the DMA transfer request generated by setting the SWREQ bit to 1. With this bit set to 0, the SWREQ bit is set to 0 after DMA transfer is started. With this bit set to 1, the SWREQ bit is not set to 0. In this case, a DMA transfer request can be issued again after completion of a transfer.

18.2.11 DMA Status Register (DMSTS)

Address(es): DMAC0.DMSTS 0008 201Eh, DMAC1.DMSTS 0008 205Eh, DMAC2.DMSTS 0008 209Eh, DMAC3.DMSTS 0008 20DEh, DMAC4.DMSTS 0008 211Eh, DMAC5.DMSTS 0008 215Eh, DMAC6.DMSTS 0008 219Eh, DMAC7.DMSTS 0008 21DEh

	b7	b6	b5	b4	b3	b2	b1	b0
	ACT	—	—	DTIF	—	—	—	ESIF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ESIF	Transfer Escape End Interrupt Flag	0: A transfer escape end interrupt has not been generated. 1: A transfer escape end interrupt has been generated.	R/W*1
b3 to b1	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b4	DTIF	Transfer End Interrupt Flag	0: A transfer end interrupt has not been generated. 1: A transfer end interrupt has been generated.	R/W*1
b6, b5	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7	ACT	DMA Active Flag	0: DMAC operation is suspended. 1: DMAC is operating.	R

Note 1. Only 0 can be written to clear the flag.

ESIF Flag (Transfer Escape End Interrupt Flag)

This flag indicates that the transfer escape end interrupt has been generated.

[Setting conditions]

- When 1-repeat size data transfer is completed in repeat transfer mode with the DMINT.RPTIE bit set to 1.
- When 1-block data transfer is completed in block transfer mode with the DMINT.RPTIE bit set to 1.
- When an extended repeat area overflow on the source address occurs while the DMINT.SARIE bit is set to 1 and the DMAMD.SARA[4:0] bits are set to a value other than 00000b (extended repeat area is specified on the transfer source address)
- When an extended repeat area overflow on the destination address occurs while the DMINT.DARIE bit is set to 1 and the DMAMD.DARA[4:0] bits are set to a value other than 00000b (extended repeat area is specified on the transfer destination address)

[Clearing conditions]

- When 0 is written to this bit.
- When 1 is written to the DMCNT.DTE bit.

DTIF Flag (Transfer End Interrupt Flag)

This flag indicates that the transfer end interrupt has been generated.

[Setting conditions]

- When the specified number of unit-transfers are completed in normal transfer mode (the value of the DMCRAL register becoming 0 on completion of transfer)
- When the specified number of repeat transfer operations are completed in repeat transfer mode (the value of the DMCRB register becoming 0 on completion of transfer)
- When the specified number of blocks have been transferred in block transfer mode (the value of the DMCRB register becoming 0 on completion of transfer)

[Clearing conditions]

- When 0 is written to this bit
- When 1 is written to the DMCNT.DTE bit

ACT Flag (DMA Active Flag)

This flag indicates whether the DMAC is in the idle or active state.

[Setting condition]

- When the DMAC starts data transfer operation

[Clearing condition]

- When data transfer in response to one transfer request is completed

18.2.12 DMA Request Source Flag Control Register (DMCSL)

Address(es): DMAC0.DMCSL 0008 201Fh, DMAC1.DMCSL 0008 205Fh, DMAC2.DMCSL 0008 209Fh, DMAC3.DMCSL 0008 20DFh, DMAC4.DMCSL 0008 211Fh, DMAC5.DMCSL 0008 215Fh, DMAC6.DMCSL 0008 219Fh, DMAC7.DMCSL 0008 21DFh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DISEL
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DISEL	Interrupt Select	0: At the beginning of transfer, clear the interrupt status flag of the request source to 0. 1: At the end of transfer, the interrupt status flag of the request source issues an interrupt to the CPU.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DISEL Bit (Interrupt Select)

This bit selects whether the interrupt status flag of the request source is set to 0 or issues an interrupt request to the CPU, at the beginning of DMA transfer.

When DMTMD.DCTG[1:0] = 00b (trigger by software), the setting of the DISEL bit does not affect the operation.

18.2.13 DMAC Module Start Register (DMAST)

Address(es): 0008 2200h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DMST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DMST	DMAC Module Start	0: DMAC module stop 1: DMAC module start	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DMST Bit (DMAC Module Start)

When this bit is set to 1, DMAC is ready to accept transfer requests for all channels.

When 1 is written to the DMACm.DMCNT.DTE bit (DMA transfer is enabled) of multiple channels and then this bit is set to 1 (DMAC module start), the corresponding multiple channels can be placed in the transfer request acceptable state at the same time.

When the DMST bit is set to 0 during DMA transfer, DMA transfer is suspended after completion of the current data transfer corresponding to a single transfer request. DMA transfer can be resumed by setting the DMST bit to 1 again.

[Setting condition]

- When 1 is written to this bit

[Clearing condition]

- When 0 is written to this bit

18.2.14 DMAC74 Interrupt Status Monitor Register (DMIST)

Address(es): 0008 2204h

	b7	b6	b5	b4	b3	b2	b1	b0
	DMIS7	DMIS6	DMIS5	DMIS4	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b4	DMIS4	DMAC4 Interrupt Status Flag	0: DMAC4 interrupt is not requested. 1: DMAC4 interrupt is requested.	R
b5	DMIS5	DMAC5 Interrupt Status Flag	0: DMAC5 interrupt is not requested. 1: DMAC5 interrupt is requested.	R
b6	DMIS6	DMAC6 Interrupt Status Flag	0: DMAC6 interrupt is not requested. 1: DMAC6 interrupt is requested.	R
b7	DMIS7	DMAC7 Interrupt Status Flag	0: DMAC7 interrupt is not requested. 1: DMAC7 interrupt is requested.	R

DMISm Flag (DMACm Interrupt Status Flag) (m = 4 to 7)

This flag monitors the DMACm interrupt request. Writing to this flag will be ignored.

While the DMACm.DMINT.DTIE bit is 1 and the DMACm.DMSTS.DTIF flag is 1, or the DMACm.DMINT.ESIE bit is 1 and the DMACm.DMSTS.ESIF flag is 1, the DMIST.DMISm flag is set to 1.

18.3 Operation

18.3.1 Transfer Mode

(1) Normal Transfer Mode

In normal transfer mode, one data is transferred by one transfer request. A maximum of 65535 can be set as the number of transfer operations using the DMACm.DMCRAL register. When these bits are set to 0000h, no specific number of transfer operations is set; data transfer is performed with the transfer counter stopped (free running mode). Setting the DMACm.DMCRB register is invalid in normal transfer mode. Except in free running mode, a transfer end interrupt request can be generated after completion of the specified number of transfer operations.
Table 18.3 summarizes the register update operation in normal transfer mode, and Figure 18.2 shows the operation in normal transfer mode.

Table 18.3 Register Update Operation in Normal Transfer Mode

Register	Function	Update Operation after Completion of a Transfer by One Transfer Request
DMACm.DMSAR	Transfer source address	Increment/decrement/fixed/offset addition*1
DMACm.DMDAR	Transfer destination address	Increment/decrement/fixed/offset addition*1
DMACm.DMCRAL	Transfer counter	Decremented by one/not updated (in free running mode)
DMACm.DMCRAH	—	Not updated (Not used in normal transfer mode)
DMACm.DMCRB	—	Not updated (Not used in normal transfer mode)

Note 1. Offset addition can be specified only for DMAC0.




Figure 18.2 Operation in Normal Transfer Mode

(2) Repeat Transfer Mode

In repeat transfer mode, one data is transferred by one transfer request.
A maximum of 1K data can be set as a total repeat transfer size using the DMACm.DMCRA register.
A maximum of 64K can be set as the number of repeat transfer operations using the DMACm.DMCRB register; therefore, a maximum of 64M data (1K data × 64K counts of repeat transfer operations) can be set as a total data transfer size.
Either the transfer source or transfer destination can be specified as a repeat area. When transfer of the repeat size data is completed, the address of the specified repeat area (DMSAR or DMDAR of the DMACm) returns to the transfer start address. When data of the specified repeat size has all been transferred in repeat transfer mode, DMA transfer can be stopped and the repeat size end interrupt can be requested. DMA transfer can be resumed by writing 1 to the DMACm.DMCNT.DTE bit in the repeat size end interrupt handling.
A transfer end interrupt request can be generated after completion of the specified number of repeat transfer operations.
Table 18.4 summarizes the register update operation in repeat transfer mode, and Figure 18.3 shows the operation in repeat transfer mode.

Table 18.4 Register Update Operation in Repeat Transfer Mode

Register	Function	Update Operation after Completion of a Transfer by One Transfer Request	
		When the DMACm.DMCRAL register is not 1	**When the DMACm.DMCRAL register is 1 (Transfer of the Last Data in Repeat Size)**
DMACm.DMSAR	Transfer source address	Increment/decrement/fixed/offset addition*1	• DMACm.DMTMD.DTS[1:0] = 00b Increment/decrement/fixed/offset addition*1 • DMACm.DMTMD.DTS[1:0] = 01b Initial value of DMACm.DMSAR • DMACm.DMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
DMACm.DMDAR	Transfer destination address	Increment/decrement/fixed/offset addition*1	• DMACm.DMTMD.DTS[1:0] = 00b Initial value of DMACm.DMDAR • DMACm.DMTMD.DTS[1:0] = 01b Increment/decrement/fixed/offset addition*1 • DMACm.DMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
DMACm.DMCRAH	Repeat size	Not updated	Not updated
DMACm.DMCRAL	Transfer counter	Decremented by one	DMACm.DMCRAH
DMACm.DMCRB	Repeat-count counter	Not updated	Decremented by one

Note 1. Offset addition can be specified only for DMAC0.




Figure 18.3 Operation in Repeat Transfer Mode

(3) Block Transfer Mode

In block transfer mode, a single block data is transferred by one transfer request.
A maximum of 1K data can be set as a total block transfer size using the DMACm.DMCRA register.
A maximum of 64K can be set as the number of block transfer operations using the DMACm.DMCRB register; therefore, a maximum of 64M data (1K data × 64K counts of block transfer operations) can be set as a total data transfer size.
Either the transfer source or transfer destination can be specified as a block area. When transfer of a single block data is completed, the address of the specified block area (DMSAR or DMDAR of the DMACm) returns to the transfer start address. When a single block data has all been transferred in block transfer mode, DMA transfer can be stopped and the repeat size end interrupt can be requested. DMA transfer can be resumed by writing 1 to the DMACm.DMCNT.DTE bit in the repeat size end interrupt handling.
Transfer end interrupt request can be generated after completion of the specified number of block transfer operations.
Table 18.5 summarizes the register update operation in block transfer mode, and Figure 18.4 shows the operation in block transfer mode.

Table 18.5 Register Update Operation in Block Transfer Mode

Register	Function	Update Operation after Completion of Single-Block Transfer by One Transfer Request
DMACm.DMSAR	Transfer source address	• DMACm.DMTMD.DTS[1:0] = 00b Increment/decrement/fixed/offset addition*1 • DMACm.DMTMD.DTS[1:0] = 01b Initial value of DMACm.DMSAR • DMACm.DMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
DMACm.DMDAR	Transfer destination address	• DMACm.DMTMD.DTS[1:0] = 00 b Initial value of DMACm.DMDAR • DMACm.DMTMD.DTS[1:0] = 01 b Increment/decrement/fixed/offset addition*1 • DMACm.DMTMD.DTS[1:0] = 10 b Increment/decrement/fixed/offset addition*1
DMACm.DMCRAH	Block size	Not updated
DMACm.DMCRAL	Block size counter	DMACm.DMCRAH
DMACm.DMCRB	Transfer-block counter	Decremented by one

Note 1. Offset addition can be specified only for DMAC0.




Figure 18.4 Operation in Block Transfer Mode

18.3.2 Extended Repeat Area Function

The DMAC supports a function to specify the extended repeat areas on the transfer source and destination addresses. With the extended repeat areas set, the address registers repeatedly indicate the addresses of the specified extended repeat areas.

The extended repeat areas can be specified separately to the transfer source address register (DMSAR) and transfer destination address register (DMDAR) of DMACm.

The extended repeat area on the source address is specified by the DMACmDMAMD.SARA[4:0] bits. The extended repeat area on the destination address is specified by the DMACmDMAMD.DARA[4:0] bits. The size can be specified separately for the source and destination sides.

However, the area (of transfer source or transfer destination) which is specified as the repeat area or block area should not be specified as the extended repeat area.

When the address register value reaches the end address of the extended repeat area and the extended repeat area overflows, DMA transfer is stopped and an interrupt by an extended repeat area overflow can be requested. When an overflow occurs in the extended repeat area on the transfer source while the DMACm.DMINT.SARIE bit is set to 1, the DMACm.DMSTS.ESIF flag is set to 1 and the DMACm.DMCNT.DTE bit is set to 0 to stop DMA transfer. At this time, if the DMACm.DMINT.ESIE bit is set to 1, an interrupt by an extended repeat area overflow is requested. When the DMACm.DMINT.DARIE bit is set to 1, the destination address register becomes a target to apply the function. DMA transfer can be resumed by writing 1 to the DMACm.DMCNT.DTE bit in the interrupt handling.

Figure 18.5 shows an example of the extended repeat area operation.




Figure 18.5 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, the following should be taken into consideration.
When a transfer is stopped by an interrupt by an extended repeat area overflow, the address register must be set so that the block size is a power of 2 or the block size boundary is aligned with the extended repeat area boundary. When an overflow on the extended repeat area occurs during a transfer of one block, the interrupt by the overflow is suspended until transfer of the block is completed, and the transfer overruns.

Figure 18.6 shows an example when the extended repeat area function is used in block transfer mode.




Figure 18.6 Example of Extended Repeat Area Function in Block Transfer Mode

18.3.3 Address Update Function using Offset

The source and destination addresses can be updated by fixing, increment, decrement, or offset addition. When the offset addition is selected, the offset specified by the DMA offset register (DMAC0.DMOFR) is added to the address every time the DMAC performs one data transfer. This function realizes a data transfer where addresses are allocated to separated areas.

Offset subtraction can also be realized by setting a negative value in the DMAC0.DMOFR register. In this case, the negative value must be 2's complement.

Address update function using offset can be specified only for the DMAC0 channel.

Table 18.6 lists the address update method in each address update mode.

Table 18.6 Address Update Method in Each Address Update Mode

Address Update Mode	Settings of DMACm.DMAMD.SM[1:0] and DMACm.DMAMD.DM[1:0] for Address Update Modes	Address Update Method (for Different DMACm.DMTMDSZ[1:0] Settings)		
		SZ[1:0] = 00b	SZ[1:0] = 01b	SZ[1:0] = 10b
Address fixed	00b	Fixed		
Offset addition	01b	+DMACm.DMOFR*1		
Increment	10b	+1	+2	+4
Decrement	11b	–1	–2	–4

Note 1. When setting a negative value in the DMA offset register, the value must be 2's complement. The 2's complement is obtained by the following formula.
2's complement of a negative offset value = ~ (offset) + 1 (~: bit inversion)

(1) Basic Transfer Using Offset Addition

Figure 18.7 shows an example of address updating using offset addition.




Figure 18.7 Example of Address Updating by Offset Addition

In Figure 18.7, the transfer data is 32 bits long, and offset addition and increment are set as the transfer source address update mode and transfer destination address update mode, respectively. The second and subsequent data is each read from the transfer source address obtained by adding the offset value to the previous address. The data read from the addresses at the specified intervals is written to the continuous locations on the destination.

(2) Example of XY Conversion Using Offset Addition

Figure 18.8 shows the XY conversion using offset addition in repeat transfer mode.
Settings are as follows:

- DMAC0.DMAMD register: Transfer source address update mode: Offset addition
- DMAC0.DMAMD register: Transfer destination address update mode: Destination address is incremented.
- DMAC0.DMTMD register: Transfer data size select: 32 bits
- DMAC0.DMTMD register: Transfer mode select: Repeat transfer
- DMAC0.DMTMD register: Repeat area select: The source is specified as the repeat area.
- DMAC0.DMOFR register: Offset address: 10h
- DMAC0.DMCRA register: Repeat size: 4h
- DMAC0.DMINT register: The repeat size end interrupt is enabled.




Figure 18.8 XY Conversion Operation Using Offset Addition in Repeat Transfer Mode

When a transfer starts, the offset value is added to the transfer source address every time data is transferred. The transfer data is written to the destination continuous addresses. When data 4 is transferred, which means that the repeat size of transfers is completed, the transfer source address returns to the transfer start address (address of data 1 on the transfer source) and a repeat size end interrupt is requested. While this interrupt stops the transfer temporarily, perform the following.

- DMAC0.DMSAR register: Rewrite the DMA transfer source address to the address of data 5 (with the above example, the data 1 address + 4).
- DMAC0.DMCNT register: Set the DTE bit to 1.

The DMA transfer is resumed from the state when the DMA transfer is stopped. After that, the operations described above are repeated until the transfer source data is transposed to the destination area (XY conversion).

Figure 18.9 shows a flowchart of the XY conversion.




Figure 18.9 XY Conversion Flowchart Using Offset Addition in Repeat Transfer Mode

18.3.4 Request Sources

Software, the interrupt requests from the peripheral modules, and the external interrupt requests can be specified as the DMA request sources. Setting the DMACm.DMTMD.DCTG[1:0] bits selects the request source.

(1) Trigger by Software

Setting the DMACm.DMTMDDCTG[1:0] bits to 00b enables the trigger by software.
To start DMA transfer by software, set the DMACm.DMTMD.DCTG[1:0] bits to 00b, and then set the DMACm.DMCNT.DTE bit to 1 (DMA transfer is enabled) and the DMACm.DMREQ.SWREQ bit to 1 (DMA transfer is requested) with the DMAST.DMST bit set to 1 (DMAC module start).
When the DMAC is triggered by software while the DMACm.DMREQ.CLRS bit is 0, the DMACm.DMREQ.SWREQ bit is set to 0 after data transfer is started in response to a DMA transfer request.
When the DMAC is triggered by software while the CLRS bit is 1, the SWREQ bit is not set to 0 after data transfer is started. In this case, a DMA transfer request is issued again after completion of a transfer.

(2) Trigger by Interrupt Requests from On-Chip Peripheral Modules or External Interrupt Requests

Interrupt requests from the on-chip peripheral modules and external interrupt requests can be specified as the DMA request sources. The request source can be selected separately for each channel using the ICU.DMRSRm registers (m = 0 to 7).
The DMA transfer is triggered when an interrupt request from the on-chip peripheral module or an external interrupt request is generated while the DMACm.DMTMD.DCTG[1:0] bits are set to 01b (interrupts from the peripheral modules and the external interrupt pins are selected), the DMACm.DMCNT.DTE bit is set to 1 (DMA transfer is enabled), and the DMAST.DMST bit is set to 1 (DMAC module start).

For interrupt requests specified as DMA request sources, refer to Table 15.5, Interrupt Vector Table, in section 15, Interrupt Controller (ICUD).

18.3.5 Operation Timing

Figure 18.10 and Figure 18.11 show DMAC operation timing examples.




Figure 18.10 DMAC Operation Timing Example (1) (Trigger by Interrupt from Peripheral Module/External Interrupt Input Pin, Normal Transfer Mode, Repeat Transfer Mode)




Figure 18.11 DMAC Operation Timing Example (2) (Trigger by Interrupt from Peripheral Module/External Interrupt Input Pin, Block Transfer Mode, Block Size = 4)

18.3.6 DMAC Execution Cycles

Table 18.7 lists execution cycles in one DMAC data transfer operation.

Table 18.7 DMAC Execution Cycles

Transfer Mode	Data Transfer (Read)	Data Transfer (Write)
Normal	Cr+1	Cw
Repeat	Cr+1	Cw
Block*1	P × Cr	P × Cw

Note 1. This is the case when the block size is 2 or more. When the block size is 1, normal transfer cycle is applied.

P: Block size (DMCRAH register setting)
Cr: Data read destination access cycle
Cw: Data write destination access cycle

Cr and Cw depend on the access destination. For the number of cycles for each access destination, refer to section 58, RAM, section 60, Flash Memory (FLASH), section 5, I/O Registers, and section 16.2.6, External Bus.
The unit for +1 in “Data Transfer (Read)” column is one system clock cycle (ICLK).
For the operation example, refer to section 18.3.5, Operation Timing.

18.3.7 Activating the DMAC

Figure 18.12 shows the register setting procedure.




Figure 18.12 Register Setting Procedure

18.3.8 Starting DMA Transfer

Setting the DMACm.DMCNT.DTE bit to 1 (DMA transfer enabled) and setting the DMAST.DMST bit to 1 (DMAC module start) enable DMA transfer of channel m (m = 0 to 7).
Another transfer request cannot be accepted during the transfer of other DMAC channel or DTC. When the proceeding transfer is completed, channel arbitration is performed where a DMA transfer request of the highest priority channel is accepted and DMA transfer of the channel starts. When DMA transfer starts, the DMACm.DMSTS.ACT flag is set to 1 (the DMAC is in the active state).

18.3.9 Registers during DMA Transfer

The DMAC registers are updated by a DMA transfer. The value to be updated differs according to the other settings and the transfer state. The registers to be updated are DMSAR, DMDAR, DMCRA, DMCRB, DMCNT, and DMSTS of DMACm.

(1) DMA Source Address Register (DMACm.DMSAR)

When data has been transferred in response to one transfer request, the contents of this register are updated to the address to be accessed by the next transfer request.
For details on register update operation in each transfer mode, refer to Table 18.3 to Table 18.5.

(2) DMA Destination Address Register (DMACm.DMDAR)

When data has been transferred in response to one transfer request, the contents of this register are updated to the address to be accessed by the next transfer request.
For details on register update operation in each transfer mode, refer to Table 18.3 to Table 18.5.

(3) DMA Transfer Count Register (DMACm.DMCRA)

When data has been transferred in response to one transfer request, the count value is updated. The update operation depends on the transfer mode selected.
For details on register update operation in each transfer mode, refer to Table 18.3 to Table 18.5.

(4) DMA Block Transfer Count Register (DMACm.DMCRB)

When data has been transferred in response to one transfer request, the count value is updated. The update operation depends on the transfer mode selected.
For details on register update operation in each transfer mode, refer to Table 18.3 to Table 18.5.

(5) DMA Transfer Enable Bit (DMACm.DMCNT.DTE)

Although the DMACm.DMCNT.DTE bit enables or disables data transfer by the register write access, it is automatically set to 0 by the DMAC according to the DMA transfer state.
The conditions for clearing this bit by the DMAC are as follows:

- When the specified total volume of data transfer is completed
- When DMA transfer is stopped by the repeat size end interrupt
- When DMA transfer is stopped by the extended repeat area overflow interrupt

Writing to the registers for the channels when the corresponding DMACm.DMCNT.DTE bit is set to 1 is prohibited (except for the DMACm.DMCNT register). In this case, writing must be performed after the bit is set to 0.

(6) DMA Active Flag (DMACm.DMSTS.ACT)

The DMACm.DMSTS.ACT flag indicates whether the DMACm is in the idle or active state.
This flag is set to 1 when the DMAC starts data transfer, and is set to 0 when data transfer in response to one transfer request is completed.
Even when DMA transfer is stopped by writing 0 to the DMACm.DMCNT.DTE bit during DMA transfer, this flag remains 1 until DMA transfer is completed.

(7) Transfer End Interrupt Flag (DMACm.DMSTS.DTIF)

The DMACm.DMSTS.DTIF flag is set to 1 after DMA transfer of the total transfer size of data is completed.
When both this flag and the DMACm.DMINT.DTIE bit are set to 1, a transfer end interrupt is requested.
This flag is set to 1 when the DMA transfer bus cycle is completed and the DMACm.DMSTS.ACT flag is set to 0 indicating the DMA transfer end.
This flag is automatically set to 0 when the DMACm.DMCNT.DTE bit is set to 1 during the interrupt handling.

(8) Transfer Escape End Interrupt Flag (DMACm.DMSTS.ESIF)

The DMACm.DMSTS.ESIF flag is set to 1 when a repeat size end interrupt or extended repeat area overflow interrupt is requested. When this bit and the DMACm.DMINT.ESIE bit are set to 1, a transfer escape end interrupt is requested.
This flag is set to 1 when the bus cycle of the DMA transfer having caused the interrupt request is completed and the DMACm.DMSTS.ACT flag is set to 0 indicating the DMA transfer end.
This flag is automatically set to 0 when the DMACm.DMCNT.DTE bit is set to 1 during an interrupt handling.
Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, refer to section 15, Interrupt Controller (ICUD).

18.3.10 Channel Priority

When multiple DMA transfer requests are present, the DMAC determines the priority of channels that have DMA transfer requests.
The channel priority is fixed as channel 0 > channel 1 > channel 2 > channel 3 > channel 4 > channel 5 > channel 6 > channel 7 (channel 0: highest).
When a DMA transfer request is generated during data transfer, channel arbitration is started after the final data has been transferred, and DMA transfer of the higher-priority channel starts.

18.4 Ending DMA Transfer

The operation for ending DMA transfer depends on the transfer end conditions. When DMA transfer ends, the DMCNT.DTE bit and the DMSTS.ACT flag of DMACm are changed from 1 to 0, indicating that DMA transfer has ended.

18.4.1 Transfer End by Completion of Specified Total Number of Transfer Operations

(1) In Normal Transfer Mode (DMACm.DMTMD.MD[1:0] = 00b)

When the value of the DMACm.DMCRAL register changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DMACm.DMCNT.DTE bit is set to 0 and the DMACm.DMSTS.DTIF flag is set to 1 at the same time. If the DMACm.DMINT.DTIE bit is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC.

(2) In Repeat Transfer Mode (DMACm.DMTMD.MD[1:0] = 01b)

When the value of the DMACm.DMCRB register changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DMACm.DMCNT.DTE bit is set to 0 and the DMACm.DMSTS.DTIF flag is set to 1 at the same time. If the DMACm.DMINT.DTIE bit is 1 at this time, an interrupt request is issued to the CPU or the DTC.

(3) In Block Transfer Mode (DMACm.DMTMD.MD[1:0] = 10b)

When the value of the DMACm.DMCRB register changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DMACm.DMCNT.DTE bit is set to 0 and the DMACm.DMSTS.DTIF bit is set to 1 at the same time. If the DMACm.DMINT.DTIE bit is 1 at this time, an interrupt request is issued to the CPU or the DTC.

Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, refer to section 15, Interrupt Controller (ICUD).

18.4.2 Transfer End by Repeat Size End Interrupt

In repeat transfer mode, a repeat size end interrupt is requested when transfer of a 1-repeat size of data is completed while the DMACm.DMINT.RPTIE bit is set to 1. When the interrupt is requested to complete DMA transfer, the DMACm.DMCNT.DTE bit is set to 0 and the DMACm.DMSTS.ESIF flag is set to 1. If the DMACm.DMINT.ESIE bit is 1 at this time, an interrupt request is issued to the CPU or the DTC. Here, the transfer can be resumed by writing 1 to the DMACm.DMCNT.DTE bit.
A repeat size end interrupt can be requested also in block transfer mode. In block transfer mode, the interrupt is requested in the same way as in repeat transfer mode when transfer of a 1-block size data is completed.
Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, refer to section 15, Interrupt Controller (ICUD).

18.4.3 Transfer End by Interrupt on Extended Repeat Area Overflow

When an overflow on the extended repeat area occurs while the extended repeat area is specified and the DMINT.SARIE or DMINT.DARIE bit of DMACm is set to 1, an interrupt by an extended repeat area overflow is requested. When the interrupt is requested, the DMA transfer is terminated, the DMACm.DMCNT.DTE bit is set to 0, and the DMACm.DMSTS.ESIF flag is set to 1. If the DMACm.DMINT.ESIE bit is 1 at this time, an interrupt request is issued to the CPU or the DTC.

Even if an interrupt by an extended repeat area overflow is requested during a read cycle, the following write cycle is performed.

In block transfer mode, even if an interrupt by an extended repeat area overflow is requested during a 1-block transfer, the remaining data in the block is transferred; transfer is terminated after a block transfer.

Before sending an interrupt request from the DMAC to the CPU or the DTC, the interrupt control register must be set. For details, refer to section 15, Interrupt Controller (ICUD).

18.5 Interrupts

Each DMAC channel can output an interrupt request to the CPU or the DTC after transfer in response to one request is completed. When the transfer destination is the external bus or the on-chip peripheral bus, an interrupt request is generated upon completion of data write to the write buffer not to the actual transfer destination.

Table 18.8 lists the relation among the interrupt sources, the interrupt status flags, and the interrupt enable bits. Figure 18.13 shows the schematic logic diagram of interrupt outputs (DMAC0 to DMAC3). Figure 18.14 shows the schematic logic diagram of interrupt outputs (DMAC4 to DMAC7). Figure 18.15 shows the DMAC interrupt handling routine to resume/terminate DMA transfer.

Table 18.8 Relation among Interrupt Sources, Interrupt Status Flags, and Interrupt Enable Bits

Interrupt Sources		Interrupt Enable Bits	Interrupt Status Flags	Request Output Enable Bits
Transfer end		—	DMACm.DMSTS.DTIF	DMACm.DMINT.DTIE
Escape transfer end	Repeat size end	DMACm.DMINT.RPTIE	DMACm.DMSTS.ESIF	DMACm.DMINT.ESIE
	Source address extended repeat area overflow	DMACm.DMINT.SARIE		
	Destination address extended repeat area overflow	DMACm.DMINT.DARIE		




Figure 18.13 Schematic Logic Diagram of Interrupt Outputs (DMAC0 to DMAC3)




Figure 18.14 Schematic Logic Diagram of Interrupt Outputs (DMAC4 to DMAC7)


Specifically, the different procedures are used for canceling an interrupt to restart DMA transfer in the following two cases: (1) discontinuing or terminating DMA transfer and (2) continuing DMA transfer.

(1) When Discontinuing or Terminating DMA Transfer

Write 0 to the DMACm.DMSTS.DTIF flag to clear a transfer end interrupt, and to the DMACm.DMSTS.ESIF flag to clear a repeat size interrupt and an extended repeat area overflow interrupt. The DMACm remains in the stop state. When starting another DMA transfer after that, set the appropriate registers, and set the DMACm.DMCNT.DTE bit to 1 (DMA transfer enabled).

(2) When Continuing DMA Transfer

Write 1 to the DMACm.DMCNT.DTE bit. The DMACm.DMSTS.ESIF flag is automatically set to 0 (interrupt source cleared), and DMA transfer is resumed.



Note 1. In the case of a DMAC74 interrupt, use the DMIST register to determine interrupt request source DMAC channel m (m = 4 to 7) and perform above processing on the target DMAC channel m.

Figure 18.15 DMAC Interrupt Handling Routine to Resume/Terminate DMA Transfer

18.6 Event Link

Each DMAC channel outputs an event link request signal each time the channel completes data transfer (or block transfer in block transfer mode). However, when the transfer destination is the external bus or internal peripheral bus, an event link request signal is generated when the writing to the write buffer is accepted.

18.7 Low-Power Consumption Function

Before transition to the module-stop state, all-module clock stop mode, software standby mode, or deep software standby mode, set the DMAST.DMST bit to 0 (the DMAC suspended), and then perform the following.

(1) Module-Stop Function

Writing 1 to the MSTPCRA.MSTPA28 bit (transition to the module-stop state) enables the module-stop function of the DMAC. If DMA transfer is in progress at the time a 1 is written to the MSTPA28 bit, the transition to the module-stop state proceeds after DMA transfer has ended. While the MSTPA28 bit is 1, accessing the DMAC registers are prohibited. Writing 0 to the MSTPA28 bit releases the DMAC from the module-stop state.

(2) All-Module Clock Stop Mode

Make settings in accord with the procedure under section 11.6.2.1, Transition to All-Module Clock Stop Mode, in section 11, Low Power Consumption.
If DMA transfer operations are in progress at the time the WAIT instruction is executed, the transition to all-module clock stop mode follows the completion of DMA transfer.
The DMAC is released from the module-stop state by writing 0 to the MSTPCRA.MSTPA28 bit following recovery from all-module clock stop mode.

(3) Software Standby and Deep Software Standby Modes

Make settings in accord with the procedure under section 11.6.3.1, Transition to Software Standby Mode or section 11.6.4.1, Transition to Deep Software Standby Mode, in section 11, Low Power Consumption.
If DMA transfer operations are in progress at the time the WAIT instruction is executed, the transition to software standby or deep software standby follows the completion of DMA transfer.

(4) Note on Low-Power Consumption Function

For the WAIT instruction and the register setting procedure, refer to section 11.7.6, Timing of WAIT Instructions in section 11, Low Power Consumption.
To perform DMA transfer after returning from low-power consumption mode, set the DMAST.DMST bit to 1 again.
To use a request that is generated in all-module clock-stop mode and software standby mode as an interrupt request to the CPU but not as a DMAC startup request, specify the CPU as the interrupt request destination in accordance with the description in section 15, Interrupt Controller (ICUD), and then execute the WAIT instruction.

18.8 Usage Notes

18.8.1 DMA Transfer to External Devices

In DMA transfer to an external device, the DMACm.DMSTS.ACT flag may be set to 0 (DMAC transfer suspended) during the period from the beginning of the final data write to the end of the external bus access.

18.8.2 DMA Transfer to Peripheral Modules

In DMA transfer to a peripheral module, the DMACm.DMSTS.ACT flag may be set to 0 (DMAC transfer suspended) during the period from the beginning of the final data write to the end of the peripheral bus access.

18.8.3 Access to the Registers during DMA Transfer

Do not write to the DMSAR, DMDAR, DMCRA, DMCRB, DMTMD, DMINT, DMAMD, DMOFR, and DMCSL registers of DMACm while the DMSTS.ACT flag of the same channel is set to 1 (DMAC active state) or the DMCNT.DTE bit of the same channel is set to 1 (DMA transfer enabled).

18.8.4 DMA Transfer to Reserved Areas

DMA transfer to the reserved areas is prohibited. If such an access is made, transfer results are not guaranteed. For details on the reserved areas, refer to section 4, Address Space.

18.8.5 Interrupt Request by the DMA Request Source Flag Control Register (DMCSL) at the End of Each Transfer

While the DMACm.DMCSL.DISEL bit is 1, an interrupt request is issued to the CPU at the end of each transfer that has been triggered by one DMA request. Unlike the transfer end interrupt that the DMAC outputs or the escape end interrupt, the interrupt of this type is issued to the CPU at the end of DMA transfer without clearing the interrupt status flag of the DMA request source to 0 by changing the interrupt request destination to the CPU. In this case, since the interrupt status flag is not set to 0 at the end of DMAC transfer, it should be set to 0 by the CPU interrupt routine.
The interrupt flag is cleared when the CPU interrupt is accepted.
For the change of the settings on the interrupt flag or the interrupt request destination, refer to section 15, Interrupt Controller (ICUD). For the DMACm.DMCSL.DISEL bit setting, refer to section 18.2.12, DMA Request Source Flag Control Register (DMCSL).

18.8.6 Setting of DMAC Trigger Select Register of the Interrupt Controller (ICU.DMRSRm)

The DMAC trigger select register (ICU.DMRSRm) should be set while the DMA transfer enable bit (DMACm.DMCNT.DTE) is 0 (DMA transfer is disabled). Moreover, the DTC transfer request enable register (ICU.DTCERn) that corresponds to the same vector number that has been set by the ICU.DMRSRm register should not be set to 1. For details on the ICU.DTCERn and ICU.DMRSRm registers, refer to section 15, Interrupt Controller (ICUD).

18.8.7 Suspending or Restarting DMA Transfer

To suspend a DMA transfer request, write 0 to the interrupt enable bit for the request source (ICU.IERn.IENj bit). To restart the DMA transfer, write 1 to the ICU.IERn.IENj bit with the setting shown in section 18.3.7, Activating the DMAC.

19. EXDMA Controller (EXDMACa)

This MCU incorporates a 2-channel direct memory access controller (EXDMAC) designed exclusively for external bus transfer. The EXDMAC is a module to transfer data without the CPU. When a DMA transfer request is generated, the EXDMAC transfers data stored at the transfer source address to the transfer destination address.

19.1 Overview


Table 19.1 lists the specifications of the EXDMAC, and Figure 19.1 shows a block diagram of the EXDMAC.

Table 19.1 Specifications of EXDMAC (1/2)

Item		Description
Number of channels		2 (EXDMAC0 and EXDMAC1)
Transfer space		512 Mbytes (External areas at addresses 0000 0000h to 0FFF FFFFh and F000 0000h to FFFF FFFFh excluding reserved areas)
Maximum transfer volume		1 M data (Maximum number of transfer operations in block transfer mode: 1,024 data × 1,024 blocks)
DMA request source		• Request source selectable from the following three sources for each channel Software trigger External DMA transfer request input DMA transfer request from peripheral modules (TPU1.TRGA or MTU1.TRGA) (Channel 0: a software configurable interrupt B request from TPU1.TRGA selected in ICU.SLIBR144 or a software configurable interrupt A request from MTU1.TRGA selected in ICU.SLIAR208; Channel 1: a software configurable interrupt B request from TPU1.TRGA selected in ICU.SLIBR145 or a software configurable interrupt A request from MTU1.TRGA selected in ICU.SLIAR209)
Channel priority		Channel 0 > Channel 1 (Channel 0: Highest)
Transfer data	Single data	Bit length: 8, 16, 32 bits
	Block size	Number of data: 1 to 1,024 data
	Cluster size	Number of data: 1 to 8 data
Transfer mode	Normal transfer mode	• One data transfer by one DMA transfer request • Free running mode (setting in which total number of data transfer operations is not specified) settable
	Repeat transfer mode	• One data transfer by one DMA transfer request • Program returns to the transfer start address on completion of the repeat size of data transfer specified for the transfer source or destination. • Maximum settable repeat size: 1,024 data
	Block transfer mode	• One block data transfer by one DMA transfer request • Maximum settable block size: 1,024 data
	Cluster transfer mode	• One cluster data transfer by one DMA transfer request • Maximum settable cluster size: 8 data (32 bytes)
Address mode	Single address mode	• Transfers data by accessing the transfer source or destination peripheral device with the EDACKn signal (n = 0, 1) and specifying the address of the other peripheral device. • Available in normal transfer mode, repeat transfer mode, and block transfer mode.
	Dual address mode	• Transfers data by specifying the addresses of transfer source and destination. • Available in normal transfer mode, repeat transfer mode, block transfer mode, and cluster transfer mode.
Selective functions	Extended repeat area function	• Function in which data can be transferred by repeating the address values in the specified range with the upper bit values in the transfer address register fixed • Area of 2 bytes to 128 Mbytes separately settable as extended repeat area for transfer source and destination

Table 19.1 Specifications of EXDMAC (2/2)

Item		Description
Interrupt request	Transfer end interrupt	Generated when the specified number of transfers is completed in normal transfer mode Generated when the specified repeat count of transfers is completed in repeat transfer mode Generated when the specified block count of transfers is completed in block transfer mode Generated when the specified cluster count of transfers is completed in cluster transfer mode
	Transfer escape end interrupt	Generated when the repeat size of data transfer is completed or the extended repeat area overflows.
Low-power consumption function		The module-stop state can be set.



Note 1. A software configurable interrupt B request from TPU1.TRGA selected in ICU.SLIBR144 or a software configurable interrupt A request from MTU1.TRGA selected in ICU.SLIAR208

Note 2. A software configurable interrupt B request from TPU1.TRGA selected in ICU.SLIBR145 or a software configurable interrupt A request from MTU1.TRGA selected in ICU.SLIAR209

Figure 19.1 Block Diagram of EXDMAC

Table 19.2 lists the input/output pins of the EXDMAC.

Table 19.2 Pin Configuration of EXDMAC

Channel	Pin Name	I/O	Description
EXDMAC0	EDREQ0	Input	EXDMAC0 external DMA transfer request
	EDACK0	Output	EXDMAC0 single address transfer acknowledge
EXDMAC1	EDREQ1	Input	EXDMAC1 external DMA transfer request
	EDACK1	Output	EXDMAC1 single address transfer acknowledge

19.2 Register Descriptions

19.2.1 EXDMA Source Address Register (EDMSAR)

Address(es): EXDMAC0.EDMSAR 0008 2800h, EXDMAC1.EDMSAR 0008 2840h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b31 to b0	Specifies the transfer source start address.	0000 0000h to 0FFF FFFFh (256 Mbytes) F000 0000h to FFFF FFFFh (256 Mbytes)	R/W

This register is used to set the start address of the transfer source.
Set the EDMSAR register while EXDMAC stops (EDMAST.DMST bit = 0) or DMA transfer is disabled (EDMCNT.DTE bit = 0).
Setting bits 31 to 29 is invalid; a value of bit 28 is extended to bits 31 to 29. Reading the EDMSAR register returns the extended value.

19.2.2 EXDMA Destination Address Register (EDMDAR)

Address(es): EXDMAC0.EDMDAR 0008 2804h, EXDMAC1.EDMDAR 0008 2844h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b31 to b0	Specifies the transfer destination start address.	0000 0000h to 0FFF FFFFh (256 Mbytes) F000 0000h to FFFF FFFFh (256 Mbytes)	R/W

This register is used to set the start address of the transfer destination.
Set the EDMDAR register while EXDMAC stops (EDMAST.DMST bit = 0) or DMA transfer is disabled (EDMCNT.DTE bit = 0).
Setting bits 31 to 29 is invalid; a value of bit 28 is extended to bits 31 to 29. Reading the EDMDAR register returns the extended value.

19.2.3 EXDMA Transfer Count Register (EDMCRA)

Address(es): EXDMAC0.EDMCRA 0008 2808h, EXDMAC1.EDMCRA 0008 2848h

· Normal transfer mode

	EDMCRAH															
	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	EDMCRAL															
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

· Repeat transfer mode, block transfer mode

	EDMCRAH															
	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	EDMCRAL															
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	0	0	0	0	0	0										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: The function differs depending on the transfer mode.

· Cluster transfer mode

	EDMCRAH															
	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	EDMCRAL															
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	0	0	0	0	0	0	0	0	0	0	0	0	0			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Symbol	Bit Name	Description	R/W
EDMCRAL	Lower bits of transfer count	Specifies the number of transfer operations.	R/W
EDMCRAH	Upper bits of transfer count		R/W

Note: Set the same value for EDMCRAH and EDMCRAL in repeat transfer mode, block transfer mode, and cluster transfer mode.

This register is used to specify the transfer count of the DMA. The function of this register depends on transfer mode.

(1) Normal transfer mode (EXDMACn.EDMTMD.MD[1:0] bits = 00b)

EDMCRAL functions as a 16-bit transfer counter.
The number of transfer operations is one when the setting is 0001h, and 65535 when it is FFFFh. The value is decremented by one each time data is transferred.
When the setting is 0000h, no specific number of transfer operations is set; data transfer is performed with the transfer counter stopped (free running mode).
EDMCRAH is not used in normal transfer mode. Write 0000h to EDMCRAH.

(2) Repeat transfer mode (EXDMACn.EDMTMD.MD[1:0] bits = 01b)

EDMCRAH specifies the repeat size and EDMCRAL functions as a 10-bit transfer counter.
The number of transfer operations is one when the setting is 001h, 1023 when it is 3FFh, and 1024 when it is 000h. In repeat transfer mode, a value in the range of 000h to 3FFh (the number of transfer operations: 1 to 1024) can be set for EDMCRAH and EDMCRAL.
Setting bits 15 to 10 in EDMCRAL is invalid. Write 0 to these bits.
The value in EDMCRAL is decremented by one each time data is transferred until it reaches 000h, at which the value in EDMCRAH is loaded into EDMCRAL.

(3) Block transfer mode (EXDMACn.EDMTMD.MD[1:0] bits = 10b)

EDMCRAH specifies the block size and EDMCRAL functions as a 10-bit block size counter.
The block size is 1 when the setting is 001h, 1023 when it is 3FFh, and 1024 when it is 000h. In block transfer mode, a value in the range of 000h to 3FFh (the number of transfer operations: 1 to 1024) can be set for EDMCRAH and EDMCRAL.
Setting bits 15 to 10 in EDMCRAL is invalid. Write 0 to these bits.
The value in EDMCRAL is decremented by one each time data is transferred until it reaches 000h, at which the value in EDMCRAH is loaded into EDMCRAL.

(4) Cluster transfer mode (EXDMACn.EDMTMD.MD[1:0] bits = 11b)

EDMCRAH specifies the cluster size and EDMCRAL functions as a 3-bit cluster size counter.
The cluster size is 1 when the setting is 001h, 7 when it is 007h, and 8 when it is 000h. In cluster transfer mode, a value in the range of 000h to 007h (the number of transfer operations: 1 to 8) can be set for EDMCRAH and EDMCRAL.
Setting bits 15 to 3 in EDMCRAL is invalid. Write 0 to these bits.
The value in EDMCRAL is decremented by one each time data is transferred until it reaches 000h, at which the value in EDMCRAH is loaded into EDMCRAL.

19.2.4 EXDMA Block Transfer Count Register (EDMCRB)

Address(es): EXDMAC0.EDMCRB 0008 280Ch, EXDMAC1.EDMCRB 0008 284Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b9 to b0	Specifies the block count of transfers in block transfer mode, the repeat count in repeat transfer mode, or the transfer cluster count in cluster transfer mode.	001h to 3FFh (1 to 1023) 000h (1024)	R/W
b15 to b10	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to specify the transfer block count in block transfer mode, the repeat count in repeat transfer mode, or the transfer cluster count in cluster transfer mode.

Decremented (by 1) when the last data of 1 repeat size is transferred in repeat transfer mode.

Decremented (by 1) when the last data of 1 block size is transferred in block transfer mode.

Decremented (by 1) when the last data of 1 cluster size is transferred in cluster transfer mode.

In normal transfer mode, EDMCRB is not used and setting this register is invalid.

19.2.5 EXDMA Transfer Mode Register (EDMTMD)

Address(es): EXDMAC0.EDMTMD 0008 2810h, EXDMAC1.EDMTMD 0008 2850h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MD[1:0]		DTS[1:0]		—	—	SZ[1:0]		—	—	—	—	—	—	DCTG[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DCTG[1:0]	Transfer Request Source Select	b1 b0 0 0: Software 0 1: Setting prohibited 1 0: External DMA transfer request pin (EDREQn) 1 1: DMA transfer request from peripheral modules (TPU1.TRGA or MTU1.TRGA) *1	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9, b8	SZ[1:0]	Transfer Data Size Select	b9 b8 0 0: 8 bits 0 1: 16 bits 1 0: 32 bits 1 1: Setting prohibited	R/W
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13, b12	DTS[1:0]	Repeat Area Select	b13 b12 0 0: The destination is specified as the repeat area or block area. 0 1: The source is specified as the repeat area or block area. 1 0: The repeat area or block area is not specified. 1 1: Setting prohibited	R/W
b15, b14	MD[1:0]	Transfer Mode Select	b15 b14 0 0: Normal transfer 0 1: Repeat transfer 1 0: Block transfer 1 1: Cluster transfer	R/W

Note 1. EXDMAC0: A software configurable interrupt B request from TPU1.TRGA selected in ICU.SLIBR144 or a software configurable interrupt A request from MTU1.TRGA selected in ICU.SLIAR208
EXDMAC1: A software configurable interrupt B request from TPU1.TRGA selected in ICU.SLIBR145 or a software configurable interrupt A request from MTU1.TRGA selected in ICU.SLIAR209
For the setting procedure, refer to section 19.5.1, Request Sources, (3).

This register is used to set DMA transfer mode.

DCTG[1:0] Bits (Transfer Request Source Select)

These bits select the startup source of the EXDMAC from software, the external DMA transfer request pin, or a DMA transfer request generated from a peripheral module.

SZ[1:0] Bits (Transfer Data Size Select)

These bits select data size for a single data transfer from 8, 16, and 32 bits.

DTS[1:0] Bits (Repeat Area Select)

DTS[1:0] select either the source or destination as the repeat area in repeat, block, or cluster transfer mode. In normal transfer mode, setting these bits is invalid.

MD[1:0] Bits (Transfer Mode Select)

These bits specify DMA transfer mode from normal, repeat, block, and cluster.

19.2.6 EXDMA Output Setting Register (EDMOMD)

Address(es): EXDMAC0.EDMOMD 0008 2812h, EXDMAC1.EDMOMD 0008 2852h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	DACKS	DACKE	DACKW	DACKSEL
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DACKSEL	EDACKn Pin Toggling Select	0: EDACKn pin toggle is disabled. 1: EDACKn pin toggle is enabled.	R/W
b1	DACKW	EDACKn Pin Negate Wait	0: The EDACKn pin is negated at the same time as the RD# or WRn# pin is negated. 1: The EDACKn is negated one BCLK cycle before the RD# pin is negated or one BCLK cycle after the WRn# pin is negated.	R/W
b2	DACKE	EDACKn Pin Output Enable	0: EDACKn output is disabled. 1: EDACKn output is enabled.	R/W
b3	DACKS	EDACKn Pin Output Polarity Select	0: EDACKn pin polarity is active low. 1: EDACKn pin polarity is active high.	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to set the output signal of the EXDMAC.

DACKSEL Bit (EDACKn Pin Toggling Select)

This bit is used to disable or enable toggled outputs on the EDACKn pin during normal, repeated, or block transfer to and from the SDRAM area in single-address mode.

If the DACKSEL bit is 0 during normal, repeated, or block transfer to and from the SDRAM area in single-address mode (i.e. while the EDMAMD.AMS bit is 1), the signal on the EDACKn pin is asserted throughout the interval where the data is valid (data-valid interval). If the DACKSEL bit is 1, the signal on the EDACKn pin is only asserted for one-half of the SDCLK period in the latter half of the data-valid interval.

The value of the DACKSEL pin has no effect in the case of CS areas.

The value of the DACKSEL pin also has no effect for transfer in dual-address mode and in cluster mode.

In these cases, there is no output on the EDACKn pin.

DACKW Bit (EDACKn Pin Negate Wait)

DACKW selects the EDACKn pin negation timing in single address mode during normal, repeat, or block transfer to/from the CS area.

During the above transfer in single address mode (EDMAMD.AMS bit = 1), the EDACKn pin is negated at the same time as the RD# or WRn# pin is negated if this bit is 0; and the EDACKn pin is negated one BCLK cycle before the RD# pin is negated, or one BCLK cycle after the WRn# pin is negated if this bit is 1. In the SDRAM area, setting this bit is invalid. EDACKn pin negation timing cannot be changed. Setting this bit is also invalid in dual address mode and during cluster transfer. In these cases, the EDACKn pin does not provide output.

DACKE Bit (EDACKn Pin Output Enable)

DACKE enables or disables EDACKn pin output. Setting this bit is invalid in dual address mode and during cluster transfer (EDACKn pin output not provided).

19.2.7 EXDMA Interrupt Setting Register (EDMINT)

Address(es): EXDMAC0.EDMINT 0008 2813h, EXDMAC1.EDMINT 0008 2853h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	DTIE	ESIE	RPTIE	SARIE	DARIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DARIE	Destination Address Extended Repeat Area Overflow Interrupt Enable	0: Disables an interrupt request for an extended repeat area overflow on the destination address 1: Enables an interrupt request for an extended repeat area overflow on the destination address	R/W
b1	SARIE	Source Address Extended Repeat Area Overflow Interrupt Enable	0: Disables an interrupt request for an extended repeat area overflow on the source address 1: Enables an interrupt request for an extended repeat area overflow on the source address	R/W
b2	RPTIE	Repeat Size End Interrupt Enable	0: Disables the repeat size end interrupt request. 1: Enables the repeat size end interrupt request.	R/W
b3	ESIE	Transfer Escape End Interrupt Enable	0: Disables the transfer escape end interrupt request. 1: Enables the transfer escape end interrupt request.	R/W
b4	DTIE	Transfer End Interrupt Enable	0: Disables the transfer end interrupt request. 1: Enables the transfer end interrupt request.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to set the interrupt request output of the EXDMAC.

DARIE Bit (Destination Address Extended Repeat Area Overflow Interrupt Enable)

When an extended repeat area overflow on the destination address occurs while this bit is set to 1, the EDMCNT.DTE bit is set to 0 (DMA transfer is disabled). At the same time, the EDMSTS.ESIF flag is set to 1 to indicate that an interrupt by an extended repeat area overflow on the destination address is requested.

When block transfer mode is used with the extended repeat area function, an interrupt is requested after completion of a 1-block size transfer. When setting 1 (DMA transfer is enabled) in the EDMCNT.DTE bit of the channel for which a transfer has been stopped, the transfer is resumed from the state when the transfer is stopped.

When the extended repeat area is not specified for the destination address, this bit is ignored.

SARIE Bit (Source Address Extended Repeat Area Overflow Interrupt Enable)

When an extended repeat area overflow on the source address occurs while this bit is set to 1, the DTE bit in EDMCNT is set to 0 (DMA transfer is disabled). At the same time, the EDMSTS.ESIF flag is set to 1 to indicate that an interrupt by an extended repeat area overflow on the source address is requested.

When block transfer mode is used with the extended repeat area function, an interrupt is requested after completion of a 1-block size transfer. When setting 1 (DMA transfer is enabled) in the EDMCNT.DTE bit of the channel for which a transfer has been stopped, the transfer is resumed from the state when the transfer is stopped.

When the extended repeat area is not specified for the source address, this bit is ignored.

RPTIE Bit (Repeat Size End Interrupt Enable)

When this bit is set to 1 in repeat transfer mode, the EDMCNT.DTE bit is set to 0 (DMA transfer is disabled) after completion of a 1-repeat size data transfer. At the same time, the EDMSTS.ESIF flag is set to 1 to indicate that the repeat size end interrupt request has been generated. The repeat size end interrupt request can be generated even when the EDMTMD.DTS[1:0] bits are 10b (repeat area or block area is not specified).
When this bit is set to 1 in block transfer mode, the EDMCNT.DTE bit is set to 0 after completion of a 1-block data transfer in the same way as repeat transfer mode. At the same time, the EDMSTS.ESIF flag is set to 1 to indicate that the repeat size end interrupt request has been generated. The repeat size end interrupt request can be generated even when the EDMTMD.DTS[1:0] bits are 10b.
When this bit is set to 1 in cluster transfer mode, the EDMCNT.DTE bit is set to 0 after completion of a 1-cluster data transfer in the same way as repeat transfer mode. At the same time, the EDMSTS.ESIF flag is set to 1 to indicate that the repeat size end interrupt request has been generated. The repeat size end interrupt request can be generated even when the EDMTMD.DTS[1:0] bits are 10b.

ESIE Bit (Transfer Escape End Interrupt Enable)

This bit enables or disables the transfer escape end interrupt requests (repeat size end interrupt request and extended repeat area overflow interrupt request) that are generated during DMA transfer.
The transfer escape end interrupt is generated when the ESIF flag in EXDMACn.EDMSTS is set to 1 with this bit set to1. The transfer escape end interrupt is cleared by setting this bit or the EDMSTS.ESIF flag to 0.

DTIE Bit (Transfer End Interrupt Enable)

This bit enables or disables the transfer end interrupt request to be generated on completion of a specified number of data transfers.
The transfer end interrupt is generated when the EDMSTS.DTIF flag is set to 1 with this bit set to 1. The transfer end interrupt is cleared by setting this bit or the EDMSTS.DTIF flag to 0.

19.2.8 EXDMA Address Mode Register (EDMAMD)

Address(es): EXDMAC0.EDMAMD 0008 2814h, EXDMAC1.EDMAMD 0008 2854h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	AMS	DIR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SM[1:0]		—	SARA[4:0]					DM[1:0]		—	DARA[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DARA[4:0]	Destination Address Extended Repeat Area Set	Specifies the extended repeat area on the destination address. For details on the settings, refer to Table 19.3.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7, b6	DM[1:0]	Destination Address Update Mode Set	b7 b6 0 0: Destination address is fixed. 0 1: Offset addition*1 1 0: Destination address is incremented. 1 1: Destination address is decremented.	R/W
b12 to b8	SARA[4:0]	Source Address Extended Repeat Area Set	Specifies the extended repeat area on the source address. For details on the settings, refer to Table 19.3.	R/W
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b15, b14	SM[1:0]	Source Address Update Mode Set	b15 b14 0 0: Destination address is fixed. 0 1: Offset addition*1 1 0: Destination address is incremented. 1 1: Destination address is decremented.	R/W
b16	DIR	Single Address Direction Select	0: Data is transferred in single address mode using the EDMSAR register value as the transfer source address. EDACKn is output to the transfer destination. 1: Data is transferred in single address mode using the EDMDAR register value as the transfer destination address. EDACKn is output to the transfer destination.	R/W
b17	AMS	Address Mode Select	0: Dual address mode 1: Single address mode	R/W
b31 to b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Offset addition can be specified only for EXDMAC0.

This register is used to set address mode of the EXDMACn.

DARA[4:0] Bits (Destination Address Extended Repeat Area Set)

These bits specify the extended repeat area on the destination address. The extended repeat area function is realized by updating the specified lower address bits with the remaining upper address bits fixed. The size of the extended repeat area can be any power of two between 21 (2 bytes) and 217 (128 Mbytes).

When the lower address overflows the extended repeat area by address increment, the top address of the extended repeat area is set. Similarly, when the lower address underflows the extended repeat area by address decrement, the bottom address of the extended repeat area is set.

When the repeat area or block area is specified as a transfer destination, do not specify the extended repeat area on the destination address. When repeat transfer, block transfer, or cluster transfer is selected, or when EXDMACn.EDMTMD.DTS[1:0] = 00b (the transfer destination is specified as the repeat area or block area), write 00000b in the DARA[4:0] bits.

An interrupt can be requested when an overflow occurs in the extended repeat area with the DARIE bit in EDMINT set to 1. Table 19.3 lists the settings and the corresponding extended repeat areas.

DM[1:0] Bits (Destination Address Update Mode Set)

These bits select the mode of updating the destination address.
When increment is selected and the SZ[1:0] bits in EDMTMD are set to 00b, 01b, and 10b, the destination address is incremented by 1, 2, and 4, respectively.
When decrement is selected and the SZ[1:0] bits in EDMTMD are set to 00b, 01b, and 10b, the destination address is decremented by 1, 2, and 4, respectively.
When offset addition is selected, the offset specified by the EXDMAC0.EDMOFR register is added to the address. Offset addition can be specified only for EXDMAC0.

SARA[4:0] Bits (Source Address Extended Repeat Area Set)

These bits specify the extended repeat area on the source address. The extended repeat area function is realized by updating the specified lower address bits with the remaining upper address bits fixed. The size of the extended repeat area can be any power of two between 21 (2 bytes) and 217 (128 Mbytes).
When the lower address overflows the extended repeat area by address increment, the top address of the extended repeat area is set. Similarly, when the lower address underflows the extended repeat area by address decrement, the bottom address of the extended repeat area is set.
When the repeat area or block area is specified as a transfer destination, do not specify the extended repeat area on the destination address. When repeat transfer, block transfer, or cluster transfer is selected, or when EXDMACn.EDMTMD.DTS[1:0] = 01b (the transfer destination is specified as the repeat area or block area), write 00000b in the SARA[4:0] bits.
An interrupt can be requested when an overflow occurs in the extended repeat area with the SARIE bit in EDMINT set to 1. Table 19.3 lists the settings and the corresponding extended repeat areas.

SM[1:0] Bits (Source Address Update Mode Set)

These bits select the mode of updating the source address.
When increment is selected and the SZ[1:0] bits in EDMTMD are set to 00b, 01b, and 10b, the destination address is incremented by 1, 2, and 4, respectively.
When decrement is selected and the SZ[1:0] bits in EDMTMD are set to 00b, 01b, and 10b, the destination address is decremented by 1, 2, and 4, respectively.
When offset addition is selected, the offset specified by the EXDMAC0.EDMOFR register is added to the address. Offset addition can be specified only for EXDMAC0.

DIR Bit (Single Address Direction Select)

This bit selects the transfer destination or source, to which the addresses should be output in single address mode.

- Normal/Repeat/Block Transfer

When this bit is set to 0, data is transferred in single address mode using the EDMSAR register value as the transfer source address. Here, EDACKn can be output to the transfer destination device by setting the DACKE bit in EDMOMD to 1 (EDACKn output is enabled).
When this bit is set to 1, data is transferred in single address mode using the EDMDAR register value as the transfer destination address. Here, EDACKn can be output to the transfer source device by setting the DACKE bit in EDMOMD to 1 (EDACKn output is enabled). Setting the DIR bit is valid when the AMS bit in EDMAMD is 1 (single address mode); setting the DIR bit is invalid when the AMS bit is 0 (dual address mode).

- Cluster Transfer

When this bit is set to 0, data is transferred in cluster transfer read address mode using the EDMSAR register value as the transfer source address. Here, data can be transferred to the cluster buffers from the external device.
When this bit is set to 1, data is transferred in cluster transfer write address mode using the EDMDAR register value as

the transfer destination address. Here, data can be transferred to the external device from the cluster buffers. Setting the DIR bit is valid when the AMS bit in EDMAMD is 1 (single address mode); setting the DIR bit is invalid when the AMS bit is 0 (dual address mode).

AMS Bit (Address Mode Select)

This bit selects the address mode.

- Normal/Repeat/Block Transfer

When this bit is set to 0, dual address mode is selected and when set to 1, single address mode is selected.
When using single address mode, select the transfer source or destination device to which the addresses should be output using the DIR bit in EDMAMD.

- Cluster Transfer

When this bit is set to 0, dual address mode is selected and when set to 1, read or write address mode is selected. Select read or write address mode using the DIR bit in EDMAMD.

Table 19.3 Settings and Range of Extended Repeat Areas

SARA[4:0] or DARA[4:0]	Extended Repeat Area
00000b	Not specified
00001b	2 bytes specified as extended repeat area by the lower 1 bit of the address
00010b	4 bytes specified as extended repeat area by the lower 2 bits of the address
00011b	8 bytes specified as extended repeat area by the lower 3 bits of the address
00100b	16 bytes specified as extended repeat area by the lower 4 bits of the address
00101b	32 bytes specified as extended repeat area by the lower 5 bits of the address
00110b	64 bytes specified as extended repeat area by the lower 6 bits of the address
00111b	128 bytes specified as extended repeat area by the lower 7 bits of the address
01000b	256 bytes specified as extended repeat area by the lower 8 bits of the address
01001b	512 bytes specified as extended repeat area by the lower 9 bits of the address
01010b	1 Kbyte specified as extended repeat area by the lower 10 bits of the address
01011b	2 Kbytes specified as extended repeat area by the lower 11 bits of the address
01100b	4 Kbytes specified as extended repeat area by the lower 12 bits of the address
01101b	8 Kbytes specified as extended repeat area by the lower 13 bits of the address
01110b	16 Kbytes specified as extended repeat area by the lower 14 bits of the address
01111b	32 Kbytes specified as extended repeat area by the lower 15 bits of the address
10000b	64 Kbytes specified as extended repeat area by the lower 16 bits of the address
10001b	128 Kbytes specified as extended repeat area by the lower 17 bits of the address
10010b	256 Kbytes specified as extended repeat area by the lower 18 bits of the address
10011b	512 Kbytes specified as extended repeat area by the lower 19 bits of the address
10100b	1 Mbyte specified as extended repeat area by the lower 20 bits of the address
10101b	2 Mbytes specified as extended repeat area by the lower 21 bits of the address
10110b	4 Mbytes specified as extended repeat area by the lower 22 bits of the address
10111b	8 Mbytes specified as extended repeat area by the lower 23 bits of the address
11000b	16 Mbytes specified as extended repeat area by the lower 24 bits of the address
11001b	32 Mbytes specified as extended repeat area by the lower 25 bits of the address
11010b	64 Mbytes specified as extended repeat area by the lower 26 bits of the address
11011b	128 Mbytes specified as extended repeat area by the lower 27 bits of the address
11100b to 11111b	Setting prohibited

19.2.9 EXDMA Offset Register (EDMOFR)

Address(es): EXDMAC0.EDMOFR 0008 2818h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	Setting Range	R/W
b31 to b0	Specifies the offset when offset addition is selected as the address update mode for transfer source or destination.	0000 0000h to 00FF FFFFh (0 bytes to (16M – 1) bytes) FF00 0000h to FFFF FFFFh (–16M bytes to –1 byte)	R/W

This register is used to set the address offset value.
Write to this register while the EXDMAC operation is stopped or DMA transfer is disabled (not during data transfer).
Setting bits 31 to 25 is invalid; a value of bit 24 is extended to bits 31 to 25. Reading EDMOFR returns the extended value.

19.2.10 EXDMA Transfer Enable Register (EDMCNT)

Address(es): EXDMAC0.EDMCNT 0008 281Ch, EXDMAC1.EDMCNT 0008 285Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DTE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DTE	DMA Transfer Enable	0: Disables DMA transfer. 1: Enables DMA transfer.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register enables or disables the DMA transfer to the corresponding channel.

DTE Bit (DMA Transfer Enable)

When the EDMAST.DMST bit is set to 1 (EXDMAC module start) and this bit is set to 1 (DMA transfer is enabled), DMA transfer can be started for the corresponding channel.

When the DTE bit is set to 0 during DMA transfer, DMA transfer is suspended after completion of the current data transfer corresponding to a single transfer request. DMA transfer is resumed by setting the DTE bit to 1 again.

While the DTE bit is 1, writing to registers other than the DTE bit of the EXDMAC channel is prohibited.

[Setting condition]

- When 1 is written to this bit.

[Clearing conditions]

- When 0 is written to this bit.
- When the specified total volume of data transfer is completed.
- When DMA transfer is stopped by the repeat size end interrupt.
- When DMA transfer is stopped by the extended repeat area overflow interrupt.

19.2.11 EXDMA Software Start Register (EDMREQ)

Address(es): EXDMAC0.EDMREQ 0008 281Dh, EXDMAC1.EDMREQ 0008 285Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	CLRS	—	—	—	SWREQ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SWREQ	DMA Software Start	0: DMA transfer is not requested. 1: DMA transfer is requested.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	CLRS	DMA Software Start Bit Auto Clear Select	0: SWREQ bit is cleared after DMA transfer is started by software. 1: SWREQ bit is not cleared after DMA transfer is started by software.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to execute the DMA by software.

SWREQ Bit (DMA Software Start)

When 1 is written to this bit, a DMA transfer request is generated. After DMA transfer is started in response to the request, this bit is set to 0 if the CLRS bit is set to 0. This bit is not set to 0 while the CLRS bit is set to 1. In this case, a DMA transfer request can be issued again after completion of a transfer.
Note that, however, setting this bit is valid and DMA transfer by software is enabled only when the DCTG[1:0] bits in EDMTMD are set to 00b (DMA request source is software).
Setting this bit is invalid when the DCTG[1:0] bits in EDMTMD are set to a value other than 00b.
To start DMA transfer by software with CLRS set to 0, check that the SWREQ bit is 0 and then write 1 to SWREQ.
[Setting condition]

- When 1 is written to this bit.

[Clearing conditions]

- When a DMA transfer request by software is accepted and DMA transfer is started while the CLRS bit is set to 0 (the SWREQ bit is cleared after DMA transfer is started by software).
- When 0 is written to this bit.

CLRS Bit (DMA Software Start Bit Auto Clear Select)

This bit specifies whether to clear the SWREQ bit to 0 after DMA transfer is started in response to the DMA transfer request generated by setting the SWREQ bit to 1. With this bit set to 0, the SWREQ bit is set to 0 after DMA transfer is started. With this bit set to 1, the SWREQ bit is not set to 0. In this case, a DMA transfer request can be issued again after completion of a transfer.

19.2.12 EXDMA Status Register (EDMSTS)

Address(es): EXDMAC0.EDMSTS 0008 281Eh, EXDMAC1.EDMSTS 0008 285Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	ACT	—	—	DTIF	—	—	—	ESIF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ESIF	Transfer Escape End Interrupt Flag	0: A transfer escape end interrupt has not been generated. 1: A transfer escape end interrupt has been generated.	R/W
b3 to b1	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b4	DTIF	Transfer End Interrupt Flag	0: A transfer end interrupt has not been generated. 1: A transfer end interrupt has been generated.	R/W
b6, b5	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7	ACT	EXDMA Active Flag	0: EXDMAC operation is suspended. 1: EXDMAC is operating.	R

This register indicates the state of the DMA.

ESIF Flag (Transfer Escape End Interrupt Flag)

This flag indicates that the transfer escape end interrupt has been generated.

[Setting conditions]

- When 1-repeat size data transfer is completed in repeat transfer mode with the EDMINT.RPTIE bit set to 1.
- When 1-block data transfer is completed in block transfer mode with the EDMINT.RPTIE bit set to 1.
- When 1-cluster data transfer is completed in cluster transfer mode with the EDMINT.RPTIE bit set to 1.
- When an extended repeat area overflow on the source address occurs while the EDMINT.SARIE bit is set to 1 and the EDMAMD.SARA[4:0] bits are set to a value other than 00000b (extended repeat area is specified on the transfer source address)
- When an extended repeat area overflow on the destination address occurs while the EDMINT.DARIE bit is set to 1 and the EDMAMD.DADR[4:0] bits are set to a value other than 00000b (extended repeat area is specified on the transfer destination address)

[Clearing conditions]

- When 0 is written to this bit.
- When 1 is written to the EDMCNT.DTE bit.

DTIF Flag (Transfer End Interrupt Flag)

This flag indicates that the transfer end interrupt has been generated.

[Setting conditions]

- When the specified number of unit-transfers are completed in normal transfer mode (the value of EDMCRAL becoming 0 on completion of transfer)
- When the specified number of repeat transfer operations are completed in repeat transfer mode (the value of EDMCRB becoming 0 on completion of transfer)
- When the specified number of blocks have been transferred in block transfer mode (the value of EDMCRB becoming 0 on completion of transfer)
- When the specified number of clusters have been transferred in cluster transfer mode (the value of EDMCRB becoming 0 on completion of transfer)

[Clearing conditions]

- When 0 is written to this bit
- When 1 is written to the DTE bit in EDMCNT

ACT Flag (EXDMA Active Flag)

- This flag indicates whether the EXDMACn is in the idle or active state.

[Setting condition]

- When the EXDMACn starts data transfer operation

[Clearing condition]

- When data transfer in response to one transfer request is completed

19.2.13 EXDMA External Request Sense Mode Register (EDMRMD)

Address(es): EXDMAC0.EDMRMD 0008 2820h, EXDMAC1.EDMRMD 0008 2860h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	DREQS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DREQS[1:0]	Request Input Sense Mode Set	b1 b0 0 0: Rising edge 0 1: Falling edge 1 0: Low level 1 1: (Setting prohibited)	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to set sense mode of the EDREQn pin.

DREQS[1:0] Bits (Request Input Sense Mode Set)

These bits specify the sense mode for the external DMA transfer request signal (EDREQn pin).

19.2.14 EXDMA External Request Flag Register (EDMERF)

Address(es): EXDMAC0.EDMERF 0008 2821h, EXDMAC1.EDMERF 0008 2861h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	EREQ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EREQ	External Request Flag	0: No request 1: Requested	R/(W) *1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing 0 has no effect.

This register detects a request generated by the EDREQn pin.

EREQ Flag (External Request Flag)

This flag indicates the DMA transfer request from the external DMA transfer request signal (the EDREQn pin).

[Setting conditions]

- When the level on the EDREQn pin changes from 0 to 1 while EXDMACn.EDMRMD.DREQS[1:0] = 00b
- When the level on the EDREQn pin changes from 1 to 0 while EXDMACn.EDMRMD.DREQS[1:0] = 01b
- When the level on the EDREQn pin is 0 while EXDMACn.EDMRMD.DREQS[1:0] = 10b (low level)

[Clearing conditions]

- When the DMA transfer is started while EXDMACn.EDMRMD.DREQS[1:0] = 00b (rising edge) or 01b (falling edge) and then the DMA transfer is started
- When 1 is written to this flag while EXDMACn.EDMRMD.DREQS[1:0] = 00b (rising edge) or 01b (falling edge)
- When the EDREQn pin is set to 1 while EXDMACn.EDMRMD.DREQS[1:0] = 10b (low level)

19.2.15 EXDMA Peripheral Request Flag Register (EDMPRF)

Address(es): EXDMAC0.EDMPRF 0008 2822h, EXDMAC1.EDMPRF 0008 2862h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	PREQ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PREQ	Peripheral Module Request Flag	0: No request 1: Requested	R/(W) *1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing 0 has no effect.

This register detects a DMA transfer request generated by a peripheral module.

PREQ Flag (Peripheral Module Request Flag)

This flag detects the DMA transfer request from the peripheral modules.

[Setting condition]

- When the DMA transfer request is generated from the peripheral modules

[Clearing conditions]

- When the DMA transfer request is generated from the peripheral modules and the DMA transfer is started
- When 1 is written to this flag

19.2.16 EXDMAC Module Start Register (EDMAST)

Address(es): 0008 2A00h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DMST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DMST	EXDMAC Module Start	0: EXDMAC module stop 1: EXDMAC module start	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register enables or disables the startup of all channels of the EXDMAC.

DMST Bit (EXDMAC Module Start)

When this bit is set to 1, EXDMAC is ready to accept transfer requests for all the channels.
When 1 is written to the DTE bit in EDMCNT (DMA transfer is enabled) of all the EXDMACn channels and then this bit is set to 1, all the channels can be placed in the transfer request acceptable state at the same time.
When the DMST bit is set to 0 during DMA transfer, DMA transfer for all channels is suspended after completion of the current data transfer corresponding to a single transfer request. DMA transfer is resumed by setting the DMST bit to 1 again.
[Setting condition]


- When 1 is written to this bit

[Clearing condition]

- When 0 is written to this bit

19.2.17 Cluster Buffer Register y (CLSBRy) (y = 0 to 7)

Address(es): CLSBR0 0008 2BE0h, CLSBR1 0008 2BE4h, CLSBR2 0008 2BE8h, CLSBR3 0008 2BECh, CLSBR4 0008 2BF0h, CLSBR5 0008 2BF4h, CLSBR6 0008 2BF8h, CLSBR7 0008 2BFCh



Bit	Description	R/W
b31 to b0	Buffer area for cluster transfer.	R/W

CLSBRy are buffer registers for cluster transfer.
During cluster transfer, transferred data is sequentially stored in CLSBRy starting from CLSBR0. The cluster-transferred data or data written by the CPU is retained until another cluster transfer or data write by the CPU. When reading the cluster-transferred data with the CPU, confirm that cluster transfer has been completed and only refer to the data of the specified size for cluster; the other data is invalid.
During cluster transfer, the same CLSBRy is used for all the channels. If a conflict occurs between the write to CLSBRy by the CPU and cluster transfer, transferred data is not guaranteed. If a channel is set to cluster transfer in read or write address mode and another channel is set to cluster transfer, data to be transferred may be erroneously modified.
Data is stored in cluster buffers in the different manner depending on the transfer size setting (EDMTMD.SZ[1:0] bits).

(1) Transfer Size is 8 Bits (EXDMACn.EDMTMD.SZ[1:0] = 00b)

Data is stored in the lower 8 bits in the cluster buffers. Here, the upper 24 bits are invalid. When the maximum cluster size is set to 8, 8-byte data is one cluster.
Data is stored in CLSBR in the order of CLSBR0 to CLSBRj (j = cluster size value – 1).

(2) Transfer Size is 16 Bits (EXDMACn.EDMTMD.SZ[1:0] = 01b)

Data is stored in the lower 16 bits in the cluster buffers. Here, the upper 16 bits are invalid. When the maximum cluster size is set to 8, 16-byte data is one cluster.
Data is stored in CLSBR in the order of CLSBR0 to CLSBRj (j = cluster size value – 1).

(3) Transfer Size is 32 Bits (EXDMACn.EDMTMD.SZ[1:0] = 10b)

Data is stored in all the 32 bits in the cluster buffers. When the maximum cluster size is set to 8, 32-byte data is one cluster.
Data is stored in CLSBR in the order of CLSBR0 to CLSBRj (j = cluster size value – 1).

19.3 Operation

19.3.1 Transfer Mode

(1) Normal Transfer Mode

In normal transfer mode, one data is transferred by one transfer request. A maximum of 65535 can be set as the number of transfer operations using EDMCRA of EXDMACn. When the EXDMACn.EDMCRAL bits are set to 0000h, no specific number of transfer operations is set; data transfer is performed with the transfer counter stopped (free running mode). Setting EDMCRB of EXDMACn is invalid in normal transfer mode. Except in free running mode, a transfer end interrupt request can be generated after completion of the specified number of transfer operations.
Table 19.4 summarizes the register update operation in normal transfer mode, and Figure 19.2 shows the operation in normal transfer mode.

Table 19.4 Register Update Operation in Normal Transfer Mode

Register	Function	Update Operation after Completion of a Transfer by One Transfer Request
EXDMACn.EDMSAR	Transfer source address	Increment/decrement/fixed/offset addition*1
EXDMACn.EDMDAR	Transfer destination address	Increment/decrement/fixed/offset addition*1
EXDMACn.EDMCRAL	Transfer counter	Decremented by one/not updated (in free running mode)
EXDMACn.EDMCRAH	—	Not updated (Not used in normal transfer mode)
EXDMACn.EDMCRB	—	Not updated (Not used in normal transfer mode)

Note 1. Offset addition can be specified only for EXDMAC0.




Figure 19.2 Operation in Normal Transfer Mode

(2) Repeat Transfer Mode

In repeat transfer mode, one data is transferred by one transfer request.
A maximum of 1K data can be set as a total repeat transfer size using EDMCRA of the EXDMACn.
A maximum of 1K can be set as the number of repeat transfer operations using EDMCRB of the EXDMACn; therefore, a maximum of 1K data × 1K = 1M can be set as a total data transfer size.
Either the transfer source or transfer destination can be specified as a repeat area. When transfer of the repeat size data is completed, the address of the specified repeat area (EDMSAR or EDMDAR of the EXDMACn) returns to the transfer start address. When data of the specified repeat size has all been transferred in repeat transfer mode, DMA transfer can be stopped and the repeat size end interrupt can be requested. DMA transfer can be resumed by writing 1 to the DTE bit in EDMCNT of EXDMACn in the repeat size end interrupt handling.
A transfer end interrupt request can be generated after completion of the specified number of repeat transfer operations.
Table 19.5 summarizes the register update operation in repeat transfer mode, and Figure 19.3 shows the operation in repeat transfer mode.

Table 19.5 Register Update Operation in Repeat Transfer Mode

Register	Function	Update Operation after Completion of a Transfer by One Transfer Request	
		When EXDMACn.EDMCRAL is not 1	**When EXDMACn.EDMCRAL is 1 (Transfer of the Last Data in Repeat Size)**
EXDMACn.EDMSAR	Transfer source address	Increment/decrement/fixed/ offset addition*1	• EXDMACn.EDMTMD.DTS[1:0] = 00b Increment/decrement/fixed/offset addition*1 • EXDMACn.EDMTMD.DTS[1:0] = 01b Initial value of EXDMACn.EDMSAR • EXDMACn.EDMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
EXDMACn.EDMDAR	Transfer destination address	Increment/decrement/fixed/ offset addition*1	• EXDMACn.EDMTMD.DTS[1:0] = 00b Initial value of EXDMACn.EDMDAR • EXDMACn.EDMTMD.DTS[1:0] = 01b Increment/decrement/fixed/offset addition*1 • EXDMACn.EDMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
EXDMACn.EDMCRAH	Repeat size	Not updated	Not updated
EXDMACn.EDMCRAL	Transfer counter	Decremented by one	EXDMACn.EDMCRAH
EXDMACn.EDMCRB	Repeat-count counter	Not updated	Decremented by one

Note 1. Offset addition can be specified only for EXDMAC0.




Figure 19.3 Operation in Repeat Transfer Mode

(3) Block Transfer Mode

In block transfer mode, a single block data is transferred by one transfer request.

A maximum of 1K data can be set as a total block transfer size using EDMCRA of the EXDMACn.

A maximum of 1K can be set as the number of block transfer operations using EDMCRB of the EXDMACn; therefore, a maximum of 1K data × 1K blocks = 1M can be set as a total data transfer size.

Either the transfer source or transfer destination can be specified as a block area. When transfer of a single block data is completed, the address of the specified block area (EDMSAR or EDMDAR of the EXDMACn) returns to the transfer start address. When a single block data has all been transferred in block transfer mode, DMA transfer can be stopped and the repeat size end interrupt can be requested. DMA transfer can be resumed by writing 1 to the DTE bit in EDMCNT of EXDMACn in the repeat size end interrupt handling.

Transfer end interrupt request can be generated after completion of the specified number of block transfer operations.

Table 19.6 summarizes the register update operation in block transfer mode, and Figure 19.4 shows the operation in block transfer mode.

Table 19.6 Register Update Operation in Block Transfer Mode

Register	Function	Update Operation after Completion of Single-Block Transfer by One Transfer Request
EXDMACn.EDMSAR	Transfer source address	• EXDMACn.EDMTMD.DTS[1:0] = 00b Increment/decrement/fixed/offset addition*1 • EXDMACn.EDMTMD.DTS[1:0] = 01b Initial value of EXDMACn.EDMSAR • EXDMACn.EDMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
EXDMACn.EDMDAR	Transfer destination address	• EXDMACn.EDMTMD.DTS[1:0] = 00b Initial value of EXDMACn.EDMDAR • EXDMACn.EDMTMD.DTS[1:0] = 01b Increment/decrement/fixed/offset addition*1 • EXDMACn.EDMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
EXDMACn.EDMCRAH	Block size	Not updated
EXDMACn.EDMCRAL	Block size counter	EXDMACn.EDMCRAH
EXDMACn.EDMCRB	Transfer-block counter	Decremented by one

Note 1. Offset addition can be specified only for EXDMAC0.




Figure 19.4 Operation in Block Transfer Mode

(4) Cluster Transfer Mode

In cluster transfer mode, a single cluster data is transferred by one transfer request. A maximum of 8 data can be set as a total cluster transfer size using EDMCRA of the EXDMACn.
A maximum of 1K can be set as the number of cluster transfer operations using EDMCRB of the EXDMACn; therefore, a maximum of 8 data × 1K = 8K can be set as a total data transfer size.
The cluster transfer mode can be selected from among cluster transfer dual address mode, cluster transfer read address mode, and cluster transfer write address mode.

- Cluster transfer dual address mode
  (EXDMACn.EDMTMD.MD[1:0] = 11b, EXDMACn.EDMAMD.AMS = 0)
  A single cluster data is transferred by one transfer request from the transfer source address to the cluster buffers. A single cluster data is then transferred from the cluster buffers to the transfer destination address.
- Cluster transfer read address mode
  (EXDMACn.EDMTMD.MD[1:0] = 11b, EXDMACn.EDMAMD.AMS = 1, EXDMACn.EDMAMD.DIR = 0)
  A single cluster data is transferred by one transfer request from the transfer source address to the cluster buffers.
- Cluster transfer write address mode
  (EXDMACn.EDMTMD.MD[1:0] = 11b, EXDMACn.EDMAMD.AMS = 1, EXDMACn.EDMAMD.DIR = 1)
  A single cluster data is transferred by one transfer request from the cluster buffers to the transfer destination address.

In cluster-transfer mode, DMA transfer stops on completion of the transfer of each cluster of data, and a repeat-size-completed interrupt request can be generated. DMA transfer can be restarted by writing 1 to the EXDMACn.EDMCNT.DTE bit during processing of the repeat-size-completed interrupt.
A repeat-size-completed interrupt request can also be generated on completion of transfer of clusters the specified number of times.

Table 19.7 summarizes the register update operation in cluster transfer mode, and Figure 19.5 shows the operation in cluster transfer mode.

Table 19.7 Register Update Operation in Cluster Transfer Mode (Dual Address Mode)

Register	Function	Update Operation after Completion of Single-Cluster Transfer by One Transfer Request
EXDMACn.EDMSAR	Transfer source address	• EXDMACn.EDMTMD.DTS[1:0] = 00b Increment/decrement/fixed/offset addition*1 • EXDMACn.EDMTMD.DTS[1:0] = 01b Initial value of EXDMACn.EDMSAR • EXDMACn.EDMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
EXDMACn.EDMDAR	Transfer destination address	• EXDMACn.EDMTMD.DTS[1:0] = 00b Initial value of EXDMACn.EDMDAR • EXDMACn.EDMTMD.DTS[1:0] = 01b Increment/decrement/fixed/offset addition*1 • EXDMACn.EDMTMD.DTS[1:0] = 10b Increment/decrement/fixed/offset addition*1
EXDMACn.EDMCRAH	Cluster size	Not updated
EXDMACn.EDMCRAL	Cluster size counter	EXDMACn.EDMCRAH
EXDMACn.EDMCRB	Transfer cluster count counter	Decremented by one

Note 1. Offset addition can be specified only for EXDMAC0.
In read address mode, the transfer destination address EXDMACn.EDMDAR is fixed (invalid).
In write address mode, the transfer source address EXDMACn.EDMSAR is fixed (invalid).




Figure 19.5 Operation in Cluster Transfer Mode

19.3.2 Extended Repeat Area Function

The EXDMAC supports a function to specify the extended repeat areas on the transfer source and destination addresses. With the extended repeat areas set, the address registers repeatedly indicate the addresses of the specified extended repeat areas.

The extended repeat areas can be specified separately to the transfer source address register (EDMSAR) and transfer destination address register (EDMDAR) of EXDMACn.

The extended repeat area on the source address is specified by the SARA[4:0] bits in EDMAMD of EXDMACn. The extended repeat area on the destination address is specified by the DARA[4:0] bits in EDMAMD of EXDMACn. The size can be specified separately for the source and destination sides. However, do not specify a repeat area or block area that is also an extended repeat area.

When the address register value reaches the end address of the extended repeat area and the extended repeat area overflows, DMA transfer is stopped and an interrupt by an extended repeat area overflow can be requested. When an overflow occurs in the extended repeat area on the transfer source while the SARIE bit in EDMINT of EXDMACn is set to 1, the ESIF flag in EDMSTS of EXDMACn is set to 1 and the DTE bit in EDMINT of EXDMACn is set to 0 to stop DMA transfer. At this time, if the ESIE bit in EDMINT of EXDMACn is set to 1, an interrupt by an extended repeat area overflow is requested.

When the DARIE bit in EDMINT of EXDMACn is set to 1, an overflow on the extended repeat area set in EDMDAR occurs, meaning that the destination side is a target. DMA transfer can be resumed by writing 1 to the DTE bit in EDMCNT of EXDMACn in the extended repeat area overflow interrupt handling.

Figure 19.6 shows an example of the extended repeat area operation.




Figure 19.6 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode or cluster transfer mode, the following should be taken into consideration.
When a transfer is stopped by an interrupt by an extended repeat area overflow, the address register must be set so that the block size (or cluster size) is a power of 2 or the block size (or cluster size) boundary is aligned with the extended repeat area boundary. When an overflow on the extended repeat area occurs during a transfer of one block (or one cluster), the interrupt by the overflow is suspended until transfer of the block (or the cluster) is completed, and the transfer overruns.

Figure 19.7 shows an example when the extended repeat area function is used in block transfer mode.




Figure 19.7 Example of Extended Repeat Area Function in Block Transfer Mode

19.3.3 Address Update Function using Offset

The source and destination addresses can be updated by fixing, increment, decrement, or offset addition. When the offset addition is selected, the offset specified by the EXDMA offset register (EDMOFR of EXDMAC0) is added to the address every time the EXDMAC performs one data transfer. This function realizes a data transfer where addresses are allocated to separated areas.

Offset subtraction can also be realized by setting a negative value in EDMOFR of EXDMAC0. In this case, the negative value must be 2's complement.

Address update function using offset can be specified only for the EXDMAC0 channel.

Table 19.8 lists the address update method in each address update mode.

Table 19.8 Address Update Method in Each Address Update Mode

Address Update Mode	Settings of EXDMACn.EDMAMD.SM[1:0] and EXDMACn.EDMAMD.DM[1:0] for Address Update Modes	Address Update Method (for Different SZ[1:0] Settings in EDMTMD of EXDMACn)		
		SZ[1:0] = 00b	SZ[1:0] = 01b	SZ[1:0] = 10b
Address fixed	00b	Fixed		
Offset addition	01b	+EXDMAC0.EDMOFR*1		
Increment	10b	+1	+2	+4
Decrement	11b	–1	–2	–4

Note 1. When setting a negative value in the EXDMA offset register, the value must be 2’s complement. The 2's complement is obtained by the following formula.
2’s complement of a negative offset value = ~ (offset) + 1 (~: bit inversion)

(1) Basic Transfer Using Offset Addition

Figure 19.8 shows an example of address updating using offset addition.




Figure 19.8 Example of Address Updating by Offset Addition

In Figure 19.8, the transfer data is 32 bits long, and offset addition and increment are set as the transfer source address update mode and transfer destination address update mode, respectively. The second and subsequent data is each read from the transfer source address obtained by adding the offset value to the previous address. The data read from the addresses at the specified intervals is written to the continuous locations on the destination.

(2) Example of XY Conversion Using Offset Addition

Figure 19.9 shows the XY conversion using offset addition in repeat transfer mode.
The settings are as follows.

- EXDMAC0.EDMAMD register: Source address update mode (offset addition)
- EXDMAC0.EDMAMD register: Source address update mode (incremented)
- EXDMAC0.EDMTMD register: Transfer data size select (32-bit transfer)
- EXDMAC0.EDMTMD register: Transfer mode select (repeat transfer)
- EXDMAC0.EDMTMD register: Repeat area select (the source is specified as the repeat area)
- EXDMAC0.EDMOFR register: Address offset setting (10h)
- EXDMAC0.EDMCRA register: The number of repeat transfer setting (4h)
- EXDMAC0.EDMINT register: Repeat size end interrupt enable




Figure 19.9 XY Conversion Operation Using Offset Addition in Repeat Transfer Mode

When a transfer starts, the offset value is added to the transfer source address every time data is transferred. The transfer data is written to the destination continuous addresses. When data 4 is transferred, which means that the repeat size of transfers is completed, EXDMAC returns the transfer source address to the transfer start address (address of data 1 on the transfer source) and a repeat size end interrupt is requested. While this interrupt stops the transfer temporarily, perform the following.

- EXDMAC0.EDMSAR: Rewrite the DMA transfer source address to the address of data 5 (with the above example, the data 1 address + 4).
- EXDMAC0. EDMCNT: Set the DTE bit to 1.

The DMA transfer is resumed from the state when the DMA transfer is stopped. After that, the operations described above are repeated until the transfer source data is transposed to the destination area (XY conversion)

Figure 19.10 shows a flowchart of the XY conversion.




Figure 19.10 XY Conversion Flowchart Using Offset Addition in Repeat Transfer Mode

19.3.4 Address Modes

The EXDMAC provides dual and single address modes (dual, read, and write address modes in cluster transfer), either of which can be selectable. Table 19.9 lists the relationship between transfer modes and address modes.

Table 19.9 Relationship between Transfer Modes and Address Modes

Transfer Mode	Address Mode	Single Address Direction	EXDMAC Operation
Normal transfer mode (EDMTMD.MD[1:0] = 00b)	Dual address mode (EDMAMD.AMS = 0)	—	Reads and then writes data.
	Single address mode (EDMAMD.AMS = 1)	Transfer source (EDMAMD.DIR = 0)	Only reads data; outputs EDACKn to the device to be written to. This MCU receives no read data.
		Transfer destination (EDMAMD.DIR = 1)	Only writes data; outputs EDACKn to the device to be read from. This MCU outputs no write data.
Repeat transfer mode (EDMTMD.MD[1:0] = 01b)	Dual address mode (EDMAMD.AMS = 0)	—	Reads and then writes data.
	Single address mode (EDMAMD.AMS = 1)	Transfer source (EDMAMD.DIR = 0)	Only reads data; outputs EDACKn to the device to be written to. This MCU receives no read data.
		Transfer destination (EDMAMD.DIR = 1)	Only writes data; outputs EDACKn to the device to be read from. This MCU outputs no write data.
Block transfer mode (EDMTMD.MD[1:0] = 10b)	Dual address mode (EDMAMD.AMS = 0)	—	Reads and writes data alternately for every data transfer specified by EDMTMD.SZ[1:0] (transfer data size)
	Single address mode (EDMAMD.AMS = 1)	Transfer source (EDMAMD.DIR = 0)	Only reads data; outputs EDACKn to the device to be written to. This MCU receives no read data.
		Transfer destination (EDMAMD.DIR = 1)	Only writes data; outputs EDACKn to the device to be read from. This MCU outputs no write data.
Cluster transfer mode (EDMTMD.MD[1:0] = 11b)	Dual address mode (EDMAMD.AMS = 0)	—	Reads data of cluster size and then writes data of cluster size.
	Read address mode (EDMAMD.AMS = 1)	Transfer source (EDMAMD.DIR = 0)	Only reads data of cluster size. Transfers data to the cluster buffers.
	Write address mode (EDMAMD.AMS = 1)	Transfer destination (EDMAMD.DIR = 1)	Only writes data of cluster size. Transfers data from the cluster buffers.

19.4 Transfer Operation

Descriptions of examples of operations in transfer by the EXDMAC are given in the following passages.
Operations of the EXDMAC are synchronized by the external bus clock (BCLK). The examples that follow are for cases where the external bus clock (BCLK) and the signal output on the BCLK pin are at the same frequency unless there is a particular reason for doing otherwise.

Note: An idle cycle is inserted between two adjacent accesses depending on the external bus recovery cycle setting. One idle cycle, however, is inserted between a read access and a write access even if the recovery cycle is set to 0. refer to section 16, Buses, for details on the recovery cycle.

19.4.1 Normal/Repeat Transfer Operation

(1) Dual Address Mode

Figure 19.11 shows the bus cycle example in normal-transfer dual address mode. In the example, a 16-bit data (SZ[1:0] = 01b in EDMTMD of EXDMACn) is transferred from a device with 16-bit 2-cycle access to another device with 16-bit 2-cycle access, which is started at the falling edge of EDREQn.
The bus cycles in repeat-transfer dual address mode are the same as those in normal-transfer dual address mode.




Figure 19.11 Bus Cycle Example in Normal-Transfer Dual Address Mode

(2) Single Address Mode

In single address mode, data is read from the transfer source address and directly transferred to the transfer destination device without being taken in the MCU. Here, EDACKn is output to one of the external transfer-destination and transfer-source devices, and the address is simultaneously output to the other transfer device for access.
With the DIR bit in EDMAMD of EXDMACn set to 0, the transfer source address is output to the external bus and EDACKn is output to the transfer destination. With the DIR bit in EDMAMD of EXDMACn set to 1, the transfer destination address is output to the external bus and the EDACKn is output to the transfer source. Figure 19.12 shows the data flow in single address mode.

Figure 19.13 shows the bus cycle example in normal-transfer single address mode. In the example, one data is transferred in 2-cycle access when the DIR bit in EDMAMD of EXDMACn is set to 1 (transfer destination address is output) and when set to 0 (transfer source address is output).




Figure 19.12 Data Flow in Single Address Mode (when EDMAMD.DIR = 1)




Figure 19.13 Bus Cycle Example in Normal-Transfer Single Address Mode

19.4.2 Block Transfer Operation

(1) Dual Address Mode

Figure 19.14 shows the bus cycle example in block-transfer dual address mode. In the example, a 16-bit data (SZ[1:0] = 01 in EDMTMD of EXDMACn) is transferred from a device with 16-bit 2-cycle access to another device with 16-bit 2-cycle access when the block size is 3.




Figure 19.14 Bus Cycle Example in Block-Transfer Dual Address Mode

(2) Single Address Mode

Figure 19.15 shows the bus cycle example in block-transfer single address mode. In the example, a 16-bit data (SZ[1:0] = 01 in EDMTMD of EXDMACn) is transferred in three bus clock cycles from a device with EDACKn with 16-bit access to another device with 16-bit access when the block size is 3.




Figure 19.15 Data Flow in Block Transfer Single Address Mode

19.4.3 Cluster Transfer Operation

(1) Dual Address Mode

In cluster-transfer dual address mode, cluster-size data is transferred from the external transfer source device to the external transfer destination device via the cluster buffers. Figure 19.16 shows the data flow in cluster-transfer dual address mode and Figure 19.17 shows the bus cycle example, in which one cluster is transferred in two clock cycles when the cluster size is three.




Figure 19.16 Data Flow in Cluster-Transfer Dual Address Mode




Figure 19.17 Bus Cycle Example in Cluster-Transfer Dual Address Mode

(2) Read Address Mode

In cluster-transfer read address mode, cluster-size data is transferred from the external transfer source device to the cluster buffers. The data transferred in the cluster buffers can be read by the CPU. Figure 19.18 shows the data flow in cluster-transfer read address mode and Figure 19.19 shows the bus cycle example, in which one cluster is transferred in two clock cycles when the cluster size is six.




Figure 19.18 Data Flow in Cluster-Transfer Read Address Mode




Figure 19.19 Bus Cycle Example in Cluster-Transfer Read Address Mode

(3) Write Address Mode

In cluster-transfer write address mode, the data is written to the cluster buffers by the internal bus master such as the CPU, DMACA, and DTC and then transferred to the external transfer destination device. Figure 19.20 shows the data flow in cluster-transfer write address mode and Figure 19.21 shows the bus cycle example, in which one cluster is transferred in two clock cycles when the cluster size is six.




Figure 19.20 Data Flow in Cluster-Transfer Write Address Mode




Figure 19.21 Bus Cycle Example in Cluster-Transfer Write Address Mode

19.5 Request Sources and Procedures

19.5.1 Request Sources

The EXDMAC can be triggered by software, by an external DMA transfer request pin (EDREQn pins), or by the DMA transfer requests from the peripheral modules (the software configurable interrupt B source select register 144 (SLIBR144) or the software configurable interrupt A source select register 208 (SLIAR208) should be set for channel 0, and the software configurable interrupt B source select register 145 (SLIBR145) or the software configurable interrupt A source select register 209 (SLIAR209) should be set for channel 1). Setting the DCTG[1:0] bits in EDMTMD of EXDMACn selects the request source.

(1) Trigger by Software

Setting the EXDMACn.EDMREQ.DCTG[1:0] bits to 00b enables the trigger by software.
To start DMA transfer by software, follow the procedure below.

1. Check that the EXDMACn.EDMREQ.SWREQ bit is 0 (DMA transfer is not requested).
2. Set the EXDMACn.EDMTMD.DCTG[1:0] bits to 00b (activation by software).
3. Set the EXDMACn.EDMCNT.DTE bit to 1 (enables DMA transfer).
4. Set the EXDMACn.EDMREQ.CLRS bit (DMA software start bit auto clear select) and also set the EXDMACn.EDMREQ.SWREQ bit to 1 (DMA transfer is requested).

When the EXDMACn.DMREQ.CLRS bit is 0 (SWREQ bit is cleared after DMA transfer is started by software), the EXDMACn.EDMREQ.SWREQ bit is set to 0 after data transfer is started in response to a DMA transfer request. When the CLRS bit is 1 (SWREQ bit is not cleared after DMA transfer is started by software), the SWREQ bit is not set to 0. In this case, a DMA transfer request is issued again after completion of a transfer.

(2) Trigger by external DMA transfer request Pin (EDREQn)

Setting the EXDMACn.EDMTMD.DCTG[1:0] bits to 10b enables the trigger by the external DMA transfer request pins.
To set the trigger by the external DMA transfer request pin, follow the procedure below.

1. Set the detection mode by the EXDMACn.EDMRMD.DREQS[1:0] bits.
2. Set the EXDMACn.EDMTMD.DCTG[1:0] bits to 10b (external DMA transfer request pins).
3. Set the EXDMACn.EDMERF.EREQ flag to 1 to clear the EREQ flag.
4. Set the EXDMACn.EDMCNT.DTE bit to 1 (enables DMA transfer).

When the falling edge or rising edge is selected by using the EXDMACn.EDMRMD.DREQS[1:0] bits, if the external DMA transfer request pin detects an edge, the EXDMACn.EDMERF.EREQ flag is set to 1. The EXDMACn.EDMERF.EREQ flag is set to 0 when the DMA transfer is started by the external request. Moreover, this flag is set to 0 by writing 1 to it.
When the low level detection is set by the EXDMACn.EDMRMD.DREQS[1:0] bits, if the external DMA transfer request pin is low level, the EXDMACn.EDMERF.EREQ flag is set to 1 (DMA transfer is requested). If the external DMA transfer request pin is high level, the EXDMACn.EDMERF.EREQ flag is 0 (DMA transfer is not requested). In case of the low level detection, when the DMA transfer is started by the external request or 1 is written to the flag, the EXDMACn.EDMERF.EREQ flag is not set to 0.
When the EDMAST.DMST bit and the EXDMACn.EDMCNT.DTE bit are set to 1 (enables DMA transfer) while the EXDMACn.EDMERF.EREQ flag is 1 (DMA transfer is requested), the DMA transfer is started.
The value of the EXDMACn.EDMERF.EREQ flag is retained regardless of the settings in the EDMAST.DMST and EXDMACn.EDMCNT.DTE bits.
Figure 19.22 and Figure 19.23 show the external DMA transfer request timings in the falling edge detection mode and low level detection mode, respectively.




Figure 19.22 External DMA Transfer Request Timing in Falling-Edge Detection Mode




Figure 19.23 External DMA Transfer Request Timing in Low-Level Detection Mode

(3) Trigger by DMA Transfer Requests from Peripheral Modules

Setting the DCTG[1:0] bits in EDMTMD of EXDMACn to 11b enables the trigger by DMA transfer requests from the peripheral modules (an interrupt specified by the software configurable interrupt B source select register (ICU.SLIBR144 or ICU.SLIBR145) or the software configurable interrupt A source select register (ICU.SLIAR208 or ICU.SLIAR209)).

To start DMA transfer by DMA transfer requests from the peripheral modules follow the procedure below.

1. Set the software configurable interrupt B source select register 144 (SLIBR144) or the software configurable interrupt A source select register 208 (SLIAR208) for channel 0, and set the software configurable interrupt B source select register 145 (SLIBR145) or the software configurable interrupt A source select register 209 (SLIAR209) for channel 1 (For the setting procedure, refer to section 15.4.5, Software Configurable Interrupts, in section 15, Interrupt Controller (ICUD)).
2. Set the EXDMACn.EDMTMD.DCTG[1:0] bits to 11b (DMA transfer requests from the peripheral modules).
3. Set the EXDMACn.EDMPRF.PREQ flag to 1, and then clear it to 0.
4. Set the EXDMACn.EDMCNT.DTE bit to 1 (DMA transfer is enabled).

None of the values of the interrupt request enable bits (IERm.IENj) affect EXDMACn requests initiated by peripheral modules.

When a DMA transfer request is input from the peripheral modules, the EXDMACn.EDMPRF.PREQ flag is set to 1 (DMA transfer is requested). The EXDMACn.EDMPRF.PREQ flag is set to 0 (DMA transfer is not requested) when the DMA transfer is started by the peripheral module request.

This flag is set to 0 by writing 1 to it.
When the EDMAST.DMST bit is set to 1 (EXDMAC module start) and the EXDMACn.EDMCNT.DTE bit is set to 1 (DMA transfer is enabled) while the EXDMACn.EDMPRF.PREQ flag is 1, the DMA transfer is started.
The value of the EXDMACn.EDMPRF.PREQ flag is retained regardless of the settings of the EDMAST.DMST and EXDMACn.EDMCNT.DTE bits.
The EXDMACn.EDMPRF.PREQ flag is set to 1 regardless of the state of the module stop bit when the corresponding EXDMACn is started by an internal peripheral module.

19.5.2 Activating the EXDMAC

Figure 19.24 shows the register setting procedure.




Figure 19.24 Register Setting Procedure

19.5.3 Starting DMA Transfer

Setting the DTE bit in EDMCNT of EXDMACn to 1 (DMA transfer enabled) and setting the DMST bit in EDMAST to 1 (EXDMAC start) enable DMA transfer of channel n (n = 0, 1).
When DMA transfer requests are generated, channel arbitration is performed where a DMA transfer request of higher-priority channel is accepted and DMA transfer of the channel starts. When a DMA transfer request is accepted and DMA transfer starts, the ACT flag in EDMSTS of EXDMACn is set to 1 (DMA transfer is in progress).

19.5.4 Registers during DMA Transfer

The EXDMAC registers are updated by a DMA transfer. The value to be updated differs according to the other settings and the transfer state. The registers to be updated are EDMSAR, EDMDAR, EDMCRA, EDMCRB, EDMCNT, and EDMSTS of EXDMACn.

(1) EXDMA Source Address Register (EXDMACn.EDMSAR)

When data has been transferred in response to one transfer request, the contents of EDMSAR are updated to the address to be accessed by the next transfer request.
For details on register update operation in each transfer mode, refer to Table 19.4 to Table 19.7.

(2) EXDMA Destination Address Register (EXDMACn.EDMDAR)

When data has been transferred in response to one transfer request, the contents of EDMDAR are updated to the address to be accessed by the next transfer request.
For details on register update operation in each transfer mode, refer to Table 19.4 to Table 19.7.

(3) EXDMA Transfer Count Register (EXDMACn.EDMCRA)

When data has been transferred in response to one transfer request, the count value is updated. The update operation depends on the transfer mode selected.
For details on register update operation in each transfer mode, refer to Table 19.4 to Table 19.7.

(4) EXDMA Block Transfer Count Register (EXDMACn.EDMCRB)

When data has been transferred in response to one transfer request, the count value is updated. The update operation depends on the transfer mode selected.
For details on register update operation in each transfer mode, refer to Table 19.4 to Table 19.7.

(5) DMA Transfer Enable Bit (EXDMACn.EDMCNT.DTE)

The EXDMACn.EDMCNT.DTE bit provides a way to control enabling or prohibition of transfer by writing to the relevant registers.
The EXDMACn.EDMCNT.DTE bit is set to 0 when any of the following conditions is generated by the DMA transfer.

- When the specified total volume of data transfer is completed
- When DMA transfer is stopped by the repeat size end interrupt
- When DMA transfer is stopped by the extended repeat area overflow interrupt

Writing to the registers of an EXDMAC channel is prohibited if the corresponding EXDMACn.EDMCNT.DTE bit is 1 (except to the EXDMACn.EDMCNT register itself).
Change the settings of the registers as required after writing 0 to the EXDMACn.EDMCNT.DTE bit.

(6) EXDMA Active Flag (EXDMACn.EDMSTS.ACT)

The ACT flag in EDMSTS of EXDMACn indicates whether the EXDMACn is in the idle or active state.
This flag is set to 1 when the EXDMACn starts data transfer, and is set to 0 when data transfer in response to one transfer request is completed.
Even when DMA transfer is stopped by writing 0 to the DTE bit in EDMCNT of EXDMACn, this flag remains 1 until DMA transfer is completed.

(7) Transfer End Interrupt Flag (EXDMACn.EDMSTS.DTIF)

The DTIF flag in EDMSTS of EXDMACn is set to 1 after transfer of the total transfer size of data is completed.
When both this flag and the DTIE bit in EDMINT of EXDMACn are set to 1, a transfer end interrupt is requested.
This flag is set to 1 when the DMA transfer bus cycle is completed and the ACT flag in EDMSTS of EXDMACn is set to 0 indicating the DMA transfer end.
This flag is automatically set to 0 when the DTE bit in EDMCNT of EXDMACn is set to 1 during the interrupt handling.

(8) Transfer Escape End Interrupt Flag (EXDMACn.EDMSTS.ESIF)

The ESIF flag in EDMSTS of EXDMACn is set to 1 when a repeat size end interrupt or extended repeat area overflow interrupt is requested. When this flag and the ESIE bit in EDMINT of EXDMACn are set to 1, a transfer escape end interrupt is requested.
This flag is set to 1 when the bus cycle of the DMA transfer having caused the interrupt request is completed and the ACT flag in EDMSTS of EXDMACn is set to 0 indicating the DMA transfer end.
This flag is automatically set to 0 when the DTE bit in EDMCNT of EXDMACn is set to 1 during an interrupt handling.
Before sending an interrupt request from the EXDMACn to the CPU or the DTC, the interrupt control register must be set.
For details, refer to section 15, Interrupt Controller (ICUD).

19.5.5 Channel Priority

When multiple DMA transfer requests are present, the EXDMAC determines the priority of channels that have DMA transfer requests. The channel priority is fixed as channel 0 > channel 1.
When a DMA transfer request is generated during data transfer, channel arbitration is started after the final data has been transferred, and DMA transfer of the higher-priority channel starts.

19.6 Ending DMA Transfer

The operation for ending DMA transfer depends on the transfer end conditions. When DMA transfer ends, the DTE bit in EDMCNT and the ACT flag in EDMSTS of EXDMACn are changed from 1 to 0, indicating that DMA transfer has ended.

19.6.1 Transfer End by Completion of Specified Total Number of Transfer Operations

(1) In Normal Transfer Mode (EXDMACn.EDMTMD.MD[1:0] = 00b)

When the value of the EXDMACn.EDMCRAL register changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DTE bit in EDMCNT of EXDMACn is set to 0 and the DTIF flag in EDMSTS of EXDMACn is set to 1 at the same time. If the DTIE bit in EDMINT of EXDMACn is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC.

(2) In Repeat Transfer Mode (EXDMACn.EDMTMD.MD[1:0] = 01b)

When the value of DMCRB of EXDMACn changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DTE bit in EDMCNT of EXDMACn is set to 0 and the DTIF flag in EDMSTS of EXDMACn is set to 1 at the same time. If the DTIE bit in EDMINT of EXDMACn is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC.

(3) In Block Transfer Mode (EXDMACn.EDMTMD.MD[1:0] = 10b)

When the value of EDMCRB of EXDMACn changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DTE bit in EDMCNT of EXDMACn is set to 0 and the DTIF flag in EDMSTS of EXDMACn is set to 1 at the same time. If the DTIE bit in EDMINT of EXDMACn is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC.

(4) In Cluster Transfer Mode (EXDMACn.EDMTMD.MD[1:0] = 11b)

When the value of EDMCRB of EXDMACn changes from 1 to 0, DMA transfer ends on the corresponding channel, and the DTE bit in EDMCNT of EXDMACn is set to 0 and the DTIF flag in EDMSTS of EXDMACn is set to 1 at the same time. If the DTIE bit in EDMINT of EXDMACn is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC.

Before sending an interrupt request from the EXDMACn to the CPU or the DTC, the interrupt control register must be set. For details, refer to section 15, Interrupt Controller (ICUD).

19.6.2 Transfer End by Repeat Size End Interrupt

In repeat transfer mode, a repeat size end interrupt is requested when transfer of a 1-repeat size of data is completed while the RPTIE bit in EDMINT of EXDMACn is set to 1. When the interrupt is requested to complete DMA transfer, the DTE bit in EDMCNT of EXDMACn is set to 0 and the ESIF flag in EDMSTS of EXDMACn is set to 1. If the ESIE bit in EDMINT of EXDMACn is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC. Here, the transfer can be resumed by writing 1 to the DTE bit in EDMCNT of EXDMACn.
A repeat size end interrupt can be requested also in block transfer mode (or cluster transfer mode). In block transfer mode (or cluster transfer mode), the interrupt is requested in the same way as in repeat transfer mode when transfer of a 1-block size (or 1-cluster) data is completed.
Before sending an interrupt request from the EXDMACn to the CPU or the DTC, the interrupt control register must be set. For details, refer to section 15, Interrupt Controller (ICUD).

19.6.3 Transfer End by Interrupt on Extended Repeat Area Overflow

When an overflow on the extended repeat area occurs while the extended repeat area is specified and the SARIE or DARIE bit in EDMINT of EXDMACn is set to 1, an interrupt by an extended repeat area overflow is requested. When the interrupt is requested, the DMA transfer is terminated, the DTE bit in EDMCNT of EXDMACn is set to 0, and the ESIF flag in EDMSTS of EXDMACn is set to 1. If the ESIE bit in EDMINT of EXDMACn is 1 at this time, a transfer end interrupt request is issued to the CPU or the DTC.
Even if an interrupt by an extended repeat area overflow is requested during a read cycle, the following write cycle is performed.
In block transfer mode (or cluster transfer mode), even if an interrupt by an extended repeat area overflow is requested during a 1-block (or 1-cluster) transfer, the remaining data in the block (or the cluster) is transferred; transfer is terminated after a block (or cluster) transfer.
Before sending an interrupt request from the EXDMACn to the CPU or the DTC, the interrupt control register must be set. For details, refer to section 15, Interrupt Controller (ICUD).

19.7 Interrupts

The EXDMAC can output one interrupt request to the CPU or the DTC for each channel. Table 19.10 lists the relation among the interrupt sources, the interrupt status flags, and the interrupt enable bits. Figure 19.25 shows the schematic logic diagram of interrupt outputs. The procedures for suspending or resuming DMA transfer by the EXDMAC interrupt are shown in Figure 19.26.

Table 19.10 Relation among Interrupt Sources, Interrupt Status Flags, and Interrupt Enable Bits

Interrupt Sources		Interrupt Enable Bits	Interrupt Status Flags	Request Output Enable Bits
Transfer end		—	EXDMACn.EDMSTS.DTIF	EXDMACn.EDMINT.DTIE
Escape transfer end	Repeat size end	EXDMACn.EDMINT.RPTIE	EXDMACn.EDMSTS.ESIF	EXDMACn.EDMINT.ESIE
	Source address extended repeat area overflow	EXDMACn.EDMINT.SARIE		
	Destination address extended repeat area overflow	EXDMACn.EDMINT.DARIE		




Figure 19.25 Schematic Logic Diagram of Interrupt Outputs

Specifically, the different procedures are used for canceling an interrupt to restart DMA transfer in the following two cases: (1) discontinuing or terminating DMA transfer and (2) continuing DMA transfer.

(1) When Discontinuing or Terminating DMA Transfer

Write 0 to the DTIF flag in EDMSTS of EXDMACn to clear a transfer end interrupt, and to the ESIF flag in EDMSTS of EXDMACn to clear a repeat size interrupt and an extended repeat area overflow interrupt. The EXDMACn remains in the stop state. When starting another DMA transfer after that, set the appropriate registers, and set the DTE bit in EDMCNT of EXDMACn to 1.

(2) When Continuing DMA Transfer

Write 1 to the DTE bit in EDMCNT of EXDMACn. The ESIF flag in EDMSTS of EXDMACn is automatically set to 0 (interrupt source cleared), and DMA transfer is resumed.




Figure 19.26 Procedures for Suspending or Resuming DMA Transfer by the EXDMAC Interrupt

19.8 Low-Power Consumption Function

To place the EXDMAC in the module-stop state, all-module clock stop mode, software-standby mode, or deep software-standby mode, set the EDMAST.DMST bit to 0 (EXDMAC stopped), and then perform the following processing.

(1) Module-Stop Function

Writing 1 to the MSTPCRA.MSTPA29 bit (transition to the module-stop state) enables the module-stop function of the EXDMAC. If DMA transfer is in progress at the time a 1 is written to the MSTPA29 bit, the transition to the module-stop state proceeds after DMAC transfer has ended.
Do not access the EXDMAC registers while the MSTPCRA.MSTPA29 bit is 1.
Writing 0 to the MSTPA29 bit releases the EXDMAC from the module-stop state.

(2) All-Module Clock Stop Mode

Follow the procedure in section 11.6.2.1, Transition to All-Module Clock Stop Mode, in section 11, Low Power Consumption. If DMA transfer is in progress at the time the WAIT instruction is executed, the EXDMAC can enter all-module clock stop mode after completion of the current DMA transfer.
After the EXDMAC returns from all-module clock stop mode, writing 0 to the MSTPA29 bit releases the EXDMAC from the module-stop state.

(3) Software Standby and Deep Software Standby Modes

Follow the procedure in section 11.6.3.1, Transition to Software Standby Mode or section 11.6.4.1, Transition to Deep Software Standby Mode, in section 11, Low Power Consumption.
If DMA transfer is in progress at the time the WAIT instruction is executed, the EXDMAC enters software standby mode or deep software stand by mode after completion of the current DMA transfer.

(4) Notes on Low-Power Consumption Function

For the timing of WAIT instruction execution and register settings, refer to section 11.7.6, Timing of WAIT Instructions, in section 11, Low Power Consumption.
To perform DMA transfer after returning from low-power consumption mode, set the EDMAST.DMST bit to 1 again.

19.9 EDACKn Operation in Single Address Mode

In single address mode, EDACKn is output to one of the external transfer-source or transfer-destination devices and the address is simultaneously output to the other transfer device for access.
When the external device receiving EDACKn transfers data to/from the CS area, the EDACKn negation timing can be adjusted by setting the DACKW bit in EDMOMD of EXDMACn. Specifically, the timing can be advanced by one BCLK cycle if the external device is a transfer destination and delayed by one BCLK cycle if the external device is a transfer source. When the external device receiving EDACKn transfers data to/from the SDRAM, the EDACKn negation timing cannot be adjusted by the DACKW bit EDMOMD of EXDMACn. If one of the parties for transfer by the EXDMAC (source or destination) is the SDRAM area, the EXDMACn.EDMOMD.DACKSEL bit can be set to 1 so that the EDACKn signal is only asserted for one-half of the SDCLK cycle in the latter half of the data-valid interval. The EXDMACn.EDMOMD.DACKSEL cannot be used to adjust the period for assertion of the EDACKn signal when a party for transfer is a CS area. For the CS area addresses and SDRAM area addresses, refer to section 4, Address Space.
The following sections show EDACKn operation examples in single address mode, in which data is transferred to/from the CS and SDRAM areas in normal and block transfer modes.

19.9.1 EDACKn Operation Example in Normal-Transfer (CS Area) Single Address Mode

Figure 19.27 shows the operation example in which data is transferred from the CS area to the device with EDACKn in normal transfer mode. Setting the DACKW bit in EDMOMD of EXDMACn to 1 allows EDACKn to be negated one BCLK cycle before the data read signal is negated.
Figure 19.28 shows the operation example in which data is transferred from the device with EDACKn to the CS area in normal transfer mode. Setting the DACKW bit to 1 allows EDACKn to be negated one BCLK cycle after the data write signal is negated.
For the data read signal, data write signal, and CS area access timing setting registers, refer to section 16, Buses.




Figure 19.27 Operation Example in Normal-Transfer (CS Area Read) Single Address Mode




Figure 19.28 Operation Example in Normal-Transfer (CS Area Write) Single Address Mode

19.9.2 EDACKn Operation Example in Normal-Transfer (SDRAM Area) Single Address Mode

Figure 19.29 shows the operation example in which data is transferred from SDRAM to the device with EDACKn in normal transfer mode.

EDACKn is asserted while SDRAM is outputting data.

Figure 19.30 shows the operation example in which data is transferred from the device with EDACKn to SDRAM in normal transfer mode.

EDACKn is asserted while SDRAM is writing data.

For the SDRAM commands and SDRAM access timing setting registers, refer to section 16, Buses.




Figure 19.29 Operation Example in Normal-Transfer (SDRAM Area Read) Single Address Mode




Figure 19.30 Operation Example in Normal-Transfer (SDRAM Area write) Single Address Mode

19.9.3 EDACKn Operation Example in Block-Transfer (CS Area) Single Address Mode

Figure 19.31 shows the operation example in which data is transferred from the CS area to the device with EDACKn in block transfer mode (block size = two). Setting the DACKW bit in EDMOMD of EXDMACn to 1 allows EDACKn to be negated one BCLK cycle before the data read signal is negated.

Figure 19.32 shows the operation example in which data is transferred from the device with EDACKn to the CS area in block transfer mode (block size = two). Setting the DACKW bit to 1 allows EDACKn to be negated one BCLK cycle after the data write signal is negated.

For the data read signal, data write signal, and CS area access timing setting registers, refer to section 16, Buses.




Figure 19.31 Operation Example in Block-Transfer (CS Area Read) Single Address Mode




Figure 19.32 Operation Example in Block-Transfer (CS Area Write) Single Address Mode

19.9.4 EDACKn Operation Example in Block-Transfer (SDRAM Area) Single Address Mode

Figure 19.33 shows the operation example in which data is transferred from SDRAM to the device with EDACKn in block transfer mode (block size = four) when the SDRAM continuous access enable bit is enabled (SDAMOD.BE = 1) and EXDMACn.EDMOMD.DACKSEL set to 0.

EDACKn is asserted while SDRAM is outputting data.

Figure 19.34 shows the operation example in which data is transferred from the device with EDACKn to SDRAM in block transfer mode (block size = four) when the SDRAM continuous access enable bit is enabled (SDAMOD.BE = 1) and EXDMACn.EDMOMD.DACKSEL set to 0.

EDACKn is asserted while SDRAM is writing data.
Figure 19.35 shows the operation example in which data is transferred from SDRAM to the device with EDACKn in block transfer mode (block size = four) when the SDRAM continuous access enable bit is enabled (SDAMOD.BE = 1) and EXDMACn.EDMOMD.DACKSEL set to 1.
EDACKn is asserted while SDRAM is outputting data.
Figure 19.36 shows the operation example in which data is transferred from the device with EDACKn to SDRAM in block transfer mode (block size = four) when the SDRAM continuous access enable bit is enabled (SDAMOD.BE = 1) and EXDMACn.EDMOMD.DACKSEL set to 1.
EDACKn is asserted during SDRAM is writing data.
Figure 19.37 shows the operation example in which data is transferred from SDRAM to the device with EDACKn in block transfer mode (block size = two) when the SDRAM continuous access enable bit is disabled (SDAMOD.BE = 0) and EXDMACn.EDMOMD.DACKSEL set to 0.
Figure 19.38 shows the operation example in which data is transferred from the device with EDACKn to SDRAM in block transfer mode (block size = two) when the SDRAM continuous access enable bit is disabled (SDAMOD.BE = 0) and EXDMACn.EDMOMD.DACKSEL set to 0.
EDACKn is asserted while SDRAM is writing data.
For the SDRAM commands and SDRAM access timing setting registers, refer to section 16, Buses.




Figure 19.33 Operation Example in Block-Transfer (SDRAM Area Read: Consecutive Access Enabled, EXDMACn.EDMOMD.DACKSEL = 0) Single Address Mode




Figure 19.34 Operation Example in Block-Transfer (SDRAM Area Write: Consecutive Access Enabled, EXDMACn.EDMOMD.DACKSEL = 0) Single Address Mode




Figure 19.35 Operation Example in Block-Transfer (SDRAM Area Read: Continuous Access Enabled, EXDMACn.EDMOMD.DACKSEL = 1) Single Address Mode




Figure 19.36 Operation Example in Block-Transfer (SDRAM Area Write: Continuous Access Enabled, EXDMACn.EDMOMD.DACKSEL = 1) Single Address Mode




Figure 19.37 Operation Example in Block-Transfer (SDRAM Area Read: Continuous Access Disabled, EXDMACn.EDMOMD.DACKSEL = 0) Single Address Mode




Figure 19.38 Operation Example in Block-Transfer (SDRAM Area Write: Consecutive Access Disabled) Single Address Mode

19.10 Usage Notes

19.10.1 Cluster Buffers

The EXDMAC provides eight 32-bit cluster buffers (CLSBR0 to CLSBR7), in which data is stored in the different manner depending on the transfer size setting (SZ[1:0] bits in EDMTMD of EXDMACn).
Figure 19.39 shows how data is stored in cluster buffers.




Figure 19.39 Data Storage in Cluster Buffers

19.10.2 Access to the Registers during DMA Transfer

Do not write to the EDMSAR, EDMDAR, EDMCRA, EDMCRB, EDMTMD, EDMOMD, EDMINT, EDMAMD, EDMOFR, and EDMRMD registers of EXDMACn while the EDMSTS.ACT flag of the same channel is set to 1 (DMA operating state) or the EDMCNT.DTE bit of the same channel is set to 1 (DMA transfer enabled).

19.10.3 DMA Transfer to Reserved Areas

DMA transfer to the reserved areas is prohibited. If such an access is made, transfer results are not guaranteed. For details on the reserved areas, refer to section 4, Address Space.

20. Data Transfer Controller (DTCb)

This MCU incorporates a data transfer controller (DTC).
The DTC is triggered by an interrupt request to perform data transfers.
In addition to the conventional methods of DTC transfer (normal, repeat, block, and chain), DTCb supports sequential transfer, in which it handles a series of transfers made up of a combination of the other methods. In sequential transfer, the data that is initially transferred selects one from possible 256 sequences for execution. The DTCb can divide one sequence into several transfers depending on how the parts of the sequence are combined.

20.1 Overview

Table 20.1 lists the specifications of the DTC, and Figure 20.1 shows a block diagram of the DTC.

Table 20.1 DTC Specifications

Item	Description
Number of transfer channels	• The same number as all interrupt sources that can start the DTC transfer.
Transfer modes	• Normal transfer mode A single transfer request leads to a single data transfer. • Repeat transfer mode A single transfer request leads to a single data transfer. The transfer address is returned to the transfer start address after the number of data transfers corresponding to “repeat size”. The maximum number of repeat transfers is 256, and the maximum data transfer size is 256 × 32 bits, 1024 bytes. • Block transfer mode A single transfer request leads to the transfer of a single block. The maximum block size is 256 × 32 bits = 1024 bytes.
Chain transfer	• Multiple types of data transfers can sequentially be executed in response to a single request. • Either “performed only when the transfer counter becomes 0” or “every time” can be selected.
Sequence transfer	A series of complicated transfers can be registered as a sequence. Any sequence can be selected by the transfer data and executed. • Only one trigger source can be set at a time. • Up to 256 sequences for a single trigger source • The data that is initially transferred in response to a transfer request determines a sequence • The whole sequence can be executed on a single request, or be suspended in the middle of the sequence and resumed on the next transfer request (division of sequence).
Transfer space	• In short-address mode: 16 Mbytes (Areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh except reserved areas) • In full-address mode: 4 Gbytes (Area from 0000 0000h to FFFF FFFFh except reserved areas)
Data transfer units	• Single data: 1 byte (8 bits), 1 word (16 bits), 1 longword (32 bits) • Single block size: 1 to 256 data
CPU interrupt source	• An interrupt request can be generated to the CPU on a request source for a data transfer. • An interrupt request can be generated to the CPU after a single data transfer. • An interrupt request can be generated to the CPU after data transfer of specified volume.
Event link function	An event link request is generated after one data transfer (for block, after one block transfer).
Read skip	Reading of the transfer information can be skipped when the same transfer is repeated.
Write-back skip	Write-back of the transferred data that is not updated can be skipped when the address of the transfer source or destination is fixed.
Write-back disable	Allows disabling the write-back of transfer information.
Displacement addition	The displacement value can be added to the transfer source address (for each transfer information)
Low power consumption function	Module stop state can be set.




Figure 20.1 DTC Block Diagram

20.2 Register Descriptions

Registers MRA, MRB, MRC, SAR, DAR, CRA, and CRB are DTC internal registers, which cannot be directly accessed from the CPU. Values to be set in these DTC internal registers are placed in the RAM area as transfer information. When accepting a transfer request, the DTC reads the transfer information from the RAM area and sets it in the internal registers. After the data transfer ends, the values of the updated internal register are written back to the RAM area as transfer information.

20.2.1 DTC Mode Register A (MRA)

Address(es): (inaccessible directly from the CPU)

	b7	b6	b5	b4	b3	b2	b1	b0
	MD[1:0]		SZ[1:0]		SM[1:0]		—	WBDIS
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	WBDIS	Write-back Disable	0: Writes back the transfer information on completion of the data transfer 1: Does not write back the transfer information on completion of the data transfer	—
b1	—	Reserved	Set this bit to 0.	—
b3, b2	SM[1:0]	Transfer Source Address Addressing Mode	b3 b2 0 0: The address in the SAR register is fixed. (write-back to SAR is skipped.) 0 1: The address in the SAR register is fixed. (write-back to SAR is skipped.) 1 0: The SAR value is incremented after a data transfer. (+1 when the SZ[1:0] bits are 00b, +2 when 01b, +4 when 10b) 1 1: The SAR value is decremented after a data transfer. (–1 when the SZ[1:0] bits are 00b, –2 when 01b, –4 when 10b)	—
b5, b4	SZ[1:0]	DTC Data Transfer Size	b5 b4 0 0: Byte (8-bit) transfer 0 1: Word (16-bit) transfer 1 0: Longword (32-bit) transfer 1 1: Setting prohibited	—
b7, b6	MD[1:0]	DTC Transfer Mode Select	b7 b6 0 0: Normal transfer mode 0 1: Repeat transfer mode 1 0: Block transfer mode 1 1: Setting prohibited	—

MRA register is used to select the DTC operating mode and cannot be accessed directly from the CPU.

WBDIS Bit (Write-back Disable)

The WBDIS bit selects whether to write back the transfer information.

When the bit is 0, updated transfer information is written back.

When the bit is 1, updated transfer information is not written back even with the setting of that address is incremented after a transfer, and the same data transfer is executed every time for each transfer request. The transfer information can be stored in ROM because the transfer information is not written back.

While the WBDIS bit is 1, operation for each transfer mode is as follows:

(1) Normal transfer and repeat transfer modes
1-byte, 1-word, or 1-longword of data is transferred on a single transfer request. The transfer address and transfer count are not updated so that the same transfer is repeated on each transfer request. When the transfer count is 1, the ICU.DTCERn.DTCE bit is not set to 0, and data transfer continues in response to the next transfer request.

(2) Block transfer mode
1-block of data is transferred on a single transfer request. The transfer address and transfer count are not updated so that the same block transfer is repeated on each transfer request. When the block transfer count is 1, the ICU.DTCERn.DTCE bit is not set to 0, and data transfer continues in response to the next transfer request.

When setting the DISPE bit to 1, set the MRA.WBDIS bit to 1 (does not write back the transfer information). If the value of the WBDIS bit in any transfer information is 1, set the DTCCR.RRS bit to 0 (so that reading of the transfer information is not skipped).

20.2.2 DTC Mode Register B (MRB)

Address(es): (inaccessible directly from the CPU)

	b7	b6	b5	b4	b3	b2	b1	b0
	CHNE	CHNS	DISEL	DTS	DM[1:0]		INDX	SQEND
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	SQEND	Sequence Transfer End	0: Continue the sequence transfer 1: End the sequence transfer	—
b1	INDX	Index Table Reference	0: Does not refer to the index table 1: Refers the index table based on the transferred data*1	—
b3, b2	DM[1:0]	Transfer Destination Address Addressing Mode	b3 b2 0 0: The address in the DAR register is fixed. (Write-back to DAR is skipped.) 0 1: The address in the DAR register is fixed. (Write-back to DAR is skipped.) 1 0: The DAR value is incremented after data transfer. (+1 when the MRA.SZ[1:0] bits are 00b, +2 when 01b, +4 when 10b) 1 1: The DAR value is decremented after data transfer. (–1 when the MRA.SZ[1:0] bits are 00b, –2 when 01b, –4 when 10b)	—
b4	DTS	DTC Transfer Mode Select	0: Transfer destination side is repeat area or block area. 1: Transfer source side is repeat area or block area.	—
b5	DISEL	DTC Interrupt Select	0: An interrupt request to the CPU is generated on completion of the specified number of data transfers. 1: An interrupt request to the CPU is generated for each data transfer.	—
b6	CHNS	DTC Chain Transfer Select	0: Chain transfer is performed on completion of each transfer. 1: Chain transfer is performed only when the transfer counter is changed from 1 to 0 or 1 to CRAH.	—
b7	CHNE	DTC Chain Transfer Enable	0: Chain transfer is disabled. 1: Chain transfer is enabled.	—

Note 1. Set the MRA.MD[1:0] bits to 00b (normal transfer mode) when setting the INDX bit to 1.

MRB register is used to select the DTC operating mode and cannot be accessed directly from the CPU.

SQEND Bit (Sequence Transfer End)

The SQEND bit selects whether to continue or end sequence transfer. Refer to Table 20.2 for details.
This bit can only be set to 1 for transfer information referred to by the DTC index table. Set this bit to 0 for transfer information referred to by the DTC vector table.

INDX Bit (Index Table Reference)

When the value of the INDX bit in transfer information that is read is 1, a sequence transfer proceeds. Refer to Table 20.2 for details.
Set this bit to 0 for transfer information which is not associated with sequence transfer or is not intended to start sequence transfer. Do not allow transfer requests to be generated by the sources different from that specified in the DTCSQE register but having the INDX bit set to 1.

Table 20.2 Values of Bits CHNE, SQEND, and INDX in the Sequence Transfer and DTC Operation

CHNE Bit	SQEND Bit	INDX Bit	Operation	Usage
0	0	1	Start sequence transfer	Use this setting for the transfer information that is first read in response to a transfer request from the source specified in the DTCSQE register.
1	0	0	Continue sequence transfer	Use this setting for the first or intermediate transfer information in a sequence.
0	0	0	Suspend sequence transfer	Use this setting for the first or intermediate transfer information in a sequence.
0	1	0	End sequence transfer	Use this setting with the last transfer information in a sequence.
0	1	1	End current sequence transfer and start new sequence transfer	Use this setting with the last transfer information in a sequence.

Note: Do not set the values other than listed above.

DTS Bit (DTC Transfer Mode Select)

The DTS bit specifies the side (transfer source or destination) to be a repeat area or block area in repeat transfer mode or block transfer mode.

CHNS Bit (DTC Chain Transfer Select)

The CHNS bit selects the chain transfer condition.

When the CHNE bit is 0, setting of the CHNS bit is ignored. For details on the conditions to select the chain transfer, refer to Table 20.4, Chain Transfer Conditions.

When the next transfer is chain transfer, completion of the specified number of transfers is not determined, the interrupt status flag for the request source is not cleared, and an interrupt request to the CPU is not generated.

CHNE Bit (DTC Chain Transfer Enable)

The CHNE bit enables or disables chain transfer.

The chain transfer condition is selected by the CHNS bit.

For details of chain transfer, refer to section 20.4.6, Chain Transfer.

Refer to Table 20.2 for the setting value to be used in the sequence transfer.

20.2.3 DTC Mode Register C (MRC)

Address(es): (inaccessible directly from the CPU)

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DISPE
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	DISPE	Displacement Addition	0: The displacement value is not added to the transfer source address. 1: The displacement value is added to the transfer source address.	—
b7 to b1	—	Reserved	Set these bits to 0.	—

The MRC register is used to select DTC operating mode and cannot be accessed directly from the CPU.
This register can only be used in full-address mode, but not in short-address mode. Therefore, set the DTCADMOD.SHORT bit to 0 (full-address mode) when using the displacement addition function.

DISPE Bit (Displacement Addition)

This bit specifies whether to use the SAR + DTCDISP value as the transfer source address.
When setting the DISPE bit to 1, set the MRA.WBDIS bit to 1 (does not write back the transfer information) and set the DTCCR.RRS bit to 0 (transfer information read is not skipped).

20.2.4 DTC Transfer Source Register (SAR)

Address(es): (inaccessible directly from the CPU)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

SAR register is used to set the transfer source start address.
In full-address mode, 32 bits are valid.
In short-address mode, lower 24 bits are valid and upper 8 bits (b31 to b24) are ignored. The address of this register is extended by the value specified by b23.
SAR register cannot be accessed directly from the CPU.

20.2.5 DTC Transfer Destination Register (DAR)

Address(es): (inaccessible directly from the CPU)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x


x: Undefined

DAR register is used to set the transfer destination start address.
In full-address mode, 32 bits are valid.
In short-address mode, lower 24 bits are valid and upper 8 bits (b31 to b24) are ignored. The address of this register is extended by the value specified by b23.
DAR register cannot be accessed directly from the CPU.

20.2.6 DTC Transfer Count Register A (CRA)

- Normal transfer mode


Address(es): (inaccessible directly from the CPU)



x: Undefined

- Repeat transfer mode/block transfer mode

Address(es): (inaccessible directly from the CPU)



x: Undefined

Symbol	Register Name	Description	R/W
CRAL	Transfer Counter A Lower Register	Set transfer count. This register functions as a transfer counter during data transfer.	—
CRAH	Transfer Counter A Upper Register	Set transfer count. This register functions as a reload register during data transfer.	—

Note: The function depends on transfer mode.
Note: Set CRAH and CRAL to the same value in repeat transfer mode and block transfer mode.

This register is for counting the number of transfers and cannot be accessed directly from the CPU.

(1) Normal transfer mode (MRA.MD[1:0] bits = 00b)

CRA register functions as a 16-bit transfer counter in normal transfer mode.
The transfer count is 1, 65535, and 65536 when the set value is 0001h, FFFFh, and 0000h, respectively.
The CRA value is decremented (–1) at each data transfer.

(2) Repeat transfer mode (MRA.MD[1:0] bits = 01b)

The CRAH register retains the transfer count and the CRAL register functions as an 8-bit transfer counter.
The transfer count is 1, 255, and 256 when the set value is 01h, FFh, and 00h, respectively.
The CRAL value is decremented (–1) at each data transfer. When it reaches 00h, the CRAH value is reloaded to the CRAL register.

(3) Block transfer mode (MRA.MD[1:0] bits = 10b)

The CRAH register retains the block size and the CRAL register functions as an 8-bit block size counter.
The transfer count is 1, 255, and 256 when the set value is 01h, FFh, and 00h, respectively.
The CRAL value is decremented (–1) at each data transfer. When it reaches 00h, the CRAH value is reloaded to the CRAL register.

20.2.7 DTC Transfer Count Register B (CRB)

Address(es): (inaccessible directly from the CPU)

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

CRB register is used to set the block transfer count for block transfer mode and cannot be accessed directly from the CPU.
The transfer count is 1, 65535, and 65536 when the set value is 0001h, FFFFh, and 0000h, respectively.
The CRB value is decremented (–1) when the final data of a single block size is transferred.
When normal transfer mode or repeat transfer mode is selected, this register is not used and the set value is ignored.

20.2.8 DTC Control Register (DTCCR)

Address(es): DTC.DTCCR 0008 2400h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	RRS	—	—	—	—
Value after reset:	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b4	RRS	DTC Transfer Information Read Skip Enable*1	0: Transfer information read is not skipped. 1: Transfer information read is skipped when vector numbers match.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Set this bit to 0 when using the sequence transfer.

DTCCR register is used to control the DTC operation.

RRS Bit (DTC Transfer Information Read Skip Enable)

The DTC vector number is compared with the vector number in the previous data transfer.
When these vector numbers match and the RRS bit is set to 1, DTC data transfer is performed without reading the transferred information. However, when the previous transfer was chain transfer, the transferred information is read regardless of the value of the RRS bit.
Furthermore, when the transfer counter (CRA register) became 0 during the previous normal transfer and when the transfer counter (CRB register) became 0 during the previous block transfer, the transferred information is read regardless of the RRS bit value.
If the value of the MRA.WBDIS bit in any transfer information is 1, set the RRS bit to 0. Note that the MRA.WBDIS bit should be set to 1 when the MRC.DISPE bit is set to 1.
Like chain transfer, sequence transfer handles sequences of multiple types of data transfer. When sequence transfer is to be used, set the RRS bit to 0 so that the previous data transfer will not be repeated.

20.2.9 DTC Vector Base Register (DTCVBR)

Address(es): DTC.DTCVBR 0008 2404h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The DTCVBR register is used to set the base address for calculating the address to which the DTC vector is allocated. Values for the upper 4 bits (b31 to b28) cannot be written but reflect the value written to b27. The lower 10 bits are reserved and the values are fixed to 0. Write 0 to the lower 10 bits if necessary.
It can be set in the range of 0000 0000h to 07FF FC00h and F800 0000h to FFFF FC00h in 1-Kbyte units.

20.2.10 DTC Address Mode Register (DTCADMOD)

Address(es): DTC.DTCADMOD 0008 2408h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SHORT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SHORT	Short-Address Mode Set*1	0: Full-address mode 1: Short-address mode	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Set this bit to 0 (full-address mode) when using the sequence transfer.

DTCADMOD register is used to specify the area accessible by the DTC.

SHORT Bit (Short-Address Mode Set)

This bit is used to select address mode of registers SAR and DAR.
Full-address mode allows the DTC to access to a 4-Gbyte space (0000 0000h to FFFF FFFFh).
Short-address mode allows the DTC to access to a 16-Mbyte space (0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh).

20.2.11 DTC Module Start Register (DTCST)

Address(es): DTC.DTCST 0008 240Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DTCST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DTCST	DTC Module Start	0: DTC module stop 1: DTC module start	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DTCST Bit (DTC Module Start)

Set the DTCST bit to 1 to enable the DTC to accept transfer requests. When this bit is set to 0, transfer requests are no longer accepted.

If this bit is set to 0 during data transfer, the accepted transfer request is active until the processing is completed.

Set the DTCST bit to 0 before making a transition to the module stop state, all-module clock stop mode, software standby mode, or deep software standby mode.

Set the DTCST bit to 1 to resume the data transfer after returning from the module stop state, all-module clock stop mode, or software standby mode.

For details on transitions to the module stop state, all-module clock stop mode, software standby mode, and deep software standby mode, refer to section 20.9, Low Power Consumption Function, and section 11, Low Power Consumption.

20.2.12 DTC Status Register (DTCSTS)

Address(es): DTC.DTCSTS 0008 240Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ACT	—	—	—	—	—	—	—	VECN[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	VECN[7:0]	DTC Active Vector Number Monitoring Flag	These bits indicate the vector number for the request source when data transfer is in progress. The value is only valid if data transfer is in progress (the value of the ACT flag is 1).	R
b14 to b8	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b15	ACT	DTC Active Flag	0: Data transfer is not in progress. 1: Data transfer is in progress.	R

VECN[7:0] Flags (DTC Active Vector Number Monitoring Flag)

While data transfer is in progress, these bits indicate the vector number corresponding to the request source for the transfer.

When the DTCSTS register is read, the value of the VECN[7:0] flags is valid if the value of the ACT flag was 1 (data transfer is in progress) and invalid if the value of the ACT flag was 0 (data transfer is not in progress).

For the correspondence between the DTC request sources and the vector addresses, refer to Table 15.5, Interrupt Vector Table in section 15, Interrupt Controller (ICUD).

ACT Flag (DTC Active Flag)

This flag indicates the state of data transfer operation.

[Setting condition]

- When the data transfer is started by a transfer request.
- When the sequence transfer is resumed.

[Clearing condition]

- When the data transfer is completed in response to a transfer request.
- When the sequence transfer is suspended.

20.2.13 DTC Index Table Base Register (DTCIBR)

Address(es): DTC.DTCIBR 0008 2410h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The DTCIBR register is used to set the base address for calculating the address to which the DTC index is allocated.
Values for the upper 4 bits (b31 to b28) cannot be written but reflect the value written to b27.
The lower 10 bits (b9 to b0) are reserved bits and fixed to 0. When writing this register, set these bits to 0.
It can be set in the range of 0000 0000h to 07FF FC00h and F800 0000h to FFFF FC00h in 1-Kbyte units.

20.2.14 DTC Operation Register (DTCOR)

Address(es): DTC.DTCOR 0008 2414h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SQTFRL
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SQTFRL	Sequence Transfer Terminate	Writing 1 to this bit terminates the sequence transfer in progress. This bit is read as 0.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R

The DTCOR register sets the operation of the DTC module.

SQTFRL Bit (Sequence Transfer Terminate)

Setting the SQTFRL bit to 1 terminates the sequence transfer in progress.

When the DTCSQE.ESPSEL bit is 1 (Sequence transfer is enabled), follow the procedure shown in Figure 20.2 to terminate the sequence transfer.

Writing 1 to the bit, while no sequence transfer is performed, have no effect.




Figure 20.2 Procedure to Terminate Sequence Transfer

20.2.15 DTC Sequence Transfer Enable Register (DTCSQE)

Address(es): DTC.DTCSQE 0008 2416h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ESPSEL	—	—	—	—	—	—	—	VECN[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	VECN[7:0]	Sequence Transfer Vector Number Setting	Specify the vector number by which a sequence transfer is enabled. The value is only valid when the ESPSEL bit is 1.	R/W
b14 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R
b15	ESPSEL	Sequence Transfer Enable	0: Sequence transfer is disabled. 1: Sequence transfer is enabled.	R/W

The DTCSQE register is used to specify sequence transfer. Follow Figure 20.24 for details on the setting procedure.

VECN[7:0] Bit (Sequence Transfer Vector Number Setting)

This bit is used to specify for which vector number to perform sequence transfer. Sequence transfer can occur only for this trigger source.

Table 15.5, Interrupt Vector Table in section 15, Interrupt Controller (ICUD) shows the relationship between the trigger source and the vector number.

ESPSEL Bit (Sequence Transfer Enable)

The ESPSEL bit specifies whether sequence transfer is used.

Set the DTCADMOD.SHORT bit to 0 (full address mode), when setting the ESPSEL bit to 1.

20.2.16 DTC Address Displacement Register (DTCDISP)

Address(es): DTC.DTCDISP 0008 2418h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The DTCDISP register is used to specify the displacement value to add to the DTC transfer source address.

If MRC.DISPE bit is 1, the value SAR + DTCDISP is used as the transfer source address.

20.3 Request Sources

The DTC data transfer is triggered by an interrupt request. Setting the ICU.DTCERn.DTCE bit (n = interrupt vector number) to 1 selects the corresponding interrupt request as a request source for the DTC.
For the correspondence between the DTC request sources and the vector addresses, refer to Table 15.5, Interrupt Vector Table in section 15, Interrupt Controller (ICUD). For request by software, refer to section 15.2.5, Software Interrupt Generation Register (SWINTR) and section 15.2.6, Software Interrupt 2 Generation Register (SWINT2R) in section 15, Interrupt Controller (ICUD).
Once the DTC has accepted a transfer request, it does not accept another transfer request until transfer for that single request is completed, regardless of the priority of the requests.
When multiple transfer requests are generated during data transfer by the DMAC/DTC, the request with the highest priority on completion of the current transfer is accepted. When multiple transfer requests are generated while the DTCST.DTCST bit is 0 (DTC module stop), the request with the highest priority at the moment when the bit is subsequently set to 1 (DTC module start) is accepted.

The DTC performs the following operations at the start of a single data transfer (or the last of the consecutive transfers in the case of a chain transfer).

- On completion of a specified number of data transfer, the ICU.DTCERn.DTCE bit is set to 0 and an interrupt is requested to the CPU.
- If the MRB.DISEL bit is 1, an interrupt is requested to the CPU on completion of data transfer.
- For the other transfers, the interrupt status flag of the request source is set to 0 at the start of data transfer.

20.3.1 Allocating Transfer Information and DTC Vector Table

The DTC reads the start address of the transfer information corresponding to each request source from the vector table and reads the transfer information starting at that address.
The vector table should be located so that the lower 10 bits of the base address (start address) are 0. Use the DTC vector base register (DTCVBR) to set the base address of the DTC vector table.
Transfer information is allocated in the RAM area. Transfer information can be allocated in the ROM area when the MRA.WBDIS bit is set to 1. The start address of the transfer information n with vector number n should be allocated at DTCVBR + 4n.
Transfer information should be aligned on a 4-byte boundary. The size of a transfer information is 12 bytes in short-address mode or 16 bytes in full-address mode. Use the DTCADMOD.SHORT bit to select short-address mode (SHORT bit = 1) or full-address mode (SHORT bit = 0).
Figure 20.3 shows the relationship between the DTC vector table and transfer information.
Figure 20.4 shows the allocation of transfer information in the RAM area. The lower addresses vary according to the endian of the corresponding allocation area. For details, refer to section 20.10.2, Allocating Transfer Information.




Figure 20.3 DTC Vector Table and Transfer Information




Figure 20.4 Allocation of Transfer Information in the RAM Area

20.4 Operation

The DTC transfers data in accordance with the transfer information. Storage of the transfer information in the RAM area is required before DTC operation.

When the DTC accepts a transfer request, it reads the DTC vector corresponding to the vector number. Next, the DTC reads transfer information from the address pointed by the DTC vector, transfers data, and then writes back the transfer information after the data transfer. Allocating transfer information in the RAM area allows data transfer of arbitrary number of channels.

There are three transfer modes: normal transfer mode, repeat transfer mode, and block transfer mode.

Set a transfer source address in the SAR register and a transfer destination address in the DAR register. The SAR and DAR registers are updated after the transfer according to the respective settings (increment, decrement, or fixed).

Table 20.3 lists transfer modes of the DTC.

Table 20.3 Transfer Modes of the DTC

Transfer Mode	Data Size Transferred on Single Transfer Request	Increment/Decrement of Memory Address	Settable Transfer Count
Normal transfer mode	1 byte/1 word/1 longword	Incremented/decremented by 1, 2, or 4 or address fixed	1 to 65536
Repeat transfer mode*1	1 byte/1 word/1 longword	Incremented/decremented by 1, 2, or 4 or address fixed	1 to 256*3
Block transfer mode*2	Block size specified in CRAH (1 to 256 bytes/1 to 256 words/1 to 256 longwords)	Incremented/decremented by 1, 2, or 4 or address fixed	1 to 65536

Note 1. Set transfer source or transfer destination in the repeat area.
Note 2. Set transfer source or transfer destination in the block area.
Note 3. After data transfer of the specified count, the initial state is restored and the operation is continued (repeated).

Setting the MRB.CHNE bit to 1 allows multiple transfers (chain transfer) on a single transfer request. The setting in combination with the MRB.CHNS bit enables a chain transfer when the specified number of data transfers is completed. Figure 20.5 shows the operation flowchart of the DTC. Table 20.4 lists chain transfer conditions.




Figure 20.5 Operation Flowchart of the DTC

Table 20.4 Chain Transfer Conditions

First Transfer				Second Transfer*3				
CHNE Bit	CHNS Bit	DISEL Bit	Transfer Counter*1,*2	CHNE Bit	CHNS Bit	DISEL Bit	Transfer Counter*1,*2	Data Transfer
0	—	0	Other than (1 → 0)	—	—	—	—	Ends after the first transfer
0	—	0	(1 → 0)	—	—	—	—	Ends after the first transfer with an interrupt request to the CPU
0	—	1	—	—	—	—	—	
1	0	—	—	0	—	0	Other than (1 → 0)	Ends after the second transfer
				0	—	0	(1 → 0)	Ends after the second transfer with an interrupt request to the CPU
				0	—	1	—	
1	1	0	Other than (1 → ∗)	—	—	—	—	Ends after the first transfer
1	1	—	(1 → ∗)	0	—	0	Other than (1 → 0)	Ends after the second transfer
				0	—	0	(1 → 0)	Ends after the second transfer with an interrupt request to the CPU
				0	—	1	—	
1	1	1	Other than (1 → ∗)	—	—	—	—	Ends after the first transfer with an interrupt request to the CPU

Note 1. The transfer counters used depend on transfer modes as follows:
Normal transfer mode: CRA register
Repeat transfer mode: CRAL register
Block transfer mode: CRB register

Note 2. On completion of data transfer, the counters operate as follows:
1 → 0 in normal and block transfer modes
1 → CRAH in repeat transfer mode
(1 → ∗) in the table indicates both of the two operations above.

Note 3. Chain transfer can be selected for the second or subsequent transfers. The condition combination of “second transfer and the CHNE bit is 1” is omitted.

20.4.1 Transfer Information Read Skip Function

Reading of DTC vector and transfer information can be skipped by the setting of the DTCCR.RRS bit.

When a DTC transfer request is accepted, the current DTC vector number is compared with the DTC vector number in the previous data transfer. When these vector numbers match and the RRS bit is 1, the DTC does not read the DTC vector and transfer information, and transfers data according to the transfer information remained in the DTC.

However, when the previous transfer was chain transfer, the DTC vector and transfer information are read. Furthermore, when the transfer counter (CRA register) became 0 during the previous normal transfer and when the transfer counter (CRB register) became 0 during the previous block transfer, transfer information is read regardless of the value of the RRS bit. Figure 20.14 shows an example of transfer information read skip.

When updating the vector table and transfer information, set the RRS bit to 0, update the vector table and transfer information, and then set the RRS bit to 1. Setting the RRS bit to 0 discards the vector numbers retained in the DTC. The updated DTC vector table and transfer information are read in the next data transfer.

20.4.2 Transfer Information Write-Back Skip Function

20.4.2.1 Write-Back Skip by Fixing Addresses

When the MRA.SM[1:0] bits or the MRB.DM[1:0] bits are set to “address is fixed” (00b or 01b), a part of transfer information is not written back. This function is performed independently of the setting of short-address mode or full-address mode.

Table 20.5 lists transfer information write-back skip conditions and applicable registers. The CRA and CRB registers are written back independently of the setting of short-address mode or full-address mode.

Furthermore, in full-address mode, write-back of registers MRA, MRB, and MRC is skipped.

Table 20.5 Transfer Information Write-Back Skip Conditions and Applicable Registers

MRA.SM[1:0] Bits		**MRB.DM[1:0] Bits**			
b3	b2	b3	b2	**SAR Register**	**DAR Register**
0	0	0	0	Skip	Skip
0	0	0	1		
0	1	0	0		
0	1	0	1		
0	0	1	0	Skip	Write-back
0	0	1	1		
0	1	1	0		
0	1	1	1		
1	0	0	0	Write-back	Skip
1	0	0	1		
1	1	0	0		
1	1	0	1		
1	0	1	0	Write-back	Write-back
1	0	1	1		
1	1	1	0		
1	1	1	1		

20.4.2.2 Write-Back Skip by the MRA.WBDIS Bit

When the MRA.WBDIS bit is 1, the transfer information (SAR, DAR, CRA, and CRB) is not written back regardless of the settings of the transfer information.

The transfer information on the memory is not updated, data can be transferred by the DTC without copying the transfer information from ROM to RAM. Skipping a write-back reduces time for post-processing of the data transfer.

20.4.3 Normal Transfer Mode

This mode allows 1-byte, 1-word, or 1-longword data transfer on a single transfer request. The transfer count can be set to 1 to 65536.

Transfer source addresses and transfer destination addresses can be set to increment, decrement, or fixed independently.

This mode enables an interrupt request to the CPU to be generated at the end of specified-count transfer.

Table 20.6 lists register functions in normal transfer mode, and Figure 20.6 shows the memory map of normal transfer mode.

Table 20.6 Register Functions in Normal Transfer Mode

Register	Description	Value Written Back by Writing Transfer Information*1
SAR	Transfer source address	Increment/decrement/fixed*2
DAR	Transfer destination address	Increment/decrement/fixed*2
CRA	Transfer counter A	CRA – 1
CRB	Transfer counter B	Not updated

Note 1. Write-back operation is skipped when the MRA.WBDIS bit is 1.
Note 2. Write-back operation is skipped when address is fixed.




Figure 20.6 Memory Map of Normal Transfer Mode

20.4.4 Repeat Transfer Mode

This mode allows 1-byte, 1-word, or 1-longword data transfer on a single transfer request.
Specify either transfer source or transfer destination for the repeat area by the MRB.DTS bit. The transfer count can be set to 1 to 256. When the specified-count transfer is completed, the initial value of the address register specified in the transfer counter and the repeat area is restored and transfer is repeated. The other address register is incremented or decremented continuously or remains unchanged.
When the transfer counter CRAL is decreased to 00h in repeat transfer mode, the CRAL value is updated to the value set in the CRAH register. Thus the transfer counter does not become 00h, which disables an interrupt request to be generated to the CPU when the MRB.DISEL bit is set to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers).
Table 20.7 lists the register functions in repeat transfer mode, and Figure 20.7 shows the memory map of repeat transfer mode.

Table 20.7 Register Functions in Repeat Transfer Mode

		Value Written Back by Writing Transfer Information*1		
			When CRAL = 1	
Register	**Description**	**When CRAL ≠ 1**	**When the MRB.DTS Bit is 0**	**When the MRB.DTS Bit is 1**
SAR	Transfer source address	Increment/decrement/fixed*2	Increment/decrement/fixed*2	SAR register initial value
DAR	Transfer destination address	Increment/decrement/fixed*2	DAR register initial value	Increment/decrement/fixed*2
CRAH	Retains initial value of transfer counter	CRAH	CRAH	
CRAL	Transfer counter A	CRAL – 1	CRAH	
CRB	Transfer counter B	Not updated	Not updated	

Note 1. Write-back operation is skipped when the MRA.WBDIS bit is 1.
Note 2. Write-back operation is skipped when address is fixed.




Figure 20.7 Memory Map of Repeat Transfer Mode (Transfer Source: Repeat Area)

20.4.5 Block Transfer Mode

This mode allows single-block data transfer on a single transfer request.
Specify either transfer source or transfer destination for the block area by the MRB.DTS bit. The block size can be set to 1 to 256 bytes, 1 to 256 words, or 1 to 256 longwords.
When transfer of the specified one block is completed, the initial values of the block size counter CRAL and the address register (the SAR register when the MRB.DTS bit is 1 or the DAR register when the DTS bit is 0) specified in the block area are restored. The other address register is incremented or decremented continuously or remains unchanged.
The transfer count (block count) can be set to 1 to 65536. This mode enables an interrupt request to the CPU to be generated at the end of specified-count block transfer.
Table 20.8 lists register functions in block transfer mode, and Figure 20.8 shows the memory map of block transfer mode.

Table 20.8 Register Functions in Block Transfer Mode

		Value Written Back by Writing Transfer Information*1	
Register	**Description**	**When MRB.DTS Bit is 0**	**When MRB.DTS Bit is 1**
SAR	Transfer source address	Increment/decrement/fixed*2	SAR register initial value
DAR	Transfer destination address	DAR register initial value	Increment/decrement/fixed*2
CRAH	Retains initial value of block size	CRAH	
CRAL	Block size counter	CRAH	
CRB	Block transfer counter	CRB – 1	

Note 1. Write-back operation is skipped when the MRA.WBDIS bit is 1.
Note 2. Write-back operation is skipped when address is fixed.




Figure 20.8 Memory Map of Block Transfer Mode (Transfer Destination: Block Area)

20.4.6 Chain Transfer

Setting the MRB.CHNE bit to 1 allows chain transfer to be performed continuously on a single transfer request.
If the MRB.CHNE bit is 1 and the MRB.CHNS bit is 0, an interrupt request to the CPU is not generated when the specified number of data transfers is completed, or while the MRB.DISEL bit is 1 (an interrupt request to the CPU is generated for every data transfer). Data transfer has no effect on the interrupt status flag, which is the request source.
The transfer information (SAR, DAR, CRA, CRB, MRA, MRB, and MRC) that define a data transfer can be specified independently of each other. Figure 20.9 shows chain transfer operation.




Figure 20.9 Chain Transfer Operation

If the MRB.CHNE bit is 1 and the CHNS bit is 1, chain transfer is performed only after completion of specified number of data transfers. In repeat transfer mode, chain transfer is performed after completion of specified number of data transfers.
For details on chain transfer conditions, refer to Table 20.4, Chain Transfer Conditions.

20.4.7 Operation Timing

Figure 20.10 to Figure 20.14 show examples of DTC operation timing.




Figure 20.10 Example (1) of DTC Operation Timing (Short-Address Mode, Normal Transfer Mode, Repeat Transfer Mode)




Figure 20.11 Example (2) of DTC Operation Timing (Short-Address Mode, Block Transfer Mode, Block Size = 4)




Figure 20.12 Example (3) of DTC Operation Timing (Short-Address Mode, Chain Transfer)





Figure 20.13 Example (4) of DTC Operation Timing (Full-Address Mode, Normal Transfer Mode, Repeat Transfer Mode)



n = Vector number

Note: When request sources (vector numbers) of (1) and (2) are the same and the DTCCR.RRS bit is 1, the transfer information read for request (2) is skipped.

Figure 20.14 Example of Operation When Transfer Information Read Skip is Executed (Vector, Transfer Information, and Transfer Destination Data on the RAM, and Transfer Source Data on the Peripheral Module)

20.4.8 Execution Cycles of the DTC

Table 20.9 lists the execution cycles of single data transfer of the DTC.
For the order of the execution states, refer to section 20.4.7, Operation Timing.

Table 20.9 Execution Cycles of the DTC

Transfer Mode	Vector Read		Transfer Information Read			Transfer Information Write			Data Transfer		Internal Operation	
									Read	Write		
Normal	Cv + 1	0*1	4 × Ci + 1*2	3 × Ci + 1*3	0*1	3 × Ci*4	2 × Ci*5	Ci*6	Cr + 1	Cw	2	0*1
Repeat									Cr + 1	Cw		
Block*7									P × Cr	P × Cw		

Note 1. When transfer information read is skipped
Note 2. In full-address mode
Note 3. In short-address mode
Note 4. When neither SAR nor DAR is set to address-fixed
Note 5. When SAR or DAR is set to address-fixed
Note 6. When SAR and DAR are set to address-fixed
Note 7. When the block size is 2 or more. If the block size is 1, the cycle number for normal transfer is applied.

P: Block size (initial settings of CRAH and CRAL)
Cv: Cycles for access to vector transfer information storage destination
Ci: Cycles for access to transfer information storage destination address
Cr: Cycles for access to data read destination
Cw: Cycles for access to data write destination
(The unit is system clocks (ICLK) for “+ 1” in the Vector Read, Transfer Information Read, and Data Transfer Read columns and “2” in the Internal Operation column.)
(Cv, Ci, Cr, and Cw vary depending on the corresponding access destination. For the number of cycles for respective access destinations, refer to section 58, RAM, section 60, Flash Memory (FLASH), section 5, I/O Registers, and section 16.2.6, External Bus.)

20.4.9 DTC Bus Mastership Release Timing

The DTC does not release the bus mastership during transfer information read and transfer information write. While transfer information is not read or written, bus arbitration is made according to the priority determined by the bus master arbitrator.
For bus arbitration, refer to section 16, Buses.

20.4.10 Sequence Transfer

A sequence transfer can be executed on the request source that is specified in the DTCSQE register. A sequence transfer is started by setting the MRB.INDX bit to 1 and ended by setting the MRB.SQEND bit to 1. Setting the DTCOR.SQTFRL bit to 1, even during a sequence transfer, forcibly ends the transfer and the next DTC transfer request starts new sequence transfer with reference to the index table.
A sequence transfer includes the following processing.

(1) The first data transfer is executed by referring to the DTC vector table in response to a DTC transfer request from the source specified in the DTCSQE register.
(2) The DTC index table is referred based on the value of the lower 8 bits of the first data transferred data in (1) (sequence number).
(3) The transfer information is read from the address obtained from the DTC index table.
(4) A data transfer is executed in accordance with the transfer information. On completion of the data transfer, either one of the following operations is performed by using the values of bits MRB.CHNE and MRB.SQEND.
- A chain transfer is executed when the CHNE bit is 1. The next transfer information is read. Go to (4).
- The sequence transfer is suspended when the CHNE bit is 0 and the SQEND bit is 0. Go to (5).
- The sequence transfer ends when the CHNE bit is 0 and the SQEND bit is 1.

(5) When a DTC transfer request from the source specified in the DTCSQE register is accepted, the suspended sequence transfer is resumed and the next transfer information is read. Go to (4).

Note 1. When the ICU.DTCERn.DTCE bit becomes 0 based on the result of the data transfer, a DTC transfer request is not generated. Set the DTCE bit to 1 to resume sequence transfer. Refer to Figure 20.5 or section 15, Interrupt Controller (ICUD) for the conditions where the DTCE bit becomes 1.

Figure 20.15 and Figure 20.16 shows a basic sequence transfer operation.




Figure 20.15 Start and Suspension of Sequence Transfer




Figure 20.16 Resumption and End of Sequence Transfer

Table 20.10 lists the settings of bits CHNE, SQEND, and INDX during the sequence transfer.

Table 20.10 Sequence Transfer Process and Values of Bits CHNE, SQEND, and INDX

DTC Operations	CHNE Bit	SQEND Bit	INDX Bit
Start sequence transfer	0	0	1*1
Continue sequence transfer	1	0	0
Suspend sequence transfer*2	0	0	0
End sequence transfer	0	1	0
End current sequence transfer and Obtain new sequence number	0	1	1*1
Some other transfer (not sequence transfer)	—	0	0

Note: Do not set the values other than listed above.
Note 1. Set MRA.MD[1:0] bits to 00b (normal transfer mode) when setting the INDX bit to 1.
Note 2. When a sequence transfer is suspended, the ICU.DTCERn.DTCE bit may become 0. Set the DTCE bit to 1 to resume sequence transfer.

Even when a sequence transfer is suspended, a new sequence transfer cannot start until the suspended sequence transfer is eventually completed. When a sequence transfer request is received during suspension of the sequence transfer, the suspended sequence transfer is resumed.

20.4.11 DTC Index Table

The DTC index table is allocated to the area where its start address is configured in the DTCIBR register.
Store the start address of transfer information table p for sequence number p in the address of DTCIBR + p × 4.
The upper 30 bits of the start address is set to the upper 30 bits of the DTC index. Set the CPUSEL bit to select either of reading the transfer information and starting the sequence, or output an interrupt request to the CPU without starting the sequence. For a complicated sequence that the DTC cannot handle, set the CPUSEL bit to 1 to allow the CPU to handle such a sequence.




Figure 20.17 DTC Index Table

- DTC Index

Address(es): DTCIBR + p × 4

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	DTCIADDR[31:16]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	DTCIADDR[15:2]														—	CPUSEL
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CPUSEL	Sequence Transfer/CPU Interrupt Select	0: Continues the sequence transfer (starts the sequence) 1: Ends the sequence transfer and outputs an interrupt request to the CPU	—
b1	—	Reserved	Set this bit to 0.	—
b31 to b2	DTCIADDR[31:2]	Transfer Information Table Address	Set the upper 30 bits of the start address of the transfer information table to these bits. Writing to the upper 4 bits (b31 to b28) is ignored and the values in b31 to b28 become the same value as b27.	—

When the CPUSEL bit in the DTC index that the obtained sequence number indicates is 1, an interrupt request to the CPU is generated. At this time, the ICU.DTCERn.DTCE bit becomes 0. From this point, the interrupt request signal from the request source that is specified in the DTCSQE register is sent to the CPU, but not DTC. After completion of CPU interrupt processing, set the ICU.DTCERn.DTCE bit to 1 to enable DTC transfer request for starting the next sequence transfer.

20.4.12 Example of Sequence Transfer

Figure 20.18 shows a typical examples of a sequence transfer and Figure 20.19 to Figure 20.23 show configurations of the transfer information for the examples of the transfers in the figure.
In these examples, the interrupt source of vector number n is set as the source of the sequence transfer (DTCSQE.VECN[7:0] = n).
Once the DTC transfer request due to the interrupt source of vector number n (hereinafter referred to as “transfer request n”) is input, the DTC refers to the DTC vector table and reads the corresponding transfer information. The lower 8 bits that have been transferred based on the transfer information become a sequence number, selecting one sequence among possible 256 sequences.




Figure 20.18 Examples of Sequence Transfers

(1) When Executing a Single Transfer

Figure 20.19 shows an example of a single transfer (normal, repeat, or block).
The DTC refers to the DTC index table, and reads the transfer information corresponding to the obtained sequence number p.
Since the values of the CHNE, INDX, and SQEND bits are 0, 0, and 1 respectively, the sequence ends after the specified transfer is executed.




Figure 20.19 Example of a Sequence of Single Transfer

(2) When Executing a Single Chain Transfer

Figure 20.20 is an example of a sequence for a single chain transfer.
The DTC refers to the DTC index table, and reads the transfer information corresponding to the obtained sequence number q.
While the values of the CHNE, INDX, and SQEND bits are 1, 0, and 0 respectively, the specified chain transfer is executed. When the transfer information in which the CHNE, INDX, and SQEND bits are 0, 0, and 1 respectively is read, the sequence ends after the specified transfer is executed.




Figure 20.20 Example of Sequence of a Single Chain Transfer

(3) When Dividing a Sequence

Figure 20.21 is an example of the sequence that is divided into 3 parts.
The DTC refers to the DTC index table, and reads the transfer information corresponding to the obtained sequence number r.
Since the values of the CHNE, INDX, and SQEND bits in the transfer information are 0, 0, and 0 respectively, the sequence is suspended after the specified transfer is executed and the DTC waits for the next transfer request n.
When the transfer request n is input during a sequence transfer, the DTC vector table is not referred and the suspended sequence is resumed.
When the transfer information in which the CHNE, INDX, and SQEND bits are 0, 0, and 1 respectively is read, the sequence ends after the specified transfer is executed.




Figure 20.21 Example of Divided Sequence

(4) When Starting a New Sequence on completion of a Sequence

Figure 20.22 is an example for starting the next and new sequence on completion of the first sequence.
The DTC refers to the DTC index table, and reads the transfer information corresponding to the obtained sequence number s.
When the transfer information in which the CHNE, INDX, and SQEND bits are 0, 1, and 1 respectively is read, the specified transfer is executed, then a new sequence number is obtained from the lower 8 bits of the transferred data.
The DTC again refers to the DTC index table, and reads the transfer information corresponding to the obtained sequence number k and then starts a new sequence.
When the transfer information in which the CHNE, INDX, and SQEND bits are 0, 0, and 1 respectively is read, the sequence ends after the specified transfer is executed.




Figure 20.22 Example When Starting a New Sequence on Completion of a Sequence

(5) When Generating an Interrupt Request to the CPU

Figure 20.23 is an example of that an interrupt request is output to the CPU without starting of sequence.
The DTC obtains a DTC index that corresponds to the obtained sequence number t.
When the CPUSEL bit of the obtained DTC index is 1, the DTC ends the sequence transfer without starting the sequence, and then outputs an interrupt request to the CPU.





Figure 20.23 Example of Output of an Interrupt Request to the CPU

20.5 DTC Setting Procedure

Before using the DTC, set the DTC vector base register (DTCVBR). When using sequence transfer, also set the DTC index table base register (DTCIBR).

Figure 20.24 shows the procedure to set the DTC.



Set the ICU.IERm.IENj bit corresponding to the request source interrupt to 0 and provide the following settings.

[1] Setting the DTCCR.RRS bit to 0 resets the transfer information read skip flag. After that, transfer information read is not skipped during the data transfer. When transfer information is updated, be sure to make this setting.

[2] Allocate transfer information (MRA, MRB, MRC, SAR, DAR, CRA, and CRB) in the data area. For setting transfer information, refer to section 20.2, Register Descriptions. For how to allocate transfer information, refer to section 20.3.1, Allocating Transfer Information and DTC Vector Table.

[3] Set the start address of the transfer information in the DTC vector table. For how to set the DTC vector table, refer to section 20.3.1, Allocating Transfer Information and DTC Vector Table. When using sequence transfer, set the DTCADMOD.SHORT bit to 0, set registers DTCIBR, DTCSQE, and DTCDISP, and allocate the DTC index table.

[4] Setting the DTCCR.RRS bit to 1 enables skipping of the second and the subsequent transfer information read cycles for continuous data transfer due to the same interrupt source. The RRS bit can be set to 1 at any time, but this setting during data transfer becomes valid from the next transfer. Leave the value of the RRS bit as 0 if the value of the MRA.WBDIS bit or the MRC.DISPE bit in any transfer information is 1 or when sequence transfer is to be used.

[5] Set the ICU.DTCERn.DTCE bit (n = interrupt vector number) that corresponds to the DTC request source to 1. Set the ICU.IERm.IENj bit to 1. For the correspondence between interrupt sources and DTCERn register, refer to Table 15.5, Interrupt Vector Table in section 15, Interrupt Controller (ICUD).

[6] Set the interrupt enable bit of the peripheral module, which is request source, to 1. When a source interrupt is generated, the DTC starts operation. For the setting of the interrupt enable bit, refer to the setting of the peripheral module that is to be an request source.

[7] Set the DTCST.DTCST bit to 1 (DTC module start)*1.

Note 1. The DTCST.DTCST bit can be set even if the setting for each request source is not completed.

Figure 20.24 Procedure to Set the DTC

20.6 Examples of DTC Usage

20.6.1 Normal Transfer

As an example of DTC usage, its employment in the reception of 128 bytes of data by an SCI is described below.

(1) Transfer Information Setting

Set the MRA.MD[1:0] bits to 00b (normal transfer mode), the MRA.SZ[1:0] bits to 00b (byte transfer), and the MRA.SM[1:0] bits to 00b (source address is fixed). Set the MRB.CHNE bit to 0 (chain transfer is disabled), the MRB.DISEL bit to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers), and the MRB.DM[1:0] bits to 10b (DAR is incremented after data transfer). The MRB.DTS bit can be set to any value. Set the RDR register address of the SCI in the SAR register, the start address of the RAM area for data storage in the DAR register, and 128 (0080h) in the CRA register. The CRB register can be set to any value.

(2) DTC Vector Table Setting

The start address of the transfer information for the RXI interrupt is set in the vector table for the DTC.

(3) ICU Setting and DTC Module Activation

Set the corresponding ICU.DTCERn.DTCE bit to 1 and the ICU.IERm.IENj bit to 1.
Set the DTCST.DTCST bit to 1.

(4) SCI Setting

Enable the RXI interrupt by setting the SCR.RIE bit in the SCI to 1. If a reception error occurs during the SCI receive operation, further reception is not performed. Accordingly, make settings so that the CPU can accept receive error interrupts.

(5) DTC Transfer

Every time the reception of 1 byte by the SCI is completed, an RXI interrupt is generated to start the data transfer. The DTC transfers the received byte from the RDR of the SCI to RAM, after which the DAR register is incremented and the CRA register is decremented.

(6) Interrupt Handling

After 128 times of data transfers have been completed and the value in the CRA register becomes 0, an RXI interrupt request is output to the CPU. Complete the process in the handling routine for this interrupt.

20.6.2 Chain Transfer

As an example of chain transfer by the DTC, its employment in the output of pulses by a PPG is described below. Lower-case letters x, y, and k in this text indicate a unit, channel, and bit number, respectively.
Chain transfer is used to transfer pulse output data and change the period of the output trigger for the PPG. For the first half of the chain transfer, repeat transfer mode for transfer to the PPGx.NDRH and PPGx.NDRL registers is specified. For the second half, normal transfer mode for transfer to the MTUy.TGR registers is specified. This is because clearing of the request source and generation of an interrupt on completion of the specified number of data transfer are restricted to the second half of the chain transfer (transfer while the MRB.CHNE bit is 0).
An example of using the compare match interrupt for an MTUy.TGRA register as a request source for the DTC is provided below.

(1) First Transfer Information Setting

Settings should be made for transfer to the PPGx.NDRH and PPGx.NDRL registers. Set the MRA.MD[1:0] bits to 01b (repeat transfer mode), the MRA.SZ[1:0] bits to 01b (word transfer), and the MRA.SM[1:0] bits to 10b (SAR is incremented after data transfer). Set the MRB.CHNE bit to 1 (chain transfer is enabled), the MRB.CHNS bit to 0 (chain transfer is performed after each transfer), the MRB.DTS bit to 1 (source is repeat area), and the MRB.DM[1:0] bits to 00b (destination address is fixed). Set the SAR to the start address of the data table, the DAR register to the address of the PPGx.NDRH register, and the CRAH and CRAL registers to the size of the data table. The CRB register can be set to any value.

(2) Second Transfer Information Setting

Settings should be made for transfer to the MTUy.TGRA register. Set the MRA.MD[1:0] bits to 00b (normal transfer mode), the MRA.SZ[1:0] bits to 01b (word transfer), and the MRA.SM[1:0] bits to 10b (SAR is incremented after data transfer). Set the MRB.CHNE bit to 0 (chain transfer is disabled), the MRB.DISEL bit to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers), and the MRB.DM[1:0] bits to 00b (destination address is fixed). The MRB.DTS bit can be set to any value. Set the SAR register to the start address of the data table, the DAR register to the address of the MTUy.TGRA register, and the CRA register to the size of the data table. The CRB register can be set to any value.

(3) Transfer Information Assignment

Place the second transfer information immediately after the first transfer information.

(4) DTC Vector Table

In the DTC vector table, set the address where the first transfer information starts.

(5) ICU Setting and DTC Module Activation

Set the ICU.DTCERn.DTCE bit corresponding to the TGIA interrupt and the ICU.IERm.IENj bit to 1.
Set the DTCST.DTCST bit to 1.

(6) MTU Setting

In the given MTUy, set the TIOR register so that the TGRA register operates as an output compare register (with output disabled) and make the TIER setting to enable TGIAn interrupt requests.

(7) PPG Setting

Set the default output values in the PPGx.PODRH and PPGx.PODRL registers and the next output values in the PPGx.NDRH and PPGx.NDRL registers. Set 1 to the output bits in PORTm.PDR and PPGx.NDRH, and PPGx.NDRL. Also, select a compare match signal of the MTU as the output trigger in the PPGx.PCR register.

(8) MTU Activation

Set the MTU.TSTR.CSTk bits to 1 to start counting operation of the MTUy.TCNT counter.

(9) DTC Transfer

Every time a compare-match with the MTUy.TGRA register is generated, next output values are transferred to the PPGx.NDRH and PPGx.NDRL registers and the setting for the next output trigger period is transferred to the MTUy.TGRA register.

(10) Interrupt Handling

When the specified number of data transfers is completed (i.e. when the value of the CRA register for second transfer becomes 0), a TGIAn interrupt request is issued for the CPU. Complete the process in the handling routine for this interrupt.

20.6.3 Chain Transfer When the Counter is 0

The second data transfer is performed only when the transfer counter is set to 0 in the first data transfer, and the first data transfer information is repeatedly changed in the second data transfer. Repeating this chain transfer enables transfers to be repeated more than 256 times.

The following shows an example of configuring a 128-Kbyte input buffer to addresses 20 0000h to 21 FFFFh (where the input buffer is set so that its lower address starts with 0000h). Figure 20.25 shows a chain transfer when the counter is 0.

(1) Set normal transfer mode for input data for the first data transfer. Set the following:
Transfer source address: Fixed, the CRA register is 0000h (65,536 times), the MRB.CHNE bit is 1 (chain transfer is enabled), the MRB.CHNS bit is 1 (chain transfer is performed only when the transfer counter becomes 0), and the MRB.DISEL bit is 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers).

(2) Prepare the upper 8 bits (in this case, 21h and 20h) of the start address at every 65,536 times of the transfer destination address for the first data transfer in another area (such as ROM).

(3) For the second data transfer, set repeat transfer mode (source is repeat area) for rewriting the transfer destination address of the first data transfer. The transfer destination is the address where the upper 8 bits of the DAR register in the first transfer information is allocated. In this case, set the MRB.CHNE bit to 0 (chain transfer is disabled) and the MRB.DISEL bit to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers). In this case, set the transfer counter to 2.

(4) When a transfer request is accepted, the first data transfer is executed. When transfer is executed 65,536 times and the transfer counter of the first data transfer becomes 0, the second data transfer is started and the upper 8 bits of the transfer destination address of the first data transfer is set to 21h. At this time, the lower 16 bits of the transfer destination address and the transfer counter of the first data transfer have become 0000h.

(5) In succession, when another transfer request is accepted, the first data transfer is executed. When transfer is executed 65,536 times and the transfer counter of the first data transfer becomes 0, the second data transfer is started and the upper 8 bits of the transfer destination address of the first data transfer is set to 20h. At this time, the lower 16 bits of the transfer destination address and the transfer counter of the first data transfer have become 0000h.

(6) Steps (4) and (5) above are repeated infinitely. Because the second data transfer is in repeat transfer mode, no interrupt request to the CPU is generated.




Figure 20.25 Chain Transfer When the Counter is 0

20.6.4 Sequence Transfer

The following is an example of using the SCI receive interrupt as a request source of sequence transfer.

(1) Transfer Information Settings

Set the MRA.MD[1:0] bits to 00b (normal transfer mode), the MRA.SZ[1:0] bits to 00b (byte transfer), and the MRA.SM[1:0] bits to 00b (source address is fixed). Set the MRB.CHNE bit to 0 (chain transfer is disabled), the MRB.DISEL bit to 0 (an interrupt request to the CPU is generated on completion of the specified number of data transfers), the MRB.DM[1:0] bits to 10b (DAR is incremented after data transfer), the MRB.INDX bit to 1 (start sequence transfer), and the MRB.SQEND bit to 0 (continue the sequence transfer). The MRB.DTS bit can be set to any value. Set the address of the SCIk.RDR register in the SAR register and set the start address of the RAM area which stores the data in the DAR register.
When the MRA.WBDIS bit is set to 1 (Does not write back the transfer information), the values of registers CRA and CRB are ignored.

(2) DTC Vector Table Setting

Set the start address of the transfer information for the corresponding receive data full interrupt (RXI) in the DTC vector table.

(3) DTC Index Table Setting

Set the start address of the transfer information for each sequence in the DTC index table.

(4) ICU Setting and DTC Module Activation

Set the corresponding ICU.DTCERn.DTCE bit to 1 and the ICU.IERm.IENj bit to 1. Set the DTCST.DTCST bit to 1.

(5) SCI Setting

Set the SCIk.SCR.RIE bit to 1 to enable the RXI interrupt. If a reception error occurs during the SCI receive operation, subsequent receptions are not performed. Accordingly, make settings so that the CPU can accept receive error interrupts.

(6) Start of the Sequence Transfer

On completion of reception of 1-byte data by the SCI, an RXI interrupt is generated to start the DTC. The DTC transfers the received data from the SCIk.RDR register to the RAM. The DTC looks up the DTC index table by using the value from the received data (sequence number) and continues to transfer data corresponding to the that number.
When the CPUSEL bit in the DTC index is 1, the DTC does not read the transfer information and sets the ICU.DTCERn.DTCE bit to 0. Then the DTC outputs an interrupt request to the CPU and ends the sequence transfer.

(7) During Suspension of the Sequence Transfer

Set the ICU.DTCERn.DTCE bit to 1 if the bit is 0. The DTC continues to transfer the data for every generation of the DTC transfer request in response to the corresponding RXI interrupt.

(8) End of the Sequence Transfer

Set the MRB.SQEND bit in the last transfer information of the sequence transfer to 1. After execution of this data transfer, the DTC ends the sequence transfer. The DTC starts to refer to the DTC vector table when a DTC transfer request is generated due to the next corresponding RXI interrupt.

20.7 Interrupt Source

When the DTC has finished data transfer of specified count or when data transfer with the MRB.DISEL bit set to 1 (an interrupt request to the CPU is generated each time the data transfer is performed) has been completed, an interrupt to the CPU is generated by the DTC trigger source. Such interrupts to the CPU are controlled according to the PSW.I bit (interrupt enable) of the CPU, the PSW.IPL[3:0] bits (processor interrupt priority level), and the priority level of the interrupt controller.

20.8 Event Link

The DTC outputs an event signal on completing data transfer in response to one request. When the destination for transfer is an external bus or an internal peripheral bus, however, the event signal will be output after completion of writing to the write buffer rather than after completion of writing to the actual destination for transfer.

20.9 Low Power Consumption Function

Before making a transition to the module stop state, all-module clock stop mode, software standby mode, or deep software standby mode, set the DTCST.DTCST bit to 0 (DTC module stop), and then perform the following.

(1) Module Stop Function

Writing 1 (transition to the module-stop state is made) to the MSTPCRA.MSTPA28 bit enables the module stop function of the DTC. If data transfer is in progress at the time 1 is written to the MSTPCRA.MSTPA28 bit, the transition to the module stop state proceeds after data transfer has ended. While the MSTPCRA.MSTPA28 bit is 1, accessing the DTC registers is prohibited.
Writing 0 (release from the module-stop state) to the MSTPCRA.MSTPA28 bit releases the DTC from the module stop state.

(2) All-Module Clock Stop Mode

Make settings according to the procedure under section 11.6.2.1, Transition to All-Module Clock Stop Mode, in section 11, Low Power Consumption.
If any data transfer is in progress at the time the WAIT instruction is executed, the transition to all-module clock stop mode follows the completion of the data transfer.
The DTC is released from the module stop state by writing 0 to the MSTPCRA.MSTPA28 bit following recovery from all-module clock stop mode.

(3) Software Standby and Deep Software Standby Modes

Make settings according to the procedure under section 11.6.3.1, Transition to Software Standby Mode, or section 11.6.4.1, Transition to Deep Software Standby Mode, in section 11, Low Power Consumption.
If any data transfer is in progress at the time the WAIT instruction is executed, the transition to software standby mode or deep software standby mode follows the completion of the data transfer.

(4) Notes on Low Power Consumption Function

For the WAIT instruction and the register setting procedure, refer to section 11.7.6, Timing of WAIT Instructions in section 11, Low Power Consumption.
To perform data transfer after returning from a low power consumption mode, set the DTCST.DTCST bit to 1 again.
To use a request that is generated in all-module clock stop mode or software standby mode as an interrupt request to the CPU but not as a DTC transfer request, specify the CPU as the interrupt request destination according to the description in section 15.7.3.1, Interrupt Request Destination Setting Procedure in section 15, Interrupt Controller (ICUD), and then execute the WAIT instruction.

20.10 Usage Notes

20.10.1 Start Address of Transfer Information

Set multiples of 4 for the start addresses of the transfer information to be specified in the DTC vector table. If any value other than a multiple of 4 is specified, access still proceeds with the lower 2 bits of the address regarded as 00b.

20.10.2 Allocating Transfer Information

Allocate transfer information in the memory area according to the endian of the area as shown in Figure 20.26. For example, when writing CRA and CRB settings in 16-bit units in big endian, write the CRA setting to the address plus 8h (Ch) and the CRB setting to the address plus Ah (Eh). In little endian, write the CRB setting to the address plus 8h (Ch) and the CRA setting to the address plus Ah (Eh). When writing CRA and CRB settings in 32-bit units, allocate the CRA setting at the MSB side of the 32 bits and the CRB setting at the LSB side, and write the settings to the address plus 8h (Ch), regardless of endian.




Figure 20.26 Allocation of Transfer Information

20.10.3 Setting the DTC Transfer Request Enable Register in the Interrupt Controller (ICU.DTCERn)

The DMA request should not be issued by setting the DMAC trigger select register (ICU.DMRSRm (m = DMAC channel number)) to the same vector number that has been specified by setting the ICU.DTCERn.DTCE bit to 1 (the corresponding interrupt source is selected as the DTC trigger). For details on the ICU.DTCERn and ICU.DMRSRm registers (m = DMAC channel number), refer to section 15, Interrupt Controller (ICUD).

20.10.4 Notes on Using the Sequence Transfer

When sequence transfer is to be used, make sure that the DTCADMOD.SHORT bit is 0 (full-address mode) and the DTCCR.RRS bit is also 0 (transfer information read is not skipped).
In addition, set the MRB.CHNE bit to 0 (chain transfer is disabled) when setting the MRB.INDX bit to 1 (start sequence transfer and refer the index table) or the MRB.SQEND bit to 1 (end the sequence transfer).

21. Event Link Controller (ELC)

21.1 Overview

The event link controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals, and interconnects (links) peripheral modules. As a result, peripheral modules can directly perform interlinked operation among them without using software.
Event signals can be output regardless of the settings of the corresponding interrupt request enable bits.

Table 21.1 lists the specifications of the ELC, and Figure 21.1 shows a block diagram of the ELC.

Table 21.1 ELC Specifications

Item	Description
Event link function	• 123 types of event signals can be directly interconnected to modules. • Operation for timer modules when inputting an event signal can be selected. • Event linkage operation is possible for port B and port E. Single port*1: Event linkage operation can be set in a single specified port. Port group*1: Event linkage operation can be set by grouping multiple specified ports among total of eight ports.
Low power consumption function	Module stop state can be set.

Note 1. When an input signal to a corresponding pin changes, an event is generated in a single port or in a port group specified as the input.




Figure 21.1 ELC Block Diagram (n = 0, 3, 4, 7, 10 to 13, 15, 16, 18 to 28, 33, 35 to 38, 45, 48 to 57)

21.2 Register Descriptions

21.2.1 Event Link Control Register (ELCR)

Address(es): ELC.ELCR 0008 B100h


	b7	b6	b5	b4	b3	b2	b1	b0
	ELCON	—	—	—	—	—	—	—
Value after reset:	0	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b7	ELCON	All Event Link Enable	0: ELC function is disabled. 1: ELC function is enabled.	R/W

The ELCR register controls operation of the ELC.

21.2.2 Event Link Setting Register n (ELSRn)
(n = 0, 3, 4, 7, 10 to 13, 15, 16, 18 to 28, 33, 35 to 38, 45, 48 to 57)

Address(es): ELC.ELSR0 0008 B101h, ELC.ELSR3 0008 B104h, ELC.ELSR4 0008 B105h, ELC.ELSR7 0008 B108h, ELC.ELSR10 0008 B10Bh, ELC.ELSR11 0008 B10Ch, ELC.ELSR12 0008 B10Dh, ELC.ELSR13 0008 B10Eh, ELC.ELSR15 0008 B110h, ELC.ELSR16 0008 B111h, ELC.ELSR18 0008 B113h, ELC.ELSR19 0008 B114h, ELC.ELSR20 0008 B115h, ELC.ELSR21 0008 B116h, ELC.ELSR22 0008 B117h, ELC.ELSR23 0008 B118h, ELC.ELSR24 0008 B119h, ELC.ELSR25 0008 B11Ah, ELC.ELSR26 0008 B11Bh, ELC.ELSR27 0008 B11Ch, ELC.ELSR28 0008 B11Dh, ELC.ELSR33 0008 B131h, ELC.ELSR35 0008 B133h, ELC.ELSR36 0008 B134h, ELC.ELSR37 0008 B135h, ELC.ELSR38 0008 B136h, ELC.ELSR45 0008 B13Dh, ELC.ELSR48 0008 B146h, ELC.ELSR49 0008 B147h, ELC.ELSR50 0008 B148h, ELC.ELSR51 0008 B149h, ELC.ELSR52 0008 B14Ah, ELC.ELSR53 0008 B14Bh, ELC.ELSR54 0008 B14Ch, ELC.ELSR55 0008 B14Dh, ELC.ELSR56 0008 B14Eh, ELC.ELSR57 0008 B14Fh



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	ELS[7:0]	Event Link Select	00h: Event signal output to the corresponding peripheral module is disabled. 01h to CDh: Set the number for the event signal to be linked. Settings other than above are prohibited.	R/W

The ELSRn register specifies an event signal to be linked to for each peripheral module. Table 21.2 shows the correspondence between the ELSRn register and the peripheral modules. Table 21.3 shows the correspondence between values set in the ELSRn register and event signals.

Table 21.2 Correspondence between the ELSRn Register and the Peripheral Modules

Register Name	Peripheral Module
ELSR0	MTU0
ELSR3	MTU3
ELSR4	MTU4
ELSR7	CMT1
ELSR10	TMR0
ELSR11	TMR1
ELSR12	TMR2
ELSR13	TMR3
ELSR15	S12AD (ELCTRG00N)
ELSR16	DA0
ELSR18	ICU (Interrupt 1)*1
ELSR19	ICU (Interrupt 2)*1
ELSR20	Output port group 1
ELSR21	Output port group 2
ELSR22	Input port group 1
ELSR23	Input port group 2
ELSR24	Single port 0*2
ELSR25	Single port 1*2
ELSR26	Single port 2*2
ELSR27	Single port 3*2
ELSR28	Clock source switching to LOCO
ELSR33	CMTW0
ELSR35	TPU0
ELSR36	TPU1
ELSR37	TPU2
ELSR38	TPU3
ELSR45	S12AD1 (ELCTRG10N)
ELSR48	GPTW event source A (common to all channels)
ELSR49	GPTW event source B (common to all channels)
ELSR50	GPTW event source C (common to all channels)
ELSR51	GPTW event source D (common to all channels)
ELSR52	GPTW event source E (common to all channels)
ELSR53	GPTW event source F (common to all channels)
ELSR54	GPTW event source G (common to all channels)
ELSR55	GPTW event source H (common to all channels)
ELSR56	S12AD (ELCTRG01N)
ELSR57	S12AD1 (ELCTRG11N)

Note 1. Specify an event number from among 63h to 6Ah. Do not set other values.
Note 2. Do not set the DOC data operation condition met signal (6Ah) in the ELSR24, ELSR25, ELSR26, and ELSR27 registers.

Table 21.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (1/4)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn
01h	Multifunction timer pulse unit 3	MTU0 compare match 0A
02h		MTU0 compare match 0B
03h		MTU0 compare match 0C
04h		MTU0 compare match 0D
05h		MTU0 compare match 0E
06h		MTU0 compare match 0F
07h		MTU0 overflow
10h		MTU3 compare match 3A
11h		MTU3 compare match 3B
12h		MTU3 compare match 3C
13h		MTU3 compare match 3D
14h		MTU3 overflow
15h		MTU4 compare match 4A
16h		MTU4 compare match 4B
17h		MTU4 compare match 4C
18h		MTU4 compare match 4D
19h		MTU4 overflow
1Ah		MTU4 underflow
1Fh	Compare match timer	CMT1 compare match 1
22h	8-bit timers	TMR0 compare match A0
23h		TMR0 compare match B0
24h		TMR0 overflow
25h		TMR1 compare match A1
26h		TMR1 compare match B1
27h		TMR1 overflow
28h		TMR2 compare match A2
29h		TMR2 compare match B2
2Ah		TMR2 overflow
2Bh		TMR3 compare match A3
2Ch		TMR3 compare match B3
2Dh		TMR3 overflow
2Eh	Realtime clock	RTC periodic event (select 1/256, 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2, 1, or 2 seconds)
31h	Independent watchdog timer	IWDT underflow or refresh error
3Ah	Serial communications interfaces	SCI5 error (receive error or error signal detection)
3Bh		SCI5 receive data full
3Ch		SCI5 transmit data empty
3Dh		SCI5 transmit end
4Eh	I^2C-bus interface	RIIC0 communication error or event generation
4Fh		RIIC0 receive data full
50h		RIIC0 transmit data empty
51h		RIIC0 transmit end

Table 21.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (2/4)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn
52h	Serial peripheral interface	RSPI0 error (mode fault, overrun, underrun, or parity error)
53h		RSPI0 idle
54h		RSPI0 receive buffer full
55h		RSPI0 transmit buffer empty
56h		RSPI0 transmit end
58h	12-bit A/D converter	S12AD A/D conversion end
5Bh	Voltage detection circuit	LVD1 voltage detection
5Ch		LVD2 voltage detection
5Dh	DMA controller	DMAC0 transfer end
5Eh		DMAC1 transfer end
5Fh		DMAC2 transfer end
60h		DMAC3 transfer end
61h	Data transfer controller	DTC transfer end
62h	Clock generation circuit	Oscillation stop detection of clock generation circuit
63h	I/O ports	Input edge detection of input port group 1
64h		Input edge detection of input port group 2
65h		Input edge detection of single input port 0
66h		Input edge detection of single input port 1
67h		Input edge detection of single input port 2
68h		Input edge detection of single input port 3
69h	Event link controller	Software event
6Ah	Data operation circuit	DOC data operation condition met
6Ch	12-bit A/D converter	S12AD1 A/D conversion end
7Eh	Compare match timer W	CMTW channel 0 compare match

Table 21.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (3/4)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn
80h	General PWM timer	GPTW0 compare match A
81h		GPTW0 compare match B
82h		GPTW0 compare match C
83h		GPTW0 compare match D
84h		GPTW0 compare match E
85h		GPTW0 compare match F
86h		GPTW0 overflow
87h		GPTW0 underflow
88h		GPTW1 compare match A
89h		GPTW1 compare match B
8Ah		GPTW1 compare match C
8Bh		GPTW1 compare match D
8Ch		GPTW1 compare match E
8Dh		GPTW1 compare match F
8Eh		GPTW1 overflow
8Fh		GPTW1 underflow
90h		GPTW2 compare match A
91h		GPTW2 compare match B
92h		GPTW2 compare match C
93h		GPTW2 compare match D
94h		GPTW2 compare match E
95h		GPTW2 compare match F
96h		GPTW2 overflow
97h		GPTW2 underflow
98h		GPTW3 compare match A
99h		GPTW3 compare match B
9Ah		GPTW3 compare match C
9Bh		GPTW3 compare match D
9Ch		GPTW3 compare match E
9Dh		GPTW3 compare match F
9Eh		GPTW3 overflow
9Fh		GPTW3 underflow

Table 21.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals (4/4)

ELS[7:0] Bit Value	Peripheral Modules	Event Signal Set in ELSRn
ACh	16-bit timer pulse unit	TPU0 compare match A
ADh		TPU0 compare match B
AEh		TPU0 compare match C
AFh		TPU0 compare match D
B0h		TPU0 overflow
B1h		TPU1 compare match A
B2h		TPU1 compare match B
B3h		TPU1 overflow
B4h		TPU1 underflow
B5h		TPU2 compare match A
B6h		TPU2 compare match B
B7h		TPU2 overflow
B8h		TPU2 underflow
B9h		TPU3 compare match A
BAh		TPU3 compare match B
BBh		TPU3 compare match C
BCh		TPU3 compare match D
BDh		TPU3 overflow
C6h	General PWM timer	GPTW0 A/D converter start request A
C7h		GPTW0 A/D converter start request B
C8h		GPTW1 A/D converter start request A
C9h		GPTW1 A/D converter start request B
CAh		GPTW2 A/D converter start request A
CBh		GPTW2 A/D converter start request B
CCh		GPTW3 A/D converter start request A
CDh		GPTW3 A/D converter start request B
Settings other than above are prohibited.		

21.2.3 Event Link Option Setting Register A (ELOPA)

Address(es): ELC.ELOPA 0008 B11Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	MTU3MD[1:0]		—	—	—	—	MTU0MD[1:0]	
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	MTU0MD[1:0]	MTU0 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture*1 1 1: Event output is disabled.	R/W
b5 to b2	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b7, b6	MTU3MD[1:0]	MTU3 Operation Select	b7 b6 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture*2 1 1: Event output is disabled.	R/W

Note 1. The MTU0.TCNT value is captured into the MTU0.TGRA register.
Note 2. The MTU3.TCNT value is captured into the MTU3.TGRA register.

The ELOPA register specifies the operations of MTU0 and MTU3 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

21.2.4 Event Link Option Setting Register B (ELOPB)

Address(es): ELC.ELOPB 0008 B120h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	MTU4MD[1:0]	
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	MTU4MD[1:0]	MTU4 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture*1 1 1: Event output is disabled.	R/W
b7 to b2	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. The MTU4.TCNT value is captured into the MTU4.TGRA register.

The ELOPB register specifies the operation of MTU4 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

21.2.5 Event Link Option Setting Register C (ELOPC)

Address(es): ELC.ELOPC 0008 B121h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	CMT1MD[1:0]		—	—
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b3, b2	CMT1MD[1:0]	CMT1 Operation Select	b3 b2 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b7 to b4	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

The ELOPC register specifies the operation of CMT1 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

21.2.6 Event Link Option Setting Register D (ELOPD)

Address(es): ELC.ELOPD 0008 B122h

	b7	b6	b5	b4	b3	b2	b1	b0
	TMR3MD[1:0]		TMR2MD[1:0]		TMR1MD[1:0]		TMR0MD[1:0]	
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TMR0MD[1:0]	TMR0 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b3, b2	TMR1MD[1:0]	TMR1 Operation Select	b3 b2 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b5, b4	TMR2MD[1:0]	TMR2 Operation Select	b5 b4 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b7, b6	TMR3MD[1:0]	TMR3 Operation Select	b7 b6 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W

The ELOPD register specifies the operations of TMR0 to TMR3 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

21.2.7 Event Link Option Setting Register F (ELOPF)

Address(es): ELC.ELOPF 0008 B13Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	TPU3MD[1:0]		TPU2MD[1:0]		TPU1MD[1:0]		TPU0MD[1:0]	
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TPU0MD[1:0]	TPU0 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture*1 1 1: Event output is disabled.	R/W
b3, b2	TPU1MD[1:0]	TPU1 Operation Select	b3 b2 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture*2 1 1: Event output is disabled.	R/W
b5, b4	TPU2MD[1:0]	TPU2 Operation Select	b5 b4 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture*3 1 1: Event output is disabled.	R/W
b7, b6	TPU3MD[1:0]	TPU3 Operation Select	b7 b6 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Input capture*4 1 1: Event output is disabled.	R/W

Note 1. The TPU0.TCNT value is captured into the TPU0.TGRA register.
Note 2. The TPU1.TCNT value is captured into the TPU1.TGRA register.
Note 3. The TPU2.TCNT value is captured into the TPU2.TGRA register.
Note 4. The TPU3.TCNT value is captured into the TPU3.TGRA register.

The ELOPF register specifies the operations of TPU0 to TPU3 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

21.2.8 Event Link Option Setting Register H (ELOPH)

Address(es): ELC.ELOPH 0008 B141h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	CMTW0MD[1:0]	
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CMTW0MD[1:0]	CMTW0 Operation Select	b1 b0 0 0: Counting is started. 0 1: Counting is restarted. 1 0: Event counter 1 1: Event output is disabled.	R/W
b7 to b2	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

The ELOPH register specifies the operation of CMTW0 when an event signal is input. Set 11b (event output is disabled) when the ELC function is not used.

21.2.9 Port Group Setting Register n (PGRn) (n = 1, 2)

Address(es): ELC.PGR1 0008 B123h, ELC.PGR2 0008 B124h

	b7	b6	b5	b4	b3	b2	b1	b0
	PGR7	PGR6	PGR5	PGR4	PGR3	PGR2	PGR1	PGR0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PGR0	Port Group Setting 0	0: Does not specify the port as a member of the port group. 1: Specifies the port as a member of the port group.	R/W
b1	PGR1	Port Group Setting 1		R/W
b2	PGR2	Port Group Setting 2		R/W
b3	PGR3	Port Group Setting 3		R/W
b4	PGR4	Port Group Setting 4		R/W
b5	PGR5	Port Group Setting 5		R/W
b6	PGR6	Port Group Setting 6		R/W
b7	PGR7	Port Group Setting 7		R/W

The PGRn register specifies a group of I/O ports. Among the ports, ports corresponding to bits set to 1 in the register are selected for a port group.

For example, when the PGR6 and PGR3 bits in the PGR1 register are set to 1, the PB6 and PB3 pins are selected to a port group.

Table 21.4 shows the PGRn register and corresponding ports.

Table 21.4 Registers Related to Port Groups and Corresponding Port Numbers

Port Number	Port Group Setting Register (PGR)	Port Group Control Register (PGC)	Port Buffer Register (PDBF)
Port B	PGR1 register	PGC1 register	PDBF1 register
Port E	PGR2 register	PGC2 register	PDBF2 register

21.2.10 Port Group Control Register n (PGCn) (n = 1, 2)

Address(es): ELC.PGC1 0008 B125h, ELC.PGC2 0008 B126h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	PGCO[2:0]			—	PGCOVE	PGCI[1:0]	
Value after reset:	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PGCI[1:0]	Event Output Edge Select	b1 b0 0 0: Event signal is output upon detection of the rising edge of the input signal to the port. 0 1: Event signal is output upon detection of the falling edge of the input signal to the port. 1 x: Event signal is output upon detection of both the rising and falling edges of the input signal to the port.	R/W
b2	PGCOVE	PDBF Overwrite	0: Overwriting the PDBFn register is disabled. 1: Overwriting the PDBFn register is enabled.	R/W
b3	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b6 to b4	PGCO[2:0]	Port Group Operation Select	b6 b4 0 0 0: Low is output when an event signal is input. 0 0 1: High is output when an event signal is input. 0 1 0: The output is toggled (inverted) when an event signal is input. 0 1 1: The buffer value is output when an event signal is input. 1 x x: The output data is rotated (from MSB to LSB) in the port group when an event signal is input.	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

x: Don’t care

For the port group set as an output, the PGCn register specifies the form of outputting the signal from the port when an event signal is input. For the port group set as an input, the PGCn register enables/disables overwriting of the PDBFn register and specifies the conditions of event generation (edge of the input signal).
Specify the I/O direction of the port by the corresponding bit in the PDR register.
Refer to Table 21.4 for the PGCn register and corresponding ports.

21.2.11 Port Buffer Register n (PDBFn) (n = 1, 2)

Address(es): ELC.PDBF1 0008 B127h, ELC.PDBF2 0008 B128h

	b7	b6	b5	b4	b3	b2	b1	b0
	PDBF7	PDBF6	PDBF5	PDBF4	PDBF3	PDBF2	PDBF1	PDBF0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PDBF0	Port Buffer 0	Specify the data to be transferred to the PODR register when an event signal is input. The setting value is valid when the PGCn.PGCO[2:0] bits are 011b or 1xxb. Write access to the bit specified as a member of the input port group is disabled. For details, refer to section 21.3, Operation.	R/W
b1	PDBF1	Port Buffer 1		R/W
b2	PDBF2	Port Buffer 2		R/W
b3	PDBF3	Port Buffer 3		R/W
b4	PDBF4	Port Buffer 4		R/W
b5	PDBF5	Port Buffer 5		R/W
b6	PDBF6	Port Buffer 6		R/W
b7	PDBF7	Port Buffer 7		R/W

The PDBFn register is an 8-bit readable/writable register used in combination with the PGRn register. Refer to section 21.3.6, I/O Port Operation When Event Signal is Input and Event Generation for the PDBFn register operations. Refer to Table 21.4 for the PDBFn register and corresponding ports.

21.2.12 Event Link Port Setting Register m (PELm) (m = 0 to 3)

Address(es): ELC.PEL0 0008 B129h, ELC.PEL1 0008 B12Ah, ELC.PEL2 0008 B12Bh, ELC.PEL3 0008 B12Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	PSM[1:0]		PSP[1:0]		PSB[2:0]		
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	PSB[2:0]	Bit Number Specification	Set a bit number for a port to be specified as a single port.	R/W
b4, b3	PSP[1:0]	Port Number Specification	b4 b3 0 0: Setting disabled 0 1: Port B (corresponding to PGR1) 1 0: Port E (corresponding to PGR2) 1 1: Setting prohibited	R/W
b6, b5	PSM[1:0]	Event Link Specification	• For the output port, specify the data to be output from the port. b6 b5 0 0: Low is output when an event signal is input. 0 1: High is output when an event signal is input. 1 x: The output is toggled (inverted) when an event signal is input. • For the input port, select the edge on which the event signal is to be output. b6 b5 0 0: Event signal is output upon detection of the rising edge. 0 1: Event signal is output upon detection of the falling edge. 1 x: Event signal is output upon detection of both the rising and falling edges.	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

x: Don’t care

The PELm register specifies the single port, the operation upon an event signal input, and the conditions of event generation. This MCU can specify a total of four bits in port B and port E to respective single ports.
Specify the I/O direction of the port by the corresponding bit in the PDR register.

21.2.13 Event Link Software Event Generation Register (ELSEGR)

Address(es): ELC.ELSEGR 0008 B12Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	WI	WE	—	—	—	—	—	SEG
Value after reset:	1	0	1	1	1	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	SEG	Software Event Generation	0: Normal operation 1: Software event is generated.	W
b5 to b1	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b6	WE	SEG Bit Write Enable	0: Write to SEG bit is disabled. 1: Write to SEG bit is enabled.	R/W
b7	WI	ELSEGR Register Write Disable	0: Write to ELSEGR register is enabled. 1: Write to ELSEGR register is disabled.	W

The MOV instruction must be used to write to this register.

SEG Bit (Software Event Generation)

When 1 is written to this bit while the WE bit is 1, a software event is generated.
This bit is read as 0. Even if 1 is written to this bit, this bit does not become 1.

WE Bit (SEG Bit Write Enable)

The SEG bit can be written to only when the WE bit is 1.
To set this bit to 1, write 0 to the WI bit and write 1 to this bit simultaneously.
To set this bit to 0, write 0 to the WI bit and write 0 to this bit simultaneously.

WI Bit (ELSEGR Register Write Disable)

The ELSEGR register can be written to only when the value to be written to the WI bit is 0.
This bit is read as 1.

21.3 Operation

21.3.1 Relation between Interrupt Handling and Event Linking

The peripheral modules incorporated in the MCU are provided with the interrupt request status flags and the interrupt enable bits to enable/disable these interrupt requests. When an interrupt request is generated in a peripheral module, the corresponding interrupt request status flag becomes 1. If the corresponding interrupt request is enabled then, the interrupt is requested to the CPU.

In contrast, the event link controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals, interconnects (links) peripheral modules, and then, makes peripheral modules perform direct interlinked operation among them without using software. Event signals can be output regardless of the setting of the corresponding interrupt enable bit.

Figure 21.2 shows the relation between the interrupt handling and ELC.




Figure 21.2 Relation between Interrupt Handling and ELC

21.3.2 Event Linkage

When events are specified in the ELSRn registers, the corresponding peripheral modules can be operated at generation of the specified events. A single peripheral module can link only with a single event. Set the ELSRn register after completing the initialization of the peripheral module to operate by an event. Table 21.5 lists the operations of peripheral modules when an event signal is input.

Table 21.5 Operations of Peripheral Modules When Event Signal is Input

Peripheral Module	Operations When Event Signal is Input		
MTU CMT CMTW TMR TPU	The following operations can be selected by setting the ELOPA to ELOPD, ELOPF, and ELOPH registers: • Starts counting when an event signal is input. • Restarts counting when an event signal is input. • Counts the input events (CMT, CMTW, TMR). • Performs input-capture operation when an event signal is input (MTU, TPU).		
GPTW	The following operations can be selected by setting registers in GPTW: • Starts counting when an event signal is input. • Stops counting when an event signal is input. • Clears counter when an event signal is input. • Increments counter when an event signal is input. • Decrements counter when an event signal is input. • Performs input-capture operation when an event signal is input.		
A/D converter	Starts A/D conversion when an event signal is input.		
D/A converter	Starts D/A conversion when an event signal is input.		
I/O ports (output)	The value of PODR register (port output data register) changes when an event signal is input (The level output from the corresponding pin changes).	Port group	• Changes the PODR register value to the specified value. • Transfers the PDBFn register value to the PODR register (n = 1, 2). • Rotates the PODR register.
		Single port	Changes the PODR register value to the specified value.
I/O ports (input)	When the signal level of the input pin changes	Port group	Generates an event.
		Single port	
	When an event signal is input	Port group	Transfers the signal level of the input pin to the PDBFn register.
		Single port	This combination cannot be used.
Clock generation circuit	Switches the clock source to the low-speed on-chip oscillator when an event signal is input.*1		
Interrupt controller	Request an interrupt to the CPU, starts DMA transfer, or starts DTC transfer when an event signal is input.		

Note 1. The SCKCR3.CKSEL[2:0] bits are modified to 000b (LOCO) regardless of the value of the protect register (PRCR.PRC0).

21.3.3 Operation of Peripheral Timer Modules When Event Signal is Input

For the timer modules except GPTW, set the ELOPA to ELOPD, ELOPF, or ELOPH register to specify the operation for when an event signal is input.

(1) Count Start Operation

When an event signal is input, the timer starts counting and the count start bit*1 in each timer control register becomes 1. An event signal that is input while the count start bit is 1 is ignored.

(2) Count Restart Operation

When an event signal is input, the timer counter is cleared. Since the count start bit*1 in each timer control register is retained, counting is restarted when an event signal is input while the count start bit is 1.

(3) Event Counter Operation

Event signal is selected as the timer count source. When an event signal is input, the timer counter is incremented.

(4) Input Capture Operation

When an event signal is input, the timer performs input-capture operation.

Note 1. Refer to the register descriptions on starting the timer in the relevant peripheral timer module section.

21.3.4 Operation of GPTW When Event Signal is Input

Eight event signals specified by the ELSR48 to ELSR55 registers are connected to every channel of GPTW as GPTW event sources A to H. To set the operation of GPTW when inputting an event signal, enable any of the event sources A to H by a corresponding bit in registers listed in Table 21.6.

Table 21.6 Operations When Event Signal is Input and Corresponding Source Select Registers

Operations on Event	Register Symbol	Register Name
Count start	GTSSR	General PWM Timer Start Source Select Register
Count stop	GTPSR	General PWM Timer Stop Source Select Register
Counter clear	GTCSR	General PWM Timer Clear Source Select Register
Count-up	GTUPSR	General PWM Timer Count-Up Source Select Register
Count-down	GTDNSR	General PWM Timer Count-Down Source Select Register
Input capture A	GTICASR	General PWM Timer Input Capture Source Select Register A
Input capture B	GTICBSR	General PWM Timer Input Capture Source Select Register B

21.3.5 Operation of A/D and D/A Converters When Event Signal is Input

When an event signal is input, the ADCSR.ADST bit and the DACR.DAOE0 bit*1 are set to 1 and the A/D and D/A converter start A/D and D/A conversion, respectively.

Note 1. Refer to the bit descriptions in the A/D converter and D/A converter sections.

21.3.6 I/O Port Operation When Event Signal is Input and Event Generation

The I/O port operation at an event signal input and conditions for event generation are set by the registers in ELC. The I/O ports that are used to set an event linkage are port B and port E.

(1) Single Ports and Port Groups

There are two event link modes: event link to single ports and event link to port groups. In the former mode, events can be interconnected to any one of the I/O ports. In the latter mode, events can be interconnected to port groups consisting of any two or more bits in the same I/O ports.

A single port can be set by the PELm.PSP[1:0] and PSB[1:0] bits (m = 0 to 3). A port group can be specified by setting two or more bits in the PGRn register (n = 1, 2) to 1. Among the ports corresponding to the bits set to 1 in the PGRn register, a port set as output becomes an output port group member, and a port set as input becomes an input port group member.

If an I/O port is specified as both a single port and a member of a port group, both functions are enabled when the corresponding port is input, whereas only the port group function is enabled when the corresponding port is output.

Set the PDR register to select the direction of the I/O ports.

(2) Event Generation in Single Input Ports

A single port that is set as input generates an event signal when the input signal to the corresponding pin changes. The event generation condition is specified using the PELm.PSM[1:0] bits (m = 0 to 3). An example of operation is shown in Figure 21.3 (1).

(3) Single Output Ports Operation When Event Signal is Input

When an event signal is input to a single port set as output, the output level (the PODR register value) of the corresponding pin changes as specified by the PELm.PSM[1:0] bits. An example of operation is shown in Figure 21.3 (2).




Figure 21.3 Event Linkage Related to Single Ports (Port B)

(4) Event Generation in Input Port Group

An input port group generates an event signal when any of input signals to the corresponding pins change. The event generation condition is specified using the PGCn.PGCI[1:0] bits (n = 1, 2).

(5) Input Port Group Operation When Event Signal is Input

When an event signal is input to an input port group, the level of the corresponding pins is transferred to the PDBFn register. Values of the bits corresponding to ports that are not specified as members of the input port group do not change. An example of operation is shown in Figure 21.4.




Figure 21.4 Event Linkage Related to Input Port Groups (Port B)

(6) Output Port Group Operation When Event Signal is Input

When an event signal is input to an output port group, the value of the corresponding PODR register changes according to a setting of the PGCn.PGCO[2:0] bits (n = 1, 2). An example of operation is shown in Figure 21.5.




Figure 21.5 Event Linkage Related to Output Port Groups (Port B)

(7) Operation of the PDBFn Registers

(a) Input Port Groups

When an event signal is input to an input port group, the level of the corresponding pins is transferred to the PDBFn register (n = 1, 2). When another event signal is input to the input port group in this condition, different operations are performed depending on the PGCn.PGCOVE bit setting described as below.

- When the PGCn.PGCOVE bit is 0 (overwriting is disabled)
  When the value transferred to the PDBFn register after an input of the last event signal has already been read by the CPU or DTC, the level of the corresponding pins at the time is transferred to the PDBFn register. When the value has not been read, the level of the pins is not transferred to the PDBFn register, and the input event signal is ignored.
- When the PGCn.PGCOVE bit is 1 (overwriting is enabled)
  When another event signal is input to the input port group, the level of the corresponding pins is transferred to the PDBFn register.

(b) Output Port Groups

When an output port group is specified to output the PDBFn register value (PGCn.PGCO[2:0] bits = 011b), the PDBFn register value is transferred to the PODR register following an input of an event signal to the output port group. Data is not transferred to the bits corresponding to the ports that are not specified as members of the output port group.
When output data is specified to rotate in an output port group (PGCn.PGCO[2:0] bits = 1xxb), the data is transferred from the PDBFn register to the PODR register at first event signal, and the PODR register value is rotated from MSB to LSB within the relevant group at second and subsequent signals.
Examples of operation are shown in Figure 21.6.




Figure 21.6 Bit-Rotating Operation of Output Port Groups (Port B)

(8) Restrictions on Writing to PODR and PDBF Registers

When the ELCR.ELCON bit is 1 (ELC function is enabled), write access to the PODR and PDBFn registers (n = 1, 2) becomes disabled at the following conditions.

- When a port is specified as a member of the input port group and when the event linkage is set, write access to the corresponding bit in the PDBFn register becomes disabled.
- When a port is specified as a member of the output port group, write access to the corresponding bit in the PODR register becomes disabled.
- When a port is specified as a single output port and when the event linkage for the port is set by the ELSRn register, write access to the corresponding bit in the PODR register becomes disabled.

21.3.7 Example of Procedure for Linking Events

The following describes the procedure for linking events.

(1) Initialize the peripheral module (destination) that operates based on an event signal.
(2) When event linkage is set to a port, set the following registers corresponding to the port.
PODR register: Set the initial values of the output ports.
PDR register: Set the I/O direction of the ports.
PGRn register: To operate ports for a port group, select ports to be specified as port group members (n = 1, 2).
PGCn register: Set the operation of the port group.
PELm register: When a port is operated as a single port, specify the port to be used, an operation of the port at an input of event signal, and the event generation condition (m = 0 to 3).
(3) Set the number of the event signal to the ELSRn register corresponding to the destination peripheral module.
(4) To link an event to a timer module, set any of the ELOPA to ELOPD, ELOPF, and ELOPH registers corresponding to the timer as required.
(5) Set the ELCR.ELCON bit to 1, which enables linkage of all the events.
(6) Set the operation of the peripheral module (source) from which an event signal is output, and activate the module. The preset operation of the destination peripheral module is started by the event signal that is output from the source peripheral module.
(7) To stop event linkage of independent peripheral module, set 00h to the ELSRn register corresponding to the peripheral module. To stop linkage of all the events, set the ELCR.ELCON bit to 0.

Note: If event signal output from the RTC is to be used, make the ELC settings after the RTC settings (initialization, time setting, etc.). Unintended events may be generated if RTC settings are made after the ELC settings.
Note: When using event signal output from the LVD, set the LVD and then the ELC. Set the corresponding ELSRn register to 00h and then disable the LVD.

21.4 Usage Notes

21.4.1 Setting ELSRn Register

(1) Setting ELSR18 and ELSR19 Registers

Specify an event number from among 63h to 6Ah. Do not set the value other than preceding numbers.

(2) Setting ELSR24, ELSR25, ELSR26, and ELSR27 Registers

Do not set the DOC data operation condition met signal (6Ah).

21.4.2 Setting Bit-Rotating Operation of Output Port Groups

When the values of the PDBFn register (n = 1, 2) are changed in the bit-rotating operation mode of the output port group, set the ELSRn register again. Set intervals for generating the event as at least one PCLKB cycle when using it for bit-rotating operation.

21.4.3 Linking DMA/DTC Transfer End Signal as Event

When linking the DMA/DTC transfer end signal as an event signal, do not set the same peripheral module as the DMA/DTC transfer destination and event link destination. If set, the peripheral module might be started before DMA/DTC transfer to the peripheral module is completed.

21.4.4 Clock Settings

To link events, make sure that the ELC and the related peripheral modules are in an operational condition. The peripheral modules cannot operate if they are in the module stop state or in mode which they stop (all-module clock stop mode, software standby mode, or deep software standby mode).

21.4.5 Module Stop Function Setting

ELC operation can be disabled or enabled using module stop control register B (MSTPCRB). After reset is released, the ELC function is disabled. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

22. I/O Ports

22.1 Overview

The pins of an I/O port function as general I/O port pins, I/O pins for peripheral modules, interrupt input pins, or bus control pins.

Each pin is also configurable as an I/O pin of a peripheral module or an input pin for an interrupt. All pins function as input pins immediately after a reset, and pin functions are switched by register settings. The setting of each pin is specified by the registers for the corresponding I/O port and peripheral modules.

Each port has the port direction register (PDR) that selects input or output direction, the port output data register (PODR) that holds data for output, the port input register (PIDR) that indicates the pin states, the open-drain control register y (ODRy, y = 0, 1) that selects the output type of each pin, the pull-up resistor control register (PCR) that controls on/off of the input pull-up resistors, the drive capacity control register (DSCR) that selects the drive capacity, and the port mode register (PMR) that specifies the pin function of each port.

For details on PMR, refer to section 23, Multi-Function Pin Controller (MPC).

The configuration of the I/O ports differs depending on the package. Table 22.1 lists the specifications of I/O ports, and Table 22.2 lists the port functions.

Table 22.1 Specifications of I/O Ports

Port Symbol	Package		Package		Package		Package	
	224 Pins	Number of Pin	176 Pins	Number of Pin	145 or 144 Pins	Number of Pin	100 Pins	Number of Pin
PORT0	P00 to P03, P05, P07	6	P00 to P03, P05, P07	6	P00 to P03, P05, P07	6	P05, P07	2
PORT1	P10 to P17	8	P10 to P17	8	P12 to P17	6	P12 to P17	6
PORT2	P20 to P27	8	P20 to P27	8	P20 to P27	8	P20 to P27	8
PORT3	P30 to P37	8	P30 to P37	8	P30 to P37	8	P30 to P37	8
PORT4	P40 to P47	8	P40 to P47	8	P40 to P47	8	P40 to P47	8
PORT5	P50 to P57	8	P50 to P57	8	P50 to P56	7	P50 to P55	6
PORT6	P60 to P67	8	P60 to P67	8	P60 to P67	8	Not provided	0
PORT7	P70 to P77	8	P70 to P77	8	P70 to P77	8	Not provided	0
PORT8	P80 to P87	8	P80 to P87	8	P80 to P83, P86, P87	6	Not provided	0
PORT9	P90 to P97	8	P90 to P97	8	P90 to P93	4	Not provided	0
PORTA	PA0 to PA7	8	PA0 to PA7	8	PA0 to PA7	8	PA0 to PA7	8
PORTB	PB0 to PB7	8	PB0 to PB7	8	PB0 to PB7	8	PB0 to PB7	8
PORTC	PC0 to PC7	8	PC0 to PC7	8	PC0 to PC7	8	PC0 to PC7	8
PORTD	PD0 to PD7	8	PD0 to PD7	8	PD0 to PD7	8	PD0 to PD7	8
PORTE	PE0 to PE7	8	PE0 to PE7	8	PE0 to PE7	8	PE0 to PE7	8
PORTF	PF0 to PF5	6	PF0 to PF5	6	PF5	1	Not provided	0
PORTG	PG0 to PG7	8	PG0 to PG7	8	Not provided	0	Not provided	0
PORTH	PH0 to PH7	8	Not provided	0	Not provided	0	Not provided	0
PORTJ	PJ0 to PJ3, PJ5	5	PJ0 to PJ3, PJ5	5	PJ3, PJ5	2	PJ3	1
PORTK	PK0 to PK7	8	Not provided	0	Not provided	0	Not provided	0
PORTL	PL0 to PL7	8	Not provided	0	Not provided	0	Not provided	0
PORTM	PM0 to PM7	8	Not provided	0	Not provided	0	Not provided	0
PORTN	PN0 to PN5	6	Not provided	0	Not provided	0	Not provided	0
PORTQ	PQ0 to PQ7	8	Not provided	0	Not provided	0	Not provided	0
	Total of pins	183	Total of pins	137	Total of pins	112	Total of pins	79

Table 22.2 Port Functions (1/2)


Port Symbol	Pin	Input Pull-up	Open-Drain Output	Driving Ability Switching	5-V Tolerant
PORT0	P00 to P02	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
	P03, P05	✓	✓	Fixed to high driving ability output	—
	P07	✓	✓	Fixed to high driving ability output	✓
PORT1	P10	✓	✓	Fixed to high driving ability output	—
	P11 to P14	✓	✓	Normal drive/high drive/high-speed interface high-drive	✓
	P15, P16	✓	✓	Fixed to high driving ability output	✓
	P17	✓	✓	High drive/high-speed interface high-drive	✓
PORT2	P20, P21	✓	✓	High drive/high-speed interface high-drive	✓
	P22, P23	✓	✓	High drive/high-speed interface high-drive	—
	P24 to P26	✓	✓	Fixed to high driving ability output	—
	P27	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORT3	P30, P31	✓	✓	High drive/high-speed interface high-drive	✓
	P32, P33	✓	✓	Fixed to high driving ability output	✓
	P34, P37	✓	✓	Fixed to high driving ability output	—
	P35	—	—	—	—
	P36	✓	✓	Fixed to Normal driving ability output	—
PORT4	P40 to P47	✓	✓	Fixed to Normal driving ability output	—
PORT5	P50 to P52, P54 to P57	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
	P53	✓	✓	High drive/high-speed interface high-drive	—
PORT6	P60 to P66	✓	✓	High drive/high-speed interface high-drive	—
	P67	✓	✓	High drive/high-speed interface high-drive	✓
PORT7	P70, P73	✓	✓	High drive/high-speed interface high-drive	—
	P71	✓	✓	Fixed to high driving ability output	—
	P72, P74 to P77	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORT8	P80 to P85	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
	P86	✓	✓	Fixed to high driving ability output	—
	P87	✓	✓	High drive/high-speed interface high-drive	—
PORT9	P90 to P97	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTA	PA0 to PA7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTB	PB0 to PB7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTC	PC0 to PC3	✓	✓	Normal drive/high drive/high-speed interface high-drive	✓
	PC4 to PC7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTD	PD0 to PD7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTE	PE0 to PE7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTF	PF0 to PF5	✓	✓	Fixed to high driving ability output	—

Table 22.2 Port Functions (2/2)

Port Symbol	Pin	Input Pull-up	Open-Drain Output	Driving Ability Switching	5-V Tolerant
PORTG	PG0, PG1	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
	PG2 to PG7	✓	✓	High drive/high-speed interface high-drive	—
PORTH	PH0 to PH7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTJ	PJ0 to PJ2	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
	PJ3, PJ5	✓	✓	Fixed to high driving ability output	—
PORTK	PK0 to PK7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTL	PL0 to PL7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTM	PM0 to PM7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTN	PN0 to PN5	✓	✓	Normal drive/high drive/high-speed interface high-drive	—
PORTQ	PQ0 to PQ7	✓	✓	Normal drive/high drive/high-speed interface high-drive	—

Specifying input pull-up, open-drain output, switching of driving ability, or 5-V tolerance is available for other signals on pins that also function as general I/O pins.


22.2 I/O Port Configuration




Note 1. Not provided on the 100-pin LFQFP.
Note 2. Control signal for N-channel open-drain output
Note 3. Output from peripheral modules is multiplexed on this pin.

Figure 22.1 I/O Port Configuration (1)

Port 0: P07
Port 1: P11*2, *3, P14 to P17
Port 2: P20 to P23
Port 3: P30 to P34, P36, P37
Port 5: P56*3, P57*2, *3
Port 8: P80 to P83*3, P84*2, *3, P85*2, *3, P86*3, P87*3
Port F: PF0 to PF4*2, *3, PF5*3
Port H: PH0 to PH7*1, *2, *3
Port J: PJ0 to PJ2*2, *3, PJ3, PJ5*3
Port K: PK0 to PK7*1, *2, *3
Port L: PL0 to PL7*1, *2, *3
Port M: PM0 to PM7*1, *2, *3
Port N: PN0 to PN5*1, *2, *3
Port Q: PQ0 to PQ7*1, *2, *3




Port 3: P35




Note 1. Not provided on the 176-pin LFBGA and 176-pin LFQFP.
Note 2. Not provided on the 145-pin TFLGA and 144-pin LFQFP.
Note 3. Not provided on the 100-pin LFQFP.
Note 4. Control signal for N-channel open-drain output
Note 5. An external interrupt function is multiplexed on this pin.
Note 6. Output from peripheral modules is multiplexed on this pin.

Figure 22.2 I/O Port Configuration (2)

Port 5: P53
Port 7: P70*2




Port 1: P10*1, *2, P12, P13
Port 2: P24 to P27
Port 5: P50 to P52, P54, P55
Port 6: P60 to P67*2
Port 7: P71 to P77*2
Port 9: P94 to P97*1, *2
Port A: PA0 to PA7
Port B: PB0 to PB7
Port C: PC0 to PC7
Port G: PG0 to PG7*1, *2



Note 1. Not provided on the 145-pin TFLGA and 144-pin LFQFP.
Note 2. Not provided on the 100-pin LFQFP.
Note 3. Control signal for N-channel open-drain output
Note 4. An external interrupt function is multiplexed on this pin.
Note 5. Output from peripheral modules is multiplexed on this pin.

Figure 22.3 I/O Port Configuration (3)



Note 1. Not provided on the 100-pin LFQFP.
Note 2. Control signal for N-channel open-drain output
Note 3. Control signal for P-channel open-drain output (only for PE1)
Note 4. An external interrupt function is multiplexed on this pin.
Note 5. Output from peripheral modules is multiplexed on this pin.

Figure 22.4 I/O Port Configuration (4)

22.3 Register Descriptions

22.3.1 Port Direction Register (PDR)

Address(es): PORT0.PDR 0008 C000h, PORT1.PDR 0008 C001h, PORT2.PDR 0008 C002h, PORT3.PDR 0008 C003h, PORT4.PDR 0008 C004h, PORT5.PDR 0008 C005h, PORT6.PDR 0008 C006h, PORT7.PDR 0008 C007h, PORT8.PDR 0008 C008h, PORT9.PDR 0008 C009h, PORTA.PDR 0008 C00Ah, PORTB.PDR 0008 C00Bh, PORTC.PDR 0008 C00Ch, PORTD.PDR 0008 C00Dh, PORTE.PDR 0008 C00Eh, PORTF.PDR 0008 C00Fh, PORTG.PDR 0008 C010h, PORTH.PDR 0008 C011h, PORTJ.PDR 0008 C012h, PORTK.PDR 0008 C013h, PORTL.PDR 0008 C014h, PORTM.PDR 0008 C015h, PORTN.PDR 0008 C016h, PORTQ.PDR 0008 C017h

	b7	b6	b5	b4	b3	b2	b1	b0
	B7	B6	B5	B4	B3	B2	B1	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 I/O Select	0: Input (Functions as an input pin.) 1: Output (Functions as an output pin.)	R/W
b1	B1	Pm1 I/O Select		R/W
b2	B2	Pm2 I/O Select		R/W
b3	B3	Pm3 I/O Select		R/W
b4	B4	Pm4 I/O Select		R/W
b5	B5	Pm5 I/O Select		R/W
b6	B6	Pm6 I/O Select		R/W
b7	B7	Pm7 I/O Select		R/W

m = 0 to 9, A to H, J to N, Q

PDR is a register which is used to select the input or output direction for individual pins of the corresponding port when the pins are configured as the general I/O pins.
Each bit of PORTm.PDR corresponds to each pin of port m; I/O direction can be specified in 1-bit units.
However, the bits that correspond to port m on the 224-pin product but do not exist on a product with fewer pins are reserved. When writing, write 1 (output) to these bits.
Each bit of PDR corresponding to port m that does not exist is reserved. Make settings according to the description in section 22.4, Initialization of the Port Direction Register (PDR).
The B5 bit in PORT3.PDR is reserved, because the P35 pin is input only.

22.3.2 Port Output Data Register (PODR)

Address(es): PORT0.PODR 0008 C020h, PORT1.PODR 0008 C021h, PORT2.PODR 0008 C022h, PORT3.PODR 0008 C023h, PORT4.PODR 0008 C024h, PORT5.PODR 0008 C025h, PORT6.PODR 0008 C026h, PORT7.PODR 0008 C027h, PORT8.PODR 0008 C028h, PORT9.PODR 0008 C029h, PORTA.PODR 0008 C02Ah, PORTB.PODR 0008 C02Bh, PORTC.PODR 0008 C02Ch, PORTD.PODR 0008 C02Dh, PORTE.PODR 0008 C02Eh, PORTF.PODR 0008 C02Fh, PORTG.PODR 0008 C030h, PORTH.PODR 0008 C031h, PORTJ.PODR 0008 C032h, PORTK.PODR 0008 C033h, PORTL.PODR 0008 C034h, PORTM.PODR 0008 C035h, PORTN.PODR 0008 C036h, PORTQ.PODR 0008 C037h

	b7	b6	b5	b4	b3	b2	b1	b0
	B7	B6	B5	B4	B3	B2	B1	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Output Data Store	0: Low output 1: High output	R/W
b1	B1	Pm1 Output Data Store		R/W
b2	B2	Pm2 Output Data Store		R/W
b3	B3	Pm3 Output Data Store		R/W
b4	B4	Pm4 Output Data Store		R/W
b5	B5	Pm5 Output Data Store		R/W
b6	B6	Pm6 Output Data Store		R/W
b7	B7	Pm7 Output Data Store		R/W

m = 0 to 9, A to H, J to N, Q

PODR is a register which holds the data to be output from the pins used for general I/O.

Bits that correspond to port m on the 224-pin product but do not exist on a product with fewer pins are reserved. When writing, write 0 (low output) to these bits.

The B5 bit in PORT3.PODR is reserved, because the P35 pin is input only. Data is not output from the corresponding pins even if these bits are set.

The bit corresponding to a pin that does not exist is reserved. A reserved bit is read as 0. The write value should be 0.

22.3.3 Port Input Register (PIDR)

Address(es): PORT0.PIDR 0008 C040h, PORT1.PIDR 0008 C041h, PORT2.PIDR 0008 C042h, PORT3.PIDR 0008 C043h, PORT4.PIDR 0008 C044h, PORT5.PIDR 0008 C045h, PORT6.PIDR 0008 C046h, PORT7.PIDR 0008 C047h, PORT8.PIDR 0008 C048h, PORT9.PIDR 0008 C049h, PORTA.PIDR 0008 C04Ah, PORTB.PIDR 0008 C04Bh, PORTC.PIDR 0008 C04Ch, PORTD.PIDR 0008 C04Dh, PORTE.PIDR 0008 C04Eh, PORTF.PIDR 0008 C04Fh, PORTG.PIDR 0008 C050h, PORTH.PIDR 0008 C051h, PORTJ.PIDR 0008 C052h, PORTK.PIDR 0008 C053h, PORTL.PIDR 0008 C054h, PORTM.PIDR 0008 C055h, PORTN.PIDR 0008 C056h, PORTQ.PIDR 0008 C057h

	b7	b6	b5	b4	b3	b2	b1	b0
	B7	B6	B5	B4	B3	B2	B1	B0
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0	0: Low input 1: High input	R
b1	B1	Pm1		R
b2	B2	Pm2		R
b3	B3	Pm3		R
b4	B4	Pm4		R
b5	B5	Pm5		R
b6	B6	Pm6		R
b7	B7	Pm7		R

m = 0 to 9, A to H, J to N, Q

PIDR is a register which reflects individual pin states of the port.

The pin states of port m can be read with the PORTm.PIDR, regardless of the values of PORTm.PDR and PORTm.PMR.

The NMI pin state is reflected in the P35 bit. However, the states of pins when the PmnPFS.ASEL bit is set to 1 cannot be read.

The bit corresponding to a pin that does not exist is reserved. A reserved bit is read as undefined, and cannot be modified.

22.3.4 Port Mode Register (PMR)

Address(es): PORT0.PMR 0008 C060h, PORT1.PMR 0008 C061h, PORT2.PMR 0008 C062h, PORT3.PMR 0008 C063h, PORT4.PMR 0008 C064h, PORT5.PMR 0008 C065h, PORT6.PMR 0008 C066h, PORT7.PMR 0008 C067h, PORT8.PMR 0008 C068h, PORT9.PMR 0008 C069h, PORTA.PMR 0008 C06Ah, PORTB.PMR 0008 C06Bh, PORTC.PMR 0008 C06Ch, PORTD.PMR 0008 C06Dh, PORTE.PMR 0008 C06Eh, PORTF.PMR 0008 C06Fh, PORTG.PMR 0008 C070h, PORTH.PMR 0008 C071h, PORTJ.PMR 0008 C072h, PORTK.PMR 0008 C073h, PORTL.PMR 0008 C074h, PORTM.PMR 0008 C075h, PORTN.PMR 0008 C076h, PORTQ.PMR 0008 C077h

	b7	b6	b5	b4	b3	b2	b1	b0
	B7	B6	B5	B4	B3	B2	B1	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Pin Mode Control	0: Uses the pin as a general I/O pin. 1: Uses the pin as an I/O port for peripheral modules.	R/W
b1	B1	Pm1 Pin Mode Control		R/W
b2	B2	Pm2 Pin Mode Control		R/W
b3	B3	Pm3 Pin Mode Control		R/W
b4	B4	Pm4 Pin Mode Control		R/W
b5	B5	Pm5 Pin Mode Control		R/W
b6	B6	Pm6 Pin Mode Control		R/W
b7	B7	Pm7 Pin Mode Control		R/W

m = 0 to 9, A to H, J to N, Q

PMR is a register which specifies the function of the pins of the port.
Each bit of PORTm.PMR corresponds to each pin of port m; pin function can be specified in 1-bit units.
However, bits that correspond to port m on the 224-pin product but do not exist on a product with fewer pins are reserved. When writing, write 0 (general I/O port) to these bits.
The bit corresponding to a pin that does not exist is reserved. A reserved bit is read as 0. The write value should be 0.

22.3.5 Open-Drain Control Register 0 (ODR0)

Address(es): PORT0.ODR0 0008 C080h, PORT1.ODR0 0008 C082h, PORT2.ODR0 0008 C084h, PORT3.ODR0 0008 C086h, PORT4.ODR0 0008 C088h, PORT5.ODR0 0008 C08Ah, PORT6.ODR0 0008 C08Ch, PORT7.ODR0 0008 C08Eh, PORT8.ODR0 0008 C090h, PORT9.ODR0 0008 C092h, PORTA.ODR0 0008 C094h, PORTB.ODR0 0008 C096h, PORTC.ODR0 0008 C098h, PORTD.ODR0 0008 C09Ah, PORTE.ODR0 0008 C09Ch, PORTF.ODR0 0008 C09Eh, PORTG.ODR0 0008 C0A0h, PORTH.ODR0 0008 C0A2h, PORTJ.ODR0 0008 C0A4h, PORTK.ODR0 0008 C0A6h, PORTL.ODR0 0008 C0A8h, PORTM.ODR0 0008 C0AAh, PORTN.ODR0 0008 C0ACh, PORTQ.ODR0 0008 C0AEh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	B6	—	B4	B3	B2	—	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Output Type Select	For pins other than the port PE1 pin	R/W
b1	—	Reserved	Odd bit / Even bit	R/W
b2	B2	Pm1 Output Type Select	x 0: CMOS output	R/W
b3	B3*1	PE1 Output Type Select	x 1: N-channel open-drain output	R/W
b4	B4	Pm2 Output Type Select	(b1, b3, b5, b7: Reserved)	R/W
b5	—	Reserved	For port PE1 pin	R/W
b6	B6	Pm3 Output Type Select	b3 b2	R/W
b7	—	Reserved	0 0: CMOS output	R/W
			0 1: N-channel open-drain output	
			1 0: P-channel open-drain output	
			1 1: Setting prohibited	

m = 0 to 9, A to H, J to N, Q

Note 1. The bit for a pin other than PE1 is reserved.

ODR0 is a register which is used to select an output type for the pins of the port.

In the registers other than PORTE.ODR0, the odd bits (b1, b3, b5, and b7) are reserved.

However, the output type of the port PE1 pin is specified by the combination of b3 and b2.

Bits that correspond to port m on the 224-pin product but do not exist on a product with fewer pins are reserved. When writing, write 0 (CMOS output) to these bits.

The bit corresponding to a pin that does not exist is also reserved. A reserved bit is read as 0. The write value should be 0.

22.3.6 Open-Drain Control Register 1 (ODR1)

Address(es): PORT0.ODR1 0008 C081h, PORT1.ODR1 0008 C083h, PORT2.ODR1 0008 C085h, PORT3.ODR1 0008 C087h, PORT4.ODR1 0008 C089h, PORT5.ODR1 0008 C08Bh, PORT6.ODR1 0008 C08Dh, PORT7.ODR1 0008 C08Fh, PORT8.ODR1 0008 C091h, PORT9.ODR1 0008 C093h, PORTA.ODR1 0008 C095h, PORTB.ODR1 0008 C097h, PORTC.ODR1 0008 C099h, PORTD.ODR1 0008 C09Bh, PORTE.ODR1 0008 C09Dh, PORTF.ODR1 0008 C09Fh, PORTG.ODR1 0008 C0A1h, PORTH.ODR1 0008 C0A3h, PORTJ.ODR1 0008 C0A5h, PORTK.ODR1 0008 C0A7h, PORTL.ODR1 0008 C0A9h, PORTM.ODR1 0008 C0ABh, PORTN.ODR1 0008 C0ADh, PORTQ.ODR1 0008 C0AFh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	B6	—	B4	—	B2	—	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm4 Output Type Select	0: CMOS output 1: N-channel open-drain output	R/W
b1	—	Reserved		R/W
b2	B2	Pm5 Output Type Select		R/W
b3	—	Reserved		R/W
b4	B4	Pm6 Output Type Select		R/W
b5	—	Reserved		R/W
b6	B6	Pm7 Output Type Select		R/W
b7	—	Reserved		R/W

m = 0 to 9, A to H, J to N, Q

ODR1 is used to select an output type for each pin of the port.

The odd bits (b1, b3, b5, and b7) in the ODR1 register are reserved.

Bits that correspond to port m on the 224-pin product but do not exist on a product with fewer pins are reserved. When writing, write 0 (CMOS output) to these bits.

The bit corresponding to a pin that does not exist is also reserved. A reserved bit is read as 0. The write value should be 0.

22.3.7 Pull-Up Resistor Control Register (PCR)

Address(es): PORT0.PCR 0008 C0C0h, PORT1.PCR 0008 C0C1h, PORT2.PCR 0008 C0C2h, PORT3.PCR 0008 C0C3h, PORT4.PCR 0008 C0C4h, PORT5.PCR 0008 C0C5h, PORT6.PCR 0008 C0C6h, PORT7.PCR 0008 C0C7h, PORT8.PCR 0008 C0C8h, PORT9.PCR 0008 C0C9h, PORTA.PCR 0008 C0CAh, PORTB.PCR 0008 C0CBh, PORTC.PCR 0008 C0CCh, PORTD.PCR 0008 C0CDh, PORTE.PCR 0008 C0CEh, PORTF.PCR 0008 C0CFh, PORTG.PCR 0008 C0D0h, PORTH.PCR 0008 C0D1h, PORTJ.PCR 0008 C0D2h, PORTK.PCR 0008 C0D3h, PORTL.PCR 0008 C0D4h, PORTM.PCR 0008 C0D5h, PORTN.PCR 0008 C0D6h, PORTQ.PCR 0008 C0D7h

	b7	b6	b5	b4	b3	b2	b1	b0
	B7	B6	B5	B4	B3	B2	B1	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Input Pull-Up Resistor Control	0: Disables an input pull-up resistor. 1: Enables an input pull-up resistor.	R/W
b1	B1	Pm1 Input Pull-Up Resistor Control		R/W
b2	B2	Pm2 Input Pull-Up Resistor Control		R/W
b3	B3	Pm3 Input Pull-Up Resistor Control		R/W
b4	B4	Pm4 Input Pull-Up Resistor Control		R/W
b5	B5	Pm5 Input Pull-Up Resistor Control		R/W
b6	B6	Pm6 Input Pull-Up Resistor Control		R/W
b7	B7	Pm7 Input Pull-Up Resistor Control		R/W

m = 0 to 9, A to H, J to N, Q

PCR is a register which enables or disables an input pull-up resistor for individual pins of the port.
While a pin is in the input state with the corresponding bit in PORTm.PCR set to 1, the pull-up resistor connected to the pin is enabled.
When a pin is set as an external bus pin (except for the WAIT pin), a general port output pin, or a peripheral module output pin, the pull-up resistor for the pin is disabled regardless of the settings of PCR.
However, when a pin is used as an address bus or bus control signal and the MCU transitions to software standby mode or deep software standby mode while the output port enable bit (SBYCR.OPE) in the standby control register is 0, the value in the PCR register becomes enabled.
The pull-up resistor is also disabled in the reset state.
The other bits are also reserved because they correspond to pins that do not exist is reserved. A reserved bit is read as 0. The write value should be 0.

22.3.8 Drive Capacity Control Register (DSCR)

Address(es): PORT0.DSCR 0008 C0E0h, PORT1.DSCR 0008 C0E1h, PORT2.DSCR 0008 C0E2h, PORT5.DSCR 0008 C0E5h, PORT7.DSCR 0008 C0E7h, PORT8.DSCR 0008 C0E8h, PORT9.DSCR 0008 C0E9h, PORTA.DSCR 0008 C0EAh, PORTB.DSCR 0008 C0EBh, PORTC.DSCR 0008 C0ECh, PORTD.DSCR 0008 C0EDh, PORTE.DSCR 0008 C0EEh, PORTG.DSCR 0008 C0F0h, PORTH.DSCR 0008 C0F1h, PORTJ.DSCR 0008 C0F2h, PORTK.DSCR 0008 C0F3h, PORTL.DSCR 0008 C0F4h, PORTM.DSCR 0008 C0F5h, PORTN.DSCR 0008 C0F6h, PORTQ.DSCR 0008 C0F7h

	b7	b6	b5	b4	b3	b2	b1	b0
	B7	B6	B5	B4	B3	B2	B1	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Drive Capacity Control	0: Normal drive output 1: High-drive output	R/W
b1	B1	Pm1 Drive Capacity Control		R/W
b2	B2	Pm2 Drive Capacity Control		R/W
b3	B3	Pm3 Drive Capacity Control		R/W
b4	B4	Pm4 Drive Capacity Control		R/W
b5	B5	Pm5 Drive Capacity Control		R/W
b6	B6	Pm6 Drive Capacity Control		R/W
b7	B7	Pm7 Drive Capacity Control		R/W

m = 0 to 2, 5, 7 to 9, A to E, G, H, J to N, Q

DSCR is a register which is used to switch the drive capacity of the port.
When pins are set for high-speed interface high-drive in the DSCR2 register, the drive capacity cannot be changed. For setting of the drive capacity by the DSCR and DSCR2 registers, refer to Table 22.3, Drive Capacity Setting by DSCR and DSCR2 Registers.
The bit corresponding to a pin whose drive capacity cannot be switched is readable and writable, but the drive capacity cannot be changed.
The bit corresponding to a pin that does not exist is reserved. A reserved bit is read as 0. The write value should be 0.

22.3.9 Drive Capacity Control Register 2 (DSCR2)

Address(es): PORT0.DSCR2 0008 C128h, PORT1.DSCR2 0008 C129h, PORT2.DSCR2 0008 C12Ah, PORT3.DSCR2 0008 C12Bh, PORT5.DSCR2 0008 C12Dh, PORT6.DSCR2 0008 C12Eh, PORT7.DSCR2 0008 C12Fh, PORT8.DSCR2 0008 C130h, PORT9.DSCR2 0008 C131h, PORTA.DSCR2 0008 C132h, PORTB.DSCR2 0008 C133h, PORTC.DSCR2 0008 C134h, PORTD.DSCR2 0008 C135h, PORTE.DSCR2 0008 C136h, PORTG.DSCR2 0008 C138h, PORTH.DSCR2 0008 C139h, PORTJ.DSCR2 0008 C13Ah, PORTK.DSCR2 0008 C13Bh, PORTL.DSCR2 0008 C13Ch, PORTM.DSCR2 0008 C13Dh, PORTN.DSCR2 0008 C13Eh, PORTQ.DSCR2 0008 C13Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	B7	B6	B5	B4	B3	B2	B1	B0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	B0	Pm0 Drive Capacity Control 2	0: Normal drive/high-drive output*1 1: High-speed interface high-drive output	R/W
b1	B1	Pm1 Drive Capacity Control 2		R/W
b2	B2	Pm2 Drive Capacity Control 2		R/W
b3	B3	Pm3 Drive Capacity Control 2		R/W
b4	B4	Pm4 Drive Capacity Control 2		R/W
b5	B5	Pm5 Drive Capacity Control 2		R/W
b6	B6	Pm6 Drive Capacity Control 2		R/W
b7	B7	Pm7 Drive Capacity Control 2		R/W

m = 0 to 3, 5, 7 to 9, A to E, G, H, J to N, Q

Note 1. Pins that support switching drive capacity by the DSCR register depend on the setting of the DSCR register.

DSCR2 is a register which is used to switch the drive capacity of the port.

Table 22.3 lists the setting of drive capacity by the DSCR and DSCR2 registers.

The bit corresponding to a pin whose drive capacity cannot be switched is readable and writable, but the drive capacity cannot be changed.

The bit corresponding to a pin that does not exist is reserved. A reserved bit is read as 0. The write value should be 0.

Set the register only based on an instruction in the application guide.

Table 22.3 Drive Capacity Setting by DSCR and DSCR2 Registers

PORTm.DSCR2.Bx	PORTm.DSCR.Bx	Drive Capacity*1
0	0	Normal drive output
0	1	High-drive output
1	Don't care	High-speed interface high-drive output

Note 1. When drive capacity is fixed, or drive capacity of a pin whose drive capacity cannot be switched cannot be changed.

22.4 Initialization of the Port Direction Register (PDR)

Initialize reserved bits in the PDR register according to Table 22.4 to Table 22.7.

- The blank columns in Table 22.4 to Table 22.7 indicate the bits corresponding to the pins listed in Table 22.1, Specifications of I/O Ports.
  The corresponding bits should be set to 1 (output) or 0 (input) depending on the user system.
  However, the PORT3.PDR.B5 bit of the input-only P35 pin is reserved.
  This bit should be set to 0 (input).
- The columns other than the blank columns in Table 22.4 to Table 22.7 indicate reserved bits.
  A reserved bit should be set to 0 (input) or 1 (output) according to Table 22.4 to Table 22.7.
  When setting a value to a reserved bit, access in byte units.

Table 22.4 PDR Register Settings in 224-Pin Packages

	PDR Register							
Port Symbol	**b7**	**b6**	**b5**	**b4**	**b3**	**b2**	**b1**	**b0**
PORT0		1		1				
PORT1								
PORT2								
PORT3			0					
PORT4								
PORT5								
PORT6								
PORT7								
PORT8								
PORT9								
PORTA								
PORTB								
PORTC								
PORTD								
PORTE								
PORTF	1	1						
PORTG								
PORTH								
PORTJ	1	1		1				
PORTK								
PORTL								
PORTM								
PORTN	1	1						
PORTQ								

Table 22.5 PDR Register Settings in 176-Pin Packages

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0		1		1				
PORT1								
PORT2								
PORT3			0					
PORT4								
PORT5								
PORT6								
PORT7								
PORT8								
PORT9								
PORTA								
PORTB								
PORTC								
PORTD								
PORTE								
PORTF	1	1						
PORTG								
PORTH	1	1	1	1	1	1	1	1
PORTJ	1	1		1				
PORTK	1	1	1	1	1	1	1	1
PORTL	1	1	1	1	1	1	1	1
PORTM	1	1	1	1	1	1	1	1
PORTN	1	1	1	1	1	1	1	1
PORTQ	1	1	1	1	1	1	1	1

Table 22.6 PDR Register Settings in 145-pin and 144-Pin Packages

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0		1		1				
PORT1							1	1
PORT2								
PORT3			0					
PORT4								
PORT5	1							
PORT6								
PORT7								
PORT8			1	1				
PORT9	1	1	1	1				
PORTA								
PORTB								
PORTC								
PORTD								
PORTE								
PORTF	1	1		1	1	1	1	1
PORTG	1	1	1	1	1	1	1	1
PORTH	1	1	1	1	1	1	1	1
PORTJ	1	1		1		1	1	1
PORTK	1	1	1	1	1	1	1	1
PORTL	1	1	1	1	1	1	1	1
PORTM	1	1	1	1	1	1	1	1
PORTN	1	1	1	1	1	1	1	1
PORTQ	1	1	1	1	1	1	1	1

Table 22.7 PDR Register Settings in 100-Pin Packages

Port Symbol	PDR Register							
	b7	b6	b5	b4	b3	b2	b1	b0
PORT0		1		1	1	1	1	1
PORT1							1	1
PORT2								
PORT3			0					
PORT4								
PORT5	1	1						
PORT6	1	1	1	1	1	1	1	1
PORT7	1	1	1	1	1	1	1	1
PORT8	1	1	1	1	1	1	1	1
PORT9	1	1	1	1	1	1	1	1
PORTA								
PORTB								
PORTC								
PORTD								
PORTE								
PORTF	1	1	1	1	1	1	1	1
PORTG	1	1	1	1	1	1	1	1
PORTH	1	1	1	1	1	1	1	1
PORTJ	1	1	1	1		1	1	1
PORTK	1	1	1	1	1	1	1	1
PORTL	1	1	1	1	1	1	1	1
PORTM	1	1	1	1	1	1	1	1
PORTN	1	1	1	1	1	1	1	1
PORTQ	1	1	1	1	1	1	1	1

22.5 Handling of Unused Pins

Details on the handling of unused pins are given in Table 22.8.

Table 22.8 Handling of Unused Pins

Pin Name	Handling
EMLE	Connect this pin to VSS via a resistor (pulling down).
BSCANP	Connect this pin to VSS via a resistor (pulling down).
MD	Use this as a mode pin.
RES#	Connect this pin to VCC via a resistor (pulling up).
VCC_USB	Connect this pin to VCC
VSS_USB	Connect this pin to VSS
USB0_DP	Keep these pins open.
USB0_DM	
P35/NMI	Connect this pin to VCC via a resistor (pulling up).
P36/EXTAL	Set the MOSCCR.MOSTP bit to 1 (the main clock oscillator is stopped) when not using the main clock When this pin is not used as port P36, handle as port 0 to port 9, port A to port H, port J to port N, port Q.
P37/XTAL	Set the MOSCCR.MOSTP bit to 1 (the main clock oscillator is stopped) when not using the main clock When this pin is not used as port P37, handle as port 0 to port 9, port A to port H, port J to port N, port Q When an external clock is input to the EXTAL pin, keep the pin open.
XCIN	Connect this pin to VSS via a resistor (pulling down).
XCOUT	Keep this pin open.
Port 0 to Port 9, Port A to Port H, Port J to Port N, Port Q	• If the direction setting is for input (PORTn.PDR = 0), pins are connected to VCC (pulled up) via resistors or to VSS (pulled down) via resistors, pin by pin.*1 • If the direction setting is for output (PORTn.PDR = 1), the pin is released.*1, *2
VREFH0	Connect this pin to AVCC0.
VREFL0	Connect this pin to AVSS0.
AVCC0	Connect this pin to VCC when not using the 12-bit A/D converter (unit 0).
AVSS0	Connect this pin to VSS when not using the 12-bit A/D converter (unit 0).
AVCC1	Connect this pin to VCC when not using the 12-bit A/D converter (unit 1) and D/A converter.
AVSS1	Connect this pin to VSS when not using the 12-bit A/D converter (unit 1) and D/A converter.

Note 1. Set the PORTn.PMR bit, the PmnPFS.ISEL bit and the PmnPFS.ASEL bit to 0.
Note 2. In the case of release when the setting is for output, the port is an input over the period from release from the reset state to the pin becoming an output. Since the voltage on the pin is undefined while it is an input, this may lead to an increase in the current drawn.

23. Multi-Function Pin Controller (MPC)

23.1 Overview

The multi-function pin controller (MPC) selects and assigns input/output of peripheral functions and interrupt input signals from multiple ports. The MPC also assigns the port of external bus related signals.

Table 23.1 lists the functions assigned to each multiplexed pin. The symbols ✓ and × in the table indicate whether the pin is available or unavailable for the package. Selecting a single function for multiple pins is prohibited.

Table 23.1 Functions Assigned to Each Multiplexed Pin (1/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Interrupt		NMI (input)	P35	✓	✓	✓	✓
EXDMA controller	EXDMAC0	EDREQ0 (input)	P22	✓	✓	✓	✓
			P55	✓	✓	✓	✓
			P80	✓	✓	✓	×
		EDACK0 (output)	P54	✓	✓	✓	✓
			P23	✓	✓	✓	✓
			P81	✓	✓	✓	×
	EXDMAC1	EDREQ1 (input)	P24	✓	✓	✓	✓
			P33	✓	✓	✓	✓
			P82	✓	✓	✓	×
		EDACK1 (output)	P25	✓	✓	✓	✓
			P56	✓	✓	✓	×
			P83	✓	✓	✓	×
			PJ3	✓	✓	✓	✓
Interrupt	IRQ0	IRQ0-DS (input)	P30	✓	✓	✓	✓
		IRQ0 (input)	P10	✓	✓	×	×
			PD0	✓	✓	✓	✓
	IRQ1	IRQ1-DS (input)	P31	✓	✓	✓	✓
		IRQ1 (input)	P11	✓	✓	×	×
			PD1	✓	✓	✓	✓
	IRQ2	IRQ2-DS (input)	P32	✓	✓	✓	✓
		IRQ2 (input)	P12	✓	✓	✓	✓
			PD2	✓	✓	✓	✓
	IRQ3	IRQ3-DS (input)	P33	✓	✓	✓	✓
		IRQ3 (input)	P13	✓	✓	✓	✓
			PD3	✓	✓	✓	✓
	IRQ4	IRQ4-DS (input)	PB1	✓	✓	✓	✓
		IRQ4 (input)	P14	✓	✓	✓	✓
			P34	✓	✓	✓	✓
			PD4	✓	✓	✓	✓
			PF5	✓	✓	✓	×
	IRQ5	IRQ5-DS (input)	PA4	✓	✓	✓	✓
		IRQ5 (input)	P15	✓	✓	✓	✓
			PD5	✓	✓	✓	✓
			PE5	✓	✓	✓	✓
	IRQ6	IRQ6-DS (input)	PA3	✓	✓	✓	✓
		IRQ6 (input)	P16	✓	✓	✓	✓
			PD6	✓	✓	✓	✓
			PE6	✓	✓	✓	✓
	IRQ7	IRQ7-DS (input)	PE2	✓	✓	✓	✓
		IRQ7 (input)	P17	✓	✓	✓	✓
			PD7	✓	✓	✓	✓
			PE7	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (2/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Interrupt	IRQ8	IRQ8-DS (input)	P40	✓	✓	✓	✓
		IRQ8 (input)	P00	✓	✓	✓	×
			P20	✓	✓	✓	✓
	IRQ9	IRQ9-DS (input)	P41	✓	✓	✓	✓
		IRQ9 (input)	P01	✓	✓	✓	×
			P21	✓	✓	✓	✓
	IRQ10	IRQ10-DS (input)	P42	✓	✓	✓	✓
		IRQ10 (input)	P02	✓	✓	✓	×
			P55	✓	✓	✓	✓
	IRQ11	IRQ11-DS (input)	P43	✓	✓	✓	✓
		IRQ11 (input)	P03	✓	✓	✓	×
			PA1	✓	✓	✓	✓
	IRQ12	IRQ12-DS (input)	P44	✓	✓	✓	✓
		IRQ12 (input)	PB0	✓	✓	✓	✓
			PC1	✓	✓	✓	✓
	IRQ13	IRQ13-DS (input)	P45	✓	✓	✓	✓
		IRQ13 (input)	P05	✓	✓	✓	✓
			PC6	✓	✓	✓	✓
	IRQ14	IRQ14-DS (input)	P46	✓	✓	✓	✓
		IRQ14 (input)	PC0	✓	✓	✓	✓
			PC7	✓	✓	✓	✓
	IRQ15	IRQ15-DS (input)	P47	✓	✓	✓	✓
		IRQ15 (input)	P07	✓	✓	✓	✓
			P67	✓	✓	✓	×
Multi-function timer unit 3	MTU0	MTIOC0A (input/output)	P34	✓	✓	✓	✓
			PB3	✓	✓	✓	✓
		MTIOC0B (input/output)	P13	✓	✓	✓	✓
			P15	✓	✓	✓	✓
			PA1	✓	✓	✓	✓
		MTIOC0C (input/output)	P32	✓	✓	✓	✓
			PB1	✓	✓	✓	✓
		MTIOC0D (input/output)	P33	✓	✓	✓	✓
			PA3	✓	✓	✓	✓
	MTU1	MTIOC1A (input/output)	P20	✓	✓	✓	✓
			PE4	✓	✓	✓	✓
		MTIOC1B (input/output)	P21	✓	✓	✓	✓
			PB5	✓	✓	✓	✓
	MTU2	MTIOC2A (input/output)	P26	✓	✓	✓	✓
			PB5	✓	✓	✓	✓
		MTIOC2B (input/output)	P27	✓	✓	✓	✓
			PE5	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (3/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Multi-function timer unit 3	MTU3	MTIOC3A (input/output)	P14	✓	✓	✓	✓
			P17	✓	✓	✓	✓
			PC1	✓	✓	✓	✓
			PC7	✓	✓	✓	✓
		MTIOC3B (input/output)	P17	✓	✓	✓	✓
			P22	✓	✓	✓	✓
			P80	✓	✓	✓	×
			PB7	✓	✓	✓	✓
			PC5	✓	✓	✓	✓
			PE1	✓	✓	✓	✓
		MTIOC3C (input/output)	P16	✓	✓	✓	✓
			P56	✓	✓	✓	×
			PC0	✓	✓	✓	✓
			PC6	✓	✓	✓	✓
			PJ3	✓	✓	✓	✓
		MTIOC3D (input/output)	P16	✓	✓	✓	✓
			P23	✓	✓	✓	✓
			P81	✓	✓	✓	×
			PB6	✓	✓	✓	✓
			PC4	✓	✓	✓	✓
			PE0	✓	✓	✓	✓
	MTU4	MTIOC4A (input/output)	P21	✓	✓	✓	✓
			P24	✓	✓	✓	✓
			P82	✓	✓	✓	×
			PA0	✓	✓	✓	✓
			PB3	✓	✓	✓	✓
			PE2	✓	✓	✓	✓
		MTIOC4B (input/output)	P17	✓	✓	✓	✓
			P30	✓	✓	✓	✓
			P54	✓	✓	✓	✓
			PC2	✓	✓	✓	✓
			PD1	✓	✓	✓	✓
			PE3	✓	✓	✓	✓
		MTIOC4C (input/output)	P25	✓	✓	✓	✓
			P83	✓	✓	✓	×
			P87	✓	✓	✓	×
			PB1	✓	✓	✓	✓
			PE1	✓	✓	✓	✓
			PE5	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (4/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Multi-function timer unit 3	MTU4	MTIOC4D (input/output)	P31	✓	✓	✓	✓
			P55	✓	✓	✓	✓
			P86	✓	✓	✓	×
			PC3	✓	✓	✓	✓
			PD2	✓	✓	✓	✓
			PE4	✓	✓	✓	✓
	MTU5	MTIC5U (input)	P12	✓	✓	×	×
			PA4	✓	✓	✓	✓
			PD7	✓	✓	✓	✓
		MTIC5V (input)	P11	✓	✓	×	×
			PA6	✓	✓	✓	✓
			PD6	✓	✓	✓	✓
		MTIC5W (input)	P10	✓	✓	×	×
			PB0	✓	✓	✓	✓
			PD5	✓	✓	✓	✓
	MTU6	MTIOC6A (input/output)	PE7	✓	✓	✓	✓
			PJ1	✓	✓	×	×
		MTIOC6B (input/output)	PA5	✓	✓	✓	✓
			PJ0	✓	✓	×	×
		MTIOC6C (input/output)	P85	✓	✓	×	×
			PE6	✓	✓	✓	✓
		MTIOC6D (input/output)	P84	✓	✓	×	×
			PA0	✓	✓	✓	✓
	MTU7	MTIOC7A (input/output)	PA2	✓	✓	✓	✓
		MTIOC7B (input/output)	PA1	✓	✓	✓	✓
		MTIOC7C (input/output)	P67	✓	✓	✓	×
		MTIOC7D (input/output)	P66	✓	✓	✓	×
	MTU8	MTIOC8A (input/output)	PD6	✓	✓	✓	✓
		MTIOC8B (input/output)	PD4	✓	✓	✓	✓
		MTIOC8C (input/output)	PD5	✓	✓	✓	✓
		MTIOC8D (input/output)	PD3	✓	✓	✓	✓
	MTU	MTCLKA (input)	P14	✓	✓	✓	✓
			P24	✓	✓	✓	✓
			PA4	✓	✓	✓	✓
			PC6	✓	✓	✓	✓
			PD5	✓	✓	✓	✓
		MTCLKB (input)	P15	✓	✓	✓	✓
			P25	✓	✓	✓	✓
			PA6	✓	✓	✓	✓
			PC7	✓	✓	✓	✓
		MTCLKC (input)	P22	✓	✓	✓	✓
			PA1	✓	✓	✓	✓
			PC4	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (5/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Multi-function timer unit 3	MTU	MTCLKD (input)	P23	✓	✓	✓	✓
			PA3	✓	✓	✓	✓
			PC5	✓	✓	✓	✓
Port output enable 3	POE0	POE0# (input)	P32	✓	✓	✓	✓
			P93	✓	✓	✓	×
			PC4	✓	✓	✓	✓
			PD1	✓	✓	✓	✓
			PD7	✓	✓	✓	✓
	POE4	POE4# (input)	P33	✓	✓	✓	✓
			P92	✓	✓	✓	×
			PB5	✓	✓	✓	✓
			PD0	✓	✓	✓	✓
			PD6	✓	✓	✓	✓
	POE8	POE8# (input)	P17	✓	✓	✓	✓
			P30	✓	✓	✓	✓
			PD3	✓	✓	✓	✓
			PE3	✓	✓	✓	✓
			PJ5	✓	✓	✓	×
	POE10	POE10# (input)	P32	✓	✓	✓	✓
			P34	✓	✓	✓	✓
			PA6	✓	✓	✓	✓
			PD5	✓	✓	✓	✓
	POE11	POE11# (input)	P33	✓	✓	✓	✓
			PB3	✓	✓	✓	✓
			PD4	✓	✓	✓	✓
General PWM timer W	GPTW	GTADSM0 (output)	P12	✓	✓	✓	✓
			PH4	✓	×	×	×
			PK4	✓	×	×	×
			PL4	✓	×	×	×
			PM4	✓	×	×	×
		GTADSM1 (output)	P13	✓	✓	✓	✓
			PH5	✓	×	×	×
			PK5	✓	×	×	×
			PL5	✓	×	×	×
			PM5	✓	×	×	×
		GTETRGA (input)	P15	✓	✓	✓	✓
			PH0	✓	×	×	×
			PK0	✓	×	×	×
			PL0	✓	×	×	×
			PM0	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (6/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
General PWM timer W	GPTW	GTETRGB (input)	PA6	✓	✓	✓	✓
			PH1	✓	×	×	×
			PK1	✓	×	×	×
			PL1	✓	×	×	×
			PM1	✓	×	×	×
		GTETRGC (input)	PC4	✓	✓	✓	✓
			PH2	✓	×	×	×
			PK2	✓	×	×	×
			PL2	✓	×	×	×
			PM2	✓	×	×	×
		GTETRGD (input)	P14	✓	✓	✓	✓
			PH3	✓	×	×	×
			PK3	✓	×	×	×
			PL3	✓	×	×	×
			PM3	✓	×	×	×
	GPTW0	GTIOC0A (input/output)	P23	✓	✓	✓	✓
			P83	✓	✓	✓	×
			PA5	✓	✓	✓	✓
			PD3	✓	✓	✓	✓
			PE5	✓	✓	✓	✓
			PH6	✓	×	×	×
		GTIOC0B (input/output)	P17	✓	✓	✓	✓
			P81	✓	✓	✓	×
			PA0	✓	✓	✓	✓
			PD2	✓	✓	✓	✓
			PE2	✓	✓	✓	✓
			PH7	✓	×	×	×
	GPTW1	GTIOC1A (input/output)	P22	✓	✓	✓	✓
			PA2	✓	✓	✓	✓
			PC5	✓	✓	✓	✓
			PD1	✓	✓	✓	✓
			PE4	✓	✓	✓	✓
			PK6	✓	×	×	×
		GTIOC1B (input/output)	P67	✓	✓	✓	×
			P87	✓	✓	✓	×
			PC3	✓	✓	✓	✓
			PD0	✓	✓	✓	✓
			PE1	✓	✓	✓	✓
			PK7	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (7/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
General PWM timer W	GPTW2	GTIOC2A (input/output)	P21	✓	✓	✓	✓
			P82	✓	✓	✓	×
			PA1	✓	✓	✓	✓
			PE3	✓	✓	✓	✓
			PL6	✓	×	×	×
		GTIOC2B (input/output)	P66	✓	✓	✓	×
			P86	✓	✓	✓	×
			PC2	✓	✓	✓	✓
			PE0	✓	✓	✓	✓
			PL7	✓	×	×	×
	GPTW3	GTIOC3A (input/output)	PC7	✓	✓	✓	✓
			PE7	✓	✓	✓	✓
			PM6	✓	×	×	×
		GTIOC3B (input/output)	PC6	✓	✓	✓	✓
			PE6	✓	✓	✓	✓
			PM7	✓	×	×	×
16-bit timer pulse unit	TPU0	TIOCA0 (input/output)	P86	✓	✓	✓	×
			PA0	✓	✓	✓	✓
		TIOCB0 (input/output)	P17	✓	✓	✓	✓
			PA1	✓	✓	✓	✓
		TIOCC0 (input/output)	P32	✓	✓	✓	✓
			P85	✓	✓	×	×
		TIOCD0 (input/output)	P33	✓	✓	✓	✓
			PA3	✓	✓	✓	✓
	TPU1	TIOCA1 (input/output)	P56	✓	✓	✓	×
			PA4	✓	✓	✓	✓
		TIOCB1 (input/output)	P16	✓	✓	✓	✓
			PA5	✓	✓	✓	✓
	TPU2	TIOCA2 (input/output)	P87	✓	✓	✓	×
			PA6	✓	✓	✓	✓
		TIOCB2 (input/output)	P15	✓	✓	✓	✓
			PA7	✓	✓	✓	✓
	TPU3	TIOCA3 (input/output)	P21	✓	✓	✓	✓
			PB0	✓	✓	✓	✓
		TIOCB3 (input/output)	P20	✓	✓	✓	✓
			PB1	✓	✓	✓	✓
		TIOCC3 (input/output)	P22	✓	✓	✓	✓
			PB2	✓	✓	✓	✓
		TIOCD3 (input/output)	P23	✓	✓	✓	✓
			PB3	✓	✓	✓	✓
	TPU4	TIOCA4 (input/output)	P25	✓	✓	✓	✓
			PB4	✓	✓	✓	✓
		TIOCB4 (input/output)	P24	✓	✓	✓	✓
			PB5	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (8/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
16-bit timer pulse unit	TPU5	TIOCA5 (input/output)	P13	✓	✓	✓	✓
			PB6	✓	✓	✓	✓
		TIOCB5 (input/output)	P14	✓	✓	✓	✓
			PB7	✓	✓	✓	✓
	TPU (unit 0)	TCLKA (input)	P14	✓	✓	✓	✓
			PC2	✓	✓	✓	✓
		TCLKB (input)	P15	✓	✓	✓	✓
			PA3	✓	✓	✓	✓
			PC3	✓	✓	✓	✓
		TCLKC (input)	P16	✓	✓	✓	✓
			PB2	✓	✓	✓	✓
			PC0	✓	✓	✓	✓
		TCLKD (input)	P17	✓	✓	✓	✓
			PB3	✓	✓	✓	✓
			PC1	✓	✓	✓	✓
Programmable pulse generator	PPG0	PO0 (output)	P20	✓	✓	✓	✓
		PO1 (output)	P21	✓	✓	✓	✓
		PO2 (output)	P22	✓	✓	✓	✓
		PO3 (output)	P23	✓	✓	✓	✓
		PO4 (output)	P24	✓	✓	✓	✓
		PO5 (output)	P25	✓	✓	✓	✓
		PO6 (output)	P26	✓	✓	✓	✓
		PO7 (output)	P27	✓	✓	✓	✓
		PO8 (output)	P30	✓	✓	✓	✓
		PO9 (output)	P31	✓	✓	✓	✓
		PO10 (output)	P32	✓	✓	✓	✓
		PO11 (output)	P33	✓	✓	✓	✓
		PO12 (output)	P34	✓	✓	✓	✓
		PO13 (output)	P13	✓	✓	✓	✓
			P15	✓	✓	✓	✓
		PO14 (output)	P16	✓	✓	✓	✓
		PO15 (output)	P14	✓	✓	✓	✓
			P17	✓	✓	✓	✓
	PPG1	PO16 (output)	P73	✓	✓	✓	×
			PA0	✓	✓	✓	✓
		PO17 (output)	PA1	✓	✓	✓	✓
			PC0	✓	✓	✓	✓
		PO18 (output)	PA2	✓	✓	✓	✓
			PC1	✓	✓	✓	✓
			PE1	✓	✓	✓	✓
		PO19 (output)	P74	✓	✓	✓	×
			PA3	✓	✓	✓	✓
		PO20 (output)	P75	✓	✓	✓	×
			PA4	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (9/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Programmable pulse generator	PPG1	PO21 (output)	PA5	✓	✓	✓	✓
			PC2	✓	✓	✓	✓
		PO22 (output)	P76	✓	✓	✓	×
			PA6	✓	✓	✓	✓
		PO23 (output)	P77	✓	✓	✓	×
			PA7	✓	✓	✓	✓
			PE2	✓	✓	✓	✓
		PO24 (output)	PB0	✓	✓	✓	✓
			PC3	✓	✓	✓	✓
		PO25 (output)	PB1	✓	✓	✓	✓
			PC4	✓	✓	✓	✓
		PO26 (output)	P80	✓	✓	✓	×
			PB2	✓	✓	✓	✓
			PE3	✓	✓	✓	✓
		PO27 (output)	P81	✓	✓	✓	×
			PB3	✓	✓	✓	✓
		PO28 (output)	P82	✓	✓	✓	×
			PB4	✓	✓	✓	✓
			PE4	✓	✓	✓	✓
		PO29 (output)	PB5	✓	✓	✓	✓
			PC5	✓	✓	✓	✓
		PO30 (output)	PB6	✓	✓	✓	✓
			PC6	✓	✓	✓	✓
		PO31 (output)	PB7	✓	✓	✓	✓
			PC7	✓	✓	✓	✓
8-bit timer	TMR0	TMO0 (output)	P22	✓	✓	✓	✓
			PB3	✓	✓	✓	✓
		TMCI0 (input)	P01	✓	✓	✓	×
			P21	✓	✓	✓	✓
			PB1	✓	✓	✓	✓
		TMRI0 (input)	P00	✓	✓	✓	×
			P20	✓	✓	✓	✓
			PA4	✓	✓	✓	✓
	TMR1	TMO1 (output)	P17	✓	✓	✓	✓
			P26	✓	✓	✓	✓
		TMCI1 (input)	P02	✓	✓	✓	×
			P12	✓	✓	✓	✓
			P54	✓	✓	✓	✓
			PC4	✓	✓	✓	✓
		TMRI1 (input)	P24	✓	✓	✓	✓
			PB5	✓	✓	✓	✓
	TMR2	TMO2 (output)	P16	✓	✓	✓	✓
			PC7	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (10/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
8-bit timer	TMR2	TMCI2 (input)	P15	✓	✓	✓	✓
			P31	✓	✓	✓	✓
			PC6	✓	✓	✓	✓
		TMRI2 (input)	P14	✓	✓	✓	✓
			PC5	✓	✓	✓	✓
	TMR3	TMO3 (output)	P13	✓	✓	✓	✓
			P32	✓	✓	✓	✓
			P55	✓	✓	✓	✓
		TMCI3 (input)	P11	✓	✓	×	×
			P27	✓	✓	✓	✓
			P34	✓	✓	✓	✓
			PA6	✓	✓	✓	✓
		TMRI3 (input)	P10	✓	✓	×	×
			P30	✓	✓	✓	✓
			P33	✓	✓	✓	✓
Compare match timer W	CMTW0	TOC0 (output)	PC7	✓	✓	✓	✓
			PH1	✓	×	×	×
		TIC0 (input)	PC6	✓	✓	✓	✓
			PH0	✓	×	×	×
		TOC1 (output)	PE7	✓	✓	✓	✓
			PK1	✓	×	×	×
		TIC1 (input)	PE6	✓	✓	✓	✓
			PK0	✓	×	×	×
	CMTW1	TOC2 (output)	PD3	✓	✓	✓	✓
			PL1	✓	×	×	×
		TIC2 (input)	PD2	✓	✓	✓	✓
			PL0	✓	×	×	×
		TOC3 (output)	PE3	✓	✓	✓	✓
			PM1	✓	×	×	×
		TIC3 (input)	PE2	✓	✓	✓	✓
			PM0	✓	×	×	×
Realtime clock		RTCOUT (output)	P16	✓	✓	✓	✓
			P32	✓	✓	✓	✓
		RTCIC0 (input)*1	P30	✓	✓	✓	✓
		RTCIC1 (input)*1	P31	✓	✓	✓	✓
		RTCIC2 (input)*1	P32	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (11/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Ethernet controller	RMII0	REF50CK0 (input)	P76	✓	✓	✓	×
			PB2	✓	✓	✓	✓
			PE5	✓	✓	✓	✓
			PL3	✓	×	×	×
		RMII0_CRS_DV (input)	P83	✓	✓	✓	×
			PB7	✓	✓	✓	✓
			PM7	✓	×	×	×
		RMII0_TXD0 (output)	P81	✓	✓	✓	×
			PB5	✓	✓	✓	✓
			PL4	✓	×	×	×
		RMII0_TXD1 (output)	P82	✓	✓	✓	×
			PB6	✓	✓	✓	✓
			PL5	✓	×	×	×
		RMII0_RXD0 (input)	P75	✓	✓	✓	×
			PB1	✓	✓	✓	✓
			PL0	✓	×	×	×
		RMII0_RXD1 (input)	P74	✓	✓	✓	×
			PB0	✓	✓	✓	✓
			PL1	✓	×	×	×
		RMII0_TXD_EN (output)	P80	✓	✓	✓	×
			PA0	✓	✓	✓	✓
			PB4	✓	✓	✓	✓
			PL6	✓	×	×	×
		RMII0_RX_ER (input)	P77	✓	✓	✓	×
			PB3	✓	✓	✓	✓
			PL2	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (12/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Ethernet controller	MII0	ET0_CRS (input)	P83	✓	✓	✓	×
			PB7	✓	✓	✓	✓
			PM7	✓	×	×	×
		ET0_RX_DV (input)	PC2	✓	✓	✓	✓
			PK2	✓	×	×	×
		ET0_EXOUT (output)	P55	✓	✓	✓	✓
			PA6	✓	✓	✓	✓
			PJ3	✓	✓	✓	✓
		ET0_LINKSTA (input)	P34	✓	✓	✓	✓
			P54	✓	✓	✓	✓
			PA5	✓	✓	✓	✓
		ET0_ETXD0 (output)	P81	✓	✓	✓	×
			PB5	✓	✓	✓	✓
			PL4	✓	×	×	×
		ET0_ETXD1 (output)	P82	✓	✓	✓	×
			PB6	✓	✓	✓	✓
			PL5	✓	×	×	×
		ET0_ETXD2 (output)	PC5	✓	✓	✓	✓
			PM4	✓	×	×	×
		ET0_ETXD3 (output)	PC6	✓	✓	✓	✓
			PM5	✓	×	×	×
		ET0_ERXD0 (input)	P75	✓	✓	✓	×
			PB1	✓	✓	✓	✓
			PL0	✓	×	×	×
		ET0_ERXD1 (input)	P74	✓	✓	✓	×
			PB0	✓	✓	✓	✓
			PL1	✓	×	×	×
		ET0_ERXD2 (input)	PC1	✓	✓	✓	✓
			PE4	✓	✓	✓	✓
			PK4	✓	×	×	×
		ET0_ERXD3 (input)	PC0	✓	✓	✓	✓
			PE3	✓	✓	✓	✓
			PK5	✓	×	×	×
		ET0_TX_EN (output)	P80	✓	✓	✓	×
			PA0	✓	✓	✓	✓
			PB4	✓	✓	✓	✓
			PL6	✓	×	×	×
		ET0_TX_ER (output)	PC3	✓	✓	✓	✓
			PK3	✓	×	×	×
		ET0_RX_ER (input)	P77	✓	✓	✓	×
			PB3	✓	✓	✓	✓
			PL2	✓	×	×	×
		ET0_TX_CLK (input)	PC4	✓	✓	✓	✓
			PM6	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (13/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Ethernet controller	MII0	ET0_RX_CLK (input)	P76	✓	✓	✓	×
			PB2	✓	✓	✓	✓
			PE5	✓	✓	✓	✓
			PL3	✓	×	×	×
		ET0_COL (input)	PC7	✓	✓	✓	✓
			PK1	✓	×	×	×
		ET0_WOL (output)	P73	✓	✓	✓	×
			PA1	✓	✓	✓	✓
			PA7	✓	✓	✓	✓
		ET0_MDC (output)	P72	✓	✓	✓	×
			PA4	✓	✓	✓	✓
			PK0	✓	×	×	×
		ET0_MDIO (input/output)	P71	✓	✓	✓	×
			PA3	✓	✓	✓	✓
			PL7	✓	×	×	×
PHY management interface	PMGI0	PMGI0_MDC (output)	P72	✓	✓	✓	×
			PA4	✓	✓	✓	✓
			PK0	✓	×	×	×
		PMGI0_MDIO (input/output)	P71	✓	✓	✓	×
			PA3	✓	✓	✓	✓
			PL7	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (14/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Serial communications interface	SCI0	CTS0# (input)/RTS0# (output)/SS0# (input)	P23	✓	✓	✓	✓
			PJ3	✓	✓	✓	✓
		RXD0 (input)/SMISO0 (input/output)/ SSCL0 (input/output)	P21	✓	✓	✓	✓
			P33	✓	✓	✓	✓
		SCK0 (input/output)	P22	✓	✓	✓	✓
			P34	✓	✓	✓	✓
		SMOSI0 (input/output)/SSDA0 (input/ output)/TXD0 (output)	P20	✓	✓	✓	✓
			P32	✓	✓	✓	✓
	SCI1	CTS1# (input)/RTS1# (output)/SS1# (input)	P14	✓	✓	✓	✓
			P31	✓	✓	✓	✓
		RXD1 (input)/SMISO1 (input/output)/ SSCL1 (input/output)	P15	✓	✓	✓	✓
			P30	✓	✓	✓	✓
			PF2	✓	✓	×	×
		SCK1 (input/output)	P17	✓	✓	✓	✓
			P27	✓	✓	✓	✓
			PF1	✓	✓	×	×
		SMOSI1 (input/output)/SSDA1 (input/ output)/TXD1 (output)	P16	✓	✓	✓	✓
			P26	✓	✓	✓	✓
			PF0	✓	✓	×	×
	SCI2	CTS2# (input)/RTS2# (output)/SS2# (input)	P54	✓	✓	✓	✓
			PJ5	✓	✓	✓	×
		RXD2 (input)/SMISO2 (input/output)/ SSCL2 (input/output)	P12	✓	✓	✓	✓
			P52	✓	✓	✓	✓
		SCK2 (input/output)	P11	✓	✓	×	×
			P51	✓	✓	✓	✓
		SMOSI2 (input/output)/SSDA2 (input/ output)/TXD2 (output)	P13	✓	✓	✓	✓
			P50	✓	✓	✓	✓
	SCI3	CTS3# (input)/RTS3# (output)/SS3# (input)	P26	✓	✓	✓	✓
		RXD3 (input)/SMISO3 (input/output)/ SSCL3 (input/output)	P16	✓	✓	✓	✓
			P25	✓	✓	✓	✓
		SCK3 (input/output)	P15	✓	✓	✓	✓
			P24	✓	✓	✓	✓
		SMOSI3 (input/output)/SSDA3 (input/ output)/TXD3 (output)	P17	✓	✓	✓	✓
			P23	✓	✓	✓	✓
	SCI4	CTS4# (input)/RTS4# (output)/SS4# (input)	PB2	✓	✓	✓	×
		RXD4 (input)/SMISO4 (input/output)/ SSCL4 (input/output)	PB0	✓	✓	✓	×
		SCK4 (input/output)	PB3	✓	✓	✓	×
		SMOSI4 (input/output)/SSDA4 (input/ output)/TXD4 (output)	PB1	✓	✓	✓	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (15/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Serial communications interface	SCI5	CTS5# (input)/RTS5# (output)/SS5# (input)	PA6	✓	✓	✓	✓
			PC0	✓	✓	✓	✓
		RXD5 (input)/SMISO5 (input/output)/ SSCL5 (input/output)	PA2	✓	✓	✓	✓
			PA3	✓	✓	✓	✓
			PC2	✓	✓	✓	✓
		SCK5 (input/output)	PA1	✓	✓	✓	✓
			PC1	✓	✓	✓	✓
			PC4	✓	✓	✓	✓
		SMOSI5 (input/output)/SSDA5 (input/ output)/TXD5 (output)	PA4	✓	✓	✓	✓
			PC3	✓	✓	✓	✓
	SCI6	CTS6# (input)/RTS6# (output)/SS6# (input)	PB2	✓	✓	✓	✓
			PJ3	✓	✓	✓	✓
		RXD6 (input)/SMISO6 (input/output)/ SSCL6 (input/output)	P01	✓	✓	✓	×
			P33	✓	✓	✓	✓
			PB0	✓	✓	✓	✓
		SCK6 (input/output)	P02	✓	✓	✓	×
			P34	✓	✓	✓	✓
			PB3	✓	✓	✓	✓
		SMOSI6 (input/output)/SSDA6 (input/ output)/TXD6 (output)	P00	✓	✓	✓	×
			P32	✓	✓	✓	✓
			PB1	✓	✓	✓	✓
	SCI7	CTS7# (input)/RTS7# (output)/SS7# (input)	P93	✓	✓	✓	×
			PH3	✓	×	×	×
		RXD7 (input)/SMISO7 (input/output)/ SSCL7 (input/output)	P57	✓	✓	×	×
			P92	✓	✓	✓	×
			PH1	✓	×	×	×
		SCK7 (input/output)	P56	✓	✓	✓	×
			P91	✓	✓	✓	×
			PH0	✓	×	×	×
		SMOSI7 (input/output)/SSDA7 (input/ output)/TXD7 (output)	P55	✓	✓	✓	×
			P90	✓	✓	✓	×
			PH2	✓	×	×	×
	SCI8	CTS8# (input)/SS8# (input)	PC4	✓	✓	✓	✓
		RTS8# (output)/CTS8# (input)/ SS8# (input)	PK3	✓	×	×	×
		RTS8# (output)/SCK8 (input/output)	PC5	✓	✓	✓	✓
		RXD8 (input)/SMISO8 (input/output)/ SSCL8 (input/output)	PC6	✓	✓	✓	✓
			PJ1	✓	✓	×	×
			PK1	✓	×	×	×
		SCK8 (input/output)	PJ0	✓	✓	×	×
			PK0	✓	×	×	×
		SMOSI8 (input/output)/SSDA8 (input/ output)/TXD8 (output)	PC7	✓	✓	✓	✓
			PJ2	✓	✓	×	×
			PK2	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (16/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Serial communications interface	SCI9	CTS9# (input)/SS9# (input)	PB4	✓	✓	✓	✓
		RTS9# (output)/CTS9# (input)/ SS9# (input)	PL3	✓	×	×	×
		RTS9# (output)/SCK9 (input/output)	PB5	✓	✓	✓	✓
		RXD9 (input)/SMISO9 (input/output)/ SSCL9 (input/output)	PB6	✓	✓	✓	✓
			PL1	✓	×	×	×
		SCK9 (input/output)	PL0	✓	×	×	×
		SMOSI9 (input/output)/SSDA9 (input/ output)/TXD9 (output)	PB7	✓	✓	✓	✓
			PL2	✓	×	×	×
	SCI10	CTS10# (input)/RTS10# (output)/ SS10# (input)	PC4	✓	✓	✓	✓
		CTS10# (input)/SCK10 (input/output)/ SS10# (input)	P83	✓	✓	✓	×
		RTS10# (output)/CTS10# (input)/ SS10# (input)	PM3	✓	×	×	×
		RTS10# (output)/SCK10 (input/ output)	P80	✓	✓	✓	×
		RXD10 (input)/SMISO10 (input/ output)/SSCL10 (input/output)	P81	✓	✓	✓	×
			P86	✓	✓	✓	×
			PC6	✓	✓	✓	✓
			PM1	✓	×	×	×
		SCK10 (input/output)	PC5	✓	✓	✓	✓
			PM0	✓	×	×	×
		SMOSI10 (input/output)/SSDA10 (input/output)/TXD10 (output)	P82	✓	✓	✓	×
			P87	✓	✓	✓	×
			PC7	✓	✓	✓	✓
			PM2	✓	×	×	×
	SCI11	CTS11# (input)/RTS11# (output)/ SS11# (input)	PB4	✓	✓	✓	✓
		CTS11# (input)/SS11# (input)	P74	✓	✓	✓	×
		RTS11# (output)/CTS11# (input)/ SS11# (input)	PQ3	✓	×	×	×
		RTS11# (output)/SCK11 (input/ output)	P75	✓	✓	✓	×
		RXD11 (input)/SMISO11 (input/ output)/SSCL11 (input/output)	P76	✓	✓	✓	×
			PB6	✓	✓	✓	✓
			PQ1	✓	×	×	×
		SCK11 (input/output)	PB5	✓	✓	✓	✓
			PQ0	✓	×	×	×
		SMOSI11 (input/output)/SSDA11 (input/output)/TXD11 (output)	P77	✓	✓	✓	×
			PB7	✓	✓	✓	✓
			PQ2	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (17/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Serial communications interface	SCI12	CTS12# (input)/RTS12# (output)/ SS12# (input)	PE3	✓	✓	✓	✓
		RXD12 (input)/RXDX12 (input)/ SMISO12 (input/output)/SSCL12 (input/output)	PE2	✓	✓	✓	✓
		SCK12 (input/output)	PE0	✓	✓	✓	✓
		SMOSI12 (input/output)/SSDA12 (input/output)/TXD12 (output)/ TXDX12 (output)/SIOX12 (input/ output)	PE1	✓	✓	✓	✓
I^2C bus interface	RIIC0	SCL0[FM+] (input/output)	P12	✓	✓	✓	✓
		SDA0[FM+] (input/output)	P13	✓	✓	✓	✓
	RIIC1	SCL1 (input/output)	P21	✓	✓	✓	✓
		SDA1 (input/output)	P20	✓	✓	✓	✓
	RIIC2	SCL2-DS (input/output)	P16	✓	✓	✓	✓
		SDA2-DS (input/output)	P17	✓	✓	✓	✓
USB 2.0FS host/ function module	USB0	USB0_VBUS (input)	P16	✓	✓	✓	✓
		USB0_EXICEN (output)	P21	✓	✓	✓	✓
		USB0_VBUSEN (output)	P16	✓	✓	✓	✓
			P24	✓	✓	✓	✓
			P32	✓	✓	✓	✓
		USB0_OVRCURA (input)	P14	✓	✓	✓	✓
		USB0_OVRCURB (input)	P16	✓	✓	✓	✓
			P22	✓	✓	✓	✓
		USB0_ID (input)	P20	✓	✓	✓	✓
CAN module	CAN0	CRX0 (input)	P33	✓	✓	✓	✓
			PD2	✓	✓	✓	✓
		CTX0 (output)	P32	✓	✓	✓	✓
			PD1	✓	✓	✓	✓
	CAN1	CRX1-DS (input)	P15	✓	✓	✓	✓
		CRX1 (input)	P55	✓	✓	✓	✓
		CTX1 (output)	P14	✓	✓	✓	✓
			P23	✓	✓	✓	✓
			P54	✓	✓	✓	✓
	CAN2	CRX2 (input)	P67	✓	✓	✓	×
		CTX2 (output)	P66	✓	✓	✓	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (18/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Serial peripheral interface	RSPI0	RSPCKA (input/output)	PA5	✓	✓	✓	✓
			PC5	✓	✓	✓	✓
			PH0	✓	×	×	×
		MOSIA (input/output)	PA6	✓	✓	✓	✓
			PC6	✓	✓	✓	✓
			PH1	✓	×	×	×
		MISOA (input/output)	PA7	✓	✓	✓	✓
			PC7	✓	✓	✓	✓
			PH2	✓	×	×	×
		SSLA0 (input/output)	PA4	✓	✓	✓	✓
			PC4	✓	✓	✓	✓
			PH3	✓	×	×	×
		SSLA1 (output)	PA0	✓	✓	✓	✓
			PC0	✓	✓	✓	✓
			PH4	✓	×	×	×
		SSLA2 (output)	PA1	✓	✓	✓	✓
			PC1	✓	✓	✓	✓
			PH5	✓	×	×	×
		SSLA3 (output)	PA2	✓	✓	✓	✓
			PC2	✓	✓	✓	✓
			PH6	✓	×	×	×
	RSPI1	RSPCKB (input/output)	P27	✓	✓	✓	✓
			PE5	✓	✓	✓	✓
			PK0	✓	×	×	×
		MOSIB (input/output)	P26	✓	✓	✓	✓
			PE6	✓	✓	✓	✓
			PK1	✓	×	×	×
		MISOB (input/output)	P30	✓	✓	✓	✓
			PE7	✓	✓	✓	✓
			PK2	✓	×	×	×
		SSLB0 (input/output)	P31	✓	✓	✓	✓
			PE4	✓	✓	✓	✓
			PK3	✓	×	×	×
		SSLB1 (output)	P50	✓	✓	✓	✓
			PE0	✓	✓	✓	✓
			PK4	✓	×	×	×
		SSLB2 (output)	P51	✓	✓	✓	✓
			PE1	✓	✓	✓	✓
			PK5	✓	×	×	×
		SSLB3 (output)	P52	✓	✓	✓	✓
			PE2	✓	✓	✓	✓
			PK6	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (19/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Serial peripheral interface	RSPI2	RSPCKC (input/output)	P56	✓	✓	×	×
			PD3	✓	✓	✓	✓
			PL0	✓	×	×	×
		MOSIC (input/output)	P54	✓	✓	×	×
			PD1	✓	✓	✓	✓
			PL1	✓	×	×	×
		MISOC (input/output)	P55	✓	✓	×	×
			PD2	✓	✓	✓	✓
			PL2	✓	×	×	×
		SSLC0 (input/output)	P57	✓	✓	×	×
			PD4	✓	✓	✓	✓
			PL3	✓	×	×	×
		SSLC1 (output)	PD5	✓	✓	✓	✓
			PJ0	✓	✓	×	×
			PL4	✓	×	×	×
		SSLC2 (output)	PD6	✓	✓	✓	✓
			PJ1	✓	✓	×	×
			PL5	✓	×	×	×
		SSLC3 (output)	PD7	✓	✓	✓	✓
			PJ2	✓	✓	×	×
			PL6	✓	×	×	×
Quad serial peripheral interface		QSPCLK (output)	P77	✓	✓	✓	×
			PD5	✓	✓	✓	✓
			PM0	✓	×	×	×
			PN4	✓	×	×	×
		QSSL (output)	P76	✓	✓	✓	×
			PD4	✓	✓	✓	✓
			PM1	✓	×	×	×
			PN5	✓	×	×	×
		QMO/QIO0 (input/output)	PC3	✓	✓	✓	×
			PD6	✓	✓	✓	✓
			PJ3	✓	×	×	×
			PM2	✓	×	×	×
		QMI/QIO1 (input/output)	PC4	✓	✓	✓	×
			PD7	✓	✓	✓	✓
			PJ5	✓	×	×	×
			PM3	✓	×	×	×
		QIO2 (input/output)	P00	✓	×	×	×
			P80	✓	✓	✓	×
			PD2	✓	✓	✓	✓
			PM4	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (20/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Quad serial peripheral interface		QIO3 (input/output)	P01	✓	×	×	×
			P81	✓	✓	✓	×
			PD3	✓	✓	✓	✓
			PM5	✓	×	×	×
Serial sound interface enhanced	SSIE	AUDIO_CLK (input)	P00	✓	✓	✓	×
			P22	✓	✓	✓	✓
	SSIE0	SSIBCK0 (input/output)	P01	✓	✓	✓	×
			P23	✓	✓	✓	✓
		SSILRCK0 (input/output)	P21	✓	✓	✓	✓
			PF5	✓	✓	✓	×
		SSIRXD0 (input)	P20	✓	✓	✓	✓
			PJ5	✓	✓	✓	×
		SSITXD0 (output)	P17	✓	✓	✓	✓
			PJ3	✓	✓	✓	✓
	SSIE1	SSIBCK1 (input/output)	P02	✓	✓	✓	×
			P24	✓	✓	✓	✓
		SSILRCK1 (input/output)	P05	✓	✓	✓	✓
			P15	✓	✓	✓	✓
		SSIDATA1 (input/output)	P03	✓	✓	✓	×
			P25	✓	✓	✓	✓
SD host interface		SDHI_CLK (output)	P21	✓	✓	✓	×
			P77	✓	✓	✓	×
			PD5	✓	✓	✓	✓
			PM0	✓	×	×	×
		SDHI_CMD (input/output)	P20	✓	✓	✓	×
			P76	✓	✓	✓	×
			PD4	✓	✓	✓	✓
			PM1	✓	×	×	×
		SDHI_CD (input)	P25	✓	✓	✓	×
			P81	✓	✓	✓	×
			PE6	✓	✓	✓	✓
			PM6	✓	×	×	×
		SDHI_WP (input)	P24	✓	✓	✓	×
			P80	✓	✓	✓	×
			PE7	✓	✓	✓	✓
			PM7	✓	×	×	×
		SDHI_D0 (input/output)	P22	✓	✓	✓	×
			PC3	✓	✓	✓	×
			PD6	✓	✓	✓	✓
			PM2	✓	×	×	×
		SDHI_D1 (input/output)	P23	✓	✓	✓	×
			PC4	✓	✓	✓	×
			PD7	✓	✓	✓	✓
			PM3	✓	×	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (21/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
SD host interface		SDHI_D2 (input/output)	P75	✓	✓	✓	×
			P87	✓	✓	✓	×
			PD2	✓	✓	✓	✓
			PM4	✓	×	×	×
		SDHI_D3 (input/output)	P17	✓	✓	✓	×
			PC2	✓	✓	✓	×
			PD3	✓	✓	✓	✓
			PM5	✓	×	×	×
MMC host interface		MMC_RES# (output)	P75	✓	✓	✓	×
			PE7	✓	✓	✓	✓
		MMC_CLK (output)	P77	✓	✓	✓	×
			PD5	✓	✓	✓	✓
		MMC_CD (input)	PC2	✓	✓	✓	×
			PE6	✓	✓	✓	✓
		MMC_CMD (input/output)	P76	✓	✓	✓	×
			PD4	✓	✓	✓	✓
		MMC_D0 (input/output)	PC3	✓	✓	✓	×
			PD6	✓	✓	✓	✓
		MMC_D1 (input/output)	PC4	✓	✓	✓	×
			PD7	✓	✓	✓	✓
		MMC_D2 (input/output)	P80	✓	✓	✓	×
			PD2	✓	✓	✓	✓
		MMC_D3 (input/output)	P81	✓	✓	✓	×
			PD3	✓	✓	✓	✓
		MMC_D4 (input/output)	P82	✓	✓	✓	×
			PE0	✓	✓	✓	✓
		MMC_D5 (input/output)	PC5	✓	✓	✓	×
			PE1	✓	✓	✓	✓
		MMC_D6 (input/output)	PC6	✓	✓	✓	×
			PE2	✓	✓	✓	✓
		MMC_D7 (input/output)	PC7	✓	✓	✓	×
			PE3	✓	✓	✓	✓
12-bit A/D converter	S12AD	AN000 (input)*1	P40	✓	✓	✓	✓
		AN001 (input)*1	P41	✓	✓	✓	✓
		AN002 (input)*1	P42	✓	✓	✓	✓
		AN003 (input)*1	P43	✓	✓	✓	✓
		AN004 (input)*1	P44	✓	✓	✓	✓
		AN005 (input)*1	P45	✓	✓	✓	✓
		AN006 (input)*1	P46	✓	✓	✓	✓
		AN007 (input)*1	P47	✓	✓	✓	✓
		ADTRG0# (input)	P07	✓	✓	✓	✓
			P16	✓	✓	✓	✓
			P25	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (22/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
12-bit A/D converter	S12AD1	AN100 (input)*1	PE2	✓	✓	✓	✓
		AN101 (input)*1	PE3	✓	✓	✓	✓
		AN102 (input)*1	PE4	✓	✓	✓	✓
		AN103 (input)*1	PE5	✓	✓	✓	✓
		AN104 (input)*1	PE6	✓	✓	✓	✓
		AN105 (input)*1	PE7	✓	✓	✓	✓
		AN106 (input)*1	PD6	✓	✓	✓	✓
		AN107 (input)*1	PD7	✓	✓	✓	✓
		AN108 (input)*1	PD0	✓	✓	✓	✓
		AN109 (input)*1	PD1	✓	✓	✓	✓
		AN110 (input)*1	PD2	✓	✓	✓	✓
		AN111 (input)*1	PD3	✓	✓	✓	✓
		AN112 (input)*1	PD4	✓	✓	✓	✓
		AN113 (input)*1	PD5	✓	✓	✓	✓
		AN114 (input)*1	P90	✓	✓	✓	×
		AN115 (input)*1	P91	✓	✓	✓	×
		AN116 (input)*1	P92	✓	✓	✓	×
		AN117 (input)*1	P93	✓	✓	✓	×
		AN118 (input)*1	P00	✓	✓	✓	×
		AN119 (input)*1	P01	✓	✓	✓	×
		AN120 (input)*1	P02	✓	✓	✓	×
		ANEX0 (output)*1	PE0	✓	✓	✓	✓
		ANEX1 (input)*1	PE1	✓	✓	✓	✓
		ADTRG1# (input)	P13	✓	✓	✓	✓
			P17	✓	✓	✓	✓
12-bit D/A converter		DA0 (output)*1	P03	✓	✓	✓	×
		DA1 (output)*1	P05	✓	✓	✓	✓
Parallel data capture unit		PIXCLK (input)	P24	✓	✓	✓	×
		VSYNC (input)	P32	✓	✓	✓	×
		HSYNC (input)	P25	✓	✓	✓	×
		PIXD0 (input)	P15	✓	✓	✓	×
		PIXD1 (input)	P86	✓	✓	✓	×
		PIXD2 (input)	P87	✓	✓	✓	×
		PIXD3 (input)	P17	✓	✓	✓	×
		PIXD4 (input)	P20	✓	✓	✓	×
		PIXD5 (input)	P21	✓	✓	✓	×
		PIXD6 (input)	P22	✓	✓	✓	×
		PIXD7 (input)	P23	✓	✓	✓	×
		PCKO (output)	P33	✓	✓	✓	×
Clock generation circuit		CLKOUT (output)	P25	✓	✓	✓	✓
			PH6	✓	×	×	×
		CLKOUT25M (output)	P56	✓	✓	✓	×
			PH7	✓	×	×	×
			PJ2	✓	✓	×	×

Table 23.1 Functions Assigned to Each Multiplexed Pin (23/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Clock frequency accuracy measurement circuit		CACREF (input)	PA0	✓	✓	✓	✓
			PC7	✓	✓	✓	✓
Graphic-LCD controller		LCD_EXTCLK (input)	P73	✓	✓	×	×
			PD0	✓	✓	✓	✓
		LCD_CLK (output)	P14	✓	✓	×	×
			PB5	✓	✓	✓	✓
		LCD_TCON0 (output)	P13	✓	✓	×	×
			PB4	✓	✓	✓	✓
		LCD_TCON1 (output)	PB3	✓	✓	✓	✓
			P12	✓	✓	×	×
		LCD_TCON2 (output)	PB2	✓	✓	✓	✓
			PJ2	✓	✓	×	×
		LCD_TCON3 (output)	PB1	✓	✓	✓	✓
			PJ1	✓	✓	×	×
		LCD_DATA0 (output)	PB0	✓	✓	✓	✓
			PJ0	✓	✓	×	×
		LCD_DATA1 (output)	P85	✓	✓	×	×
			PA7	✓	✓	✓	✓
		LCD_DATA2 (output)	P84	✓	✓	×	×
			PA6	✓	✓	✓	✓
		LCD_DATA3 (output)	P57	✓	✓	×	×
			PA5	✓	✓	✓	✓
		LCD_DATA4 (output)	P56	✓	✓	×	×
			PA4	✓	✓	✓	✓
		LCD_DATA5 (output)	P55	✓	✓	×	×
			PA3	✓	✓	✓	✓
		LCD_DATA6 (output)	P54	✓	✓	×	×
			PA2	✓	✓	✓	✓
		LCD_DATA7 (output)	P11	✓	✓	×	×
			PA1	✓	✓	✓	✓
		LCD_DATA8 (output)	P83	✓	✓	×	×
			PA0	✓	✓	✓	✓
		LCD_DATA9 (output)	PC7	✓	✓	×	×
			PE7	✓	✓	✓	✓
		LCD_DATA10 (output)	PC6	✓	✓	×	×
			PE6	✓	✓	✓	✓
		LCD_DATA11 (output)	PC5	✓	✓	×	×
			PE5	✓	✓	✓	✓
		LCD_DATA12 (output)	P82	✓	✓	×	×
			PE4	✓	✓	✓	✓
		LCD_DATA13 (output)	P81	✓	✓	×	×
			PE3	✓	✓	✓	✓
		LCD_DATA14 (output)	P80	✓	✓	×	×
			PE2	✓	✓	✓	✓

Table 23.1 Functions Assigned to Each Multiplexed Pin (24/24)

Module/Function	Channel	Pin Functions	Allocation Port	Package			
				224-pin	176-pin	145-pin 144-pin	100-pin
Graphic-LCD controller		LCD_DATA15 (output)	PC4	✓	✓	×	×
			PE1	✓	✓	✓	✓
		LCD_DATA16 (output)	PC3	✓	✓	×	×
			PE0	✓	✓	✓	✓
		LCD_DATA17 (output)	P77	✓	✓	×	×
			PD7	✓	✓	✓	✓
		LCD_DATA18 (output)	P76	✓	✓	×	×
			PD6	✓	✓	✓	✓
		LCD_DATA19 (output)	PC2	✓	✓	×	×
			PD5	✓	✓	✓	✓
		LCD_DATA20 (output)	P75	✓	✓	×	×
			PD4	✓	✓	✓	✓
		LCD_DATA21 (output)	P74	✓	✓	×	×
			PD3	✓	✓	✓	✓
		LCD_DATA22 (output)	PC1	✓	✓	×	×
			PD2	✓	✓	✓	✓
		LCD_DATA23 (output)	P72	✓	✓	×	×
			PD1	✓	✓	✓	✓

Note 1. To use this pin function, set the corresponding pin as general input (set the PORTm.PDR.Bn and PORTm.PMR.Bn bits to 0).

23.2 Register Descriptions

The registers and bits of unsupported pins, depending on the package, are reserved. The write value to the reserved bits is the value after a reset.

23.2.1 Write-Protect Register (PWPR)

Address(es): 0008 C11Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	B0WI	PFSWE	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	PFSWE	PFS Register Write Enable	0: Writing to the PFS register is disabled 1: Writing to the PFS register is enabled	R/W
b7	B0WI	PFSWE Bit Write Disable	0: Writing to the PFSWE bit is enabled 1: Writing to the PFSWE bit is disabled	R/W

PFSWE Bit (PFS Register Write Enable)

Writing to PmnPFS register is enabled only when the PFSWE bit is set to 1.
To set the PFSWE bit to 1, write 1 to the PFSWE bit after writing 0 to the B0WI bit.

B0WI Bit (PFSWE Bit Write Disable)

Writing to the PFSWE bit is enabled only when the B0WI bit is set to 0.

23.2.2 P0n Pin Function Control Register (P0nPFS) (n = 0 to 3, 5, 7)

Address(es): P00PFS 0008 C140h, P01PFS 0008 C141h, P02PFS 0008 C142h, P03PFS 0008 C143h, P05PFS 0008 C145h, P07PFS 0008 C147h

	b7	b6	b5	b4	b3	b2	b1	b0
	ASEL	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.2 and Table 23.3.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P00: IRQ8 (224/176/145/144 pin) P01: IRQ9 (224/176/145/144 pin) P02: IRQ10 (224/176/145/144 pin) P03: IRQ11 (224/176/145/144 pin) P05: IRQ13 (224/176/145/144/100 pin) P07: IRQ15 (224/176/145/144/100 pin)	R/W
b7	ASEL	Analog Function Select	0: Used other than as analog pin. 1: Used as analog pin. P00: AN118 (224/176/145/144 pin) P01: AN119 (224/176/145/144 pin) P02: AN120 (224/176/145/144 pin) P03: DA0 (224/176/145/144 pin) P05: DA1 (224/176/145/144/100 pin)	R/W

The port mn pin function control register (PmnPFS) selects the pin function. Bits PSEL[5:0] select the peripheral function which is assigned to bits.

The ISEL bit is set when a pin is used as an IRQ input pin. This setting can be used with the combination of the peripheral function, though IRQn (external pin interrupt) of the same number should not be enabled by two or more pins.

The ASEL bit is set when a pin is used as an analog pin. When the pin is set as an analog pin by the ASEL bit, select the general I/O port by the port mode register (PORTm.PMR) and specify input by the port direction register (PORTm.PDR). The pin state cannot be read at this point, since the PmnPFS register is protected by the write-protect register (PWPR). Modify the register after releasing the protection.

The ISEL bit to which IRQn is not specified is reserved. The ASEL bit to which analog input/output is not specified is reserved.

Table 23.2 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA

	Pin					
PSEL[5:0] Settings	**P00**	**P01**	**P02**	**P03**	**P05**	**P07**
000000b (initial value)	Hi-Z					
000101b	TMRI0	TMCI0	TMCI1	—	—	—
001001b	—	—	—	—	—	ADTRG0#
001010b	TXD6 SMOSI6 SSDA6	RXD6 SMISO6 SSCL6	SCK6	—	—	—
010111b	AUDIO_CLK	SSIBCK0	SSIBCK1	SSIDATA1	SSILRCK1	—
011011b	QIO2-C*1	QIO3-C*1	—	—	—	—

—: Do not specify this value.
Note 1. This setting is not supported by 176-/145-/144-pin products.

Table 23.3 Register Settings for Input/Output Pin Function in 100-Pin LFQFP

	Pin	
PSEL[5:0] Settings	**P05**	**P07**
000000b (initial value)	Hi-Z	
001001b	—	ADTRG0#
010111b	SSILRCK1	—

—: Do not specify this value.

23.2.3 P1n Pin Function Control Register (P1nPFS) (n = 0 to 7)

Address(es): P10PFS 0008 C148h, P11PFS 0008 C149h, P12PFS 0008 C14Ah, P13PFS 0008 C14Bh, P14PFS 0008 C14Ch, P15PFS 0008 C14Dh, P16PFS 0008 C14Eh, P17PFS 0008 C14Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.4 and Table 23.5.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P10: IRQ0 (224/176 pin) P11: IRQ1 (224/176 pin) P12: IRQ2 (224/176/145/144/100 pin) P13: IRQ3 (224/176/145/144/100 pin) P14: IRQ4 (224/176/145/144/100 pin) P15: IRQ5 (224/176/145/144/100 pin) P16: IRQ6 (224/176/145/144/100 pin) P17: IRQ7 (224/176/145/144/100 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.4 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-Pin LFQFP

	Pin							
PSEL[5:0] Settings	**P10**	**P11**	**P12**	**P13**	**P14**	**P15**	**P16**	**P17**
000000b (initial value)	Hi-Z							
000001b	MTIC5W	MTIC5V	MTIC5U	MTIOC0B	MTIOC3A	MTIOC0B	MTIOC3C	MTIOC3A
000010b	—	—	—	—	MTCLKA	MTCLKB	MTIOC3D	MTIOC3B
000011b	—	—	—	TIOCA5	TIOCB5	TIOCB2	TIOCB1	TIOCB0
000100b	—	—	—	—	TCLKA	TCLKB	TCLKC	TCLKD
000101b	TMRI3	TMCI3	TMCI1	TMO3	TMRI2	TMCI2	TMO2	TMO1
000110b	—	—	—	PO13	PO15	PO13	PO14	PO15
000111b	—	—	—	—	—	—	RTCOUT	POE8#
001000b	—	—	—	—	—	—	—	MTIOC4B
001001b	—	—	—	ADTRG1#	—	—	ADTRG0#	ADTRG1#
001010b	—	SCK2	RXD2 SMISO2 SSCL2	TXD2 SMOSI2 SSDA2	—	RXD1 SMISO1 SSCL1	TXD1 SMOSI1 SSDA1	SCK1
001011b	—	—	—	—	CTS1# RTS1# SS1#	SCK3	RXD3 SMISO3 SSCL3	TXD3 SMOSI3 SSDA3
001111b	—	—	SCL0[FM+]	SDA0[FM+]	—	—	SCL2-DS	SDA2-DS
010000b	—	—	—	—	CTX1	CRX1-DS	—	—
010001b	—	—	—	—	—	—	USB0_VBUS	—
010010b	—	—	—	—	USB0_OVRCURA	—	USB0_VBUSEN	—
010011b	—	—	—	—	—	—	USB0_OVRCURB	—
010111b	—	—	—	—	—	SSILRCK1	—	SSITXD0
011010b	—	—	—	—	—	—	—	SDHI_D3-C
011100b	—	—	—	—	—	PIXD0	—	PIXD3
011110b	—	—	GTADSM0	GTADSM1	GTETRGD	GTETRGA	—	GTIOC0B
100101b	—	LCD_DATA7-A	LCD_TCON1-A	LCD_TCON0-A	LCD_CLK-A	—	—	—

—: Do not specify this value.

Table 23.5 Register Settings for Input/Output Pin Function in 145-Pin TFLGA, 144-/100-Pin LFQFP


	Pin					
PSEL[5:0] Settings	**P12**	**P13**	**P14**	**P15**	**P16**	**P17**
000000b (initial value)	Hi-Z					
000001b	—	MTIOC0B	MTIOC3A	MTIOC0B	MTIOC3C	MTIOC3A
000010b	—	—	MTCLKA	MTCLKB	MTIOC3D	MTIOC3B
000011b	—	TIOCA5	TIOCB5	TIOCB2	TIOCB1	TIOCB0
000100b	—	—	TCLKA	TCLKB	TCLKC	TCLKD
000101b	TMCI1	TMO3	TMRI2	TMCI2	TMO2	TMO1
000110b	—	PO13	PO15	PO13	PO14	PO15
000111b	—	—	—	—	RTCOUT	POE8#
001000b	—	—	—	—	—	MTIOC4B
001001b	—	ADTRG1#	—	—	ADTRG0#	ADTRG1#
001010b	RXD2 SMISO2 SSCL2	TXD2 SMOSI2 SSDA2	—	RXD1 SMISO1 SSCL1	TXD1 SMOSI1 SSDA1	SCK1
001011b	—	—	CTS1# RTS1# SS1#	SCK3	RXD3 SMISO3 SSCL3	TXD3 SMOSI3 SSDA3
001111b	SCL0[FM+]	SDA0[FM+]	—	—	SCL2-DS	SDA2-DS
010000b	—	—	CTX1	CRX1-DS	—	—
010001b	—	—	—	—	USB0_VBUS	—
010010b	—	—	USB0_OVRCURA	—	USB0_VBUSEN	—
010011b	—	—	—	—	USB0_OVRCURB	—
010111b	—	—	—	SSILRCK1	—	SSITXD0
011010b	—	—	—	—	—	SDHI_D3-C*1
011100b	—	—	—	PIXD0*1	—	PIXD3*1
011110b	GTADSM0	GTADSM1	GTETRGD	GTETRGA	—	GTIOC0B

—: Do not specify this value.

Note 1. This setting is not supported by 100-pin products.

23.2.4 P2n Pin Function Control Register (P2nPFS) (n = 0 to 7)

Address(es): P20PFS 0008 C150h, P21PFS 0008 C151h, P22PFS 0008 C152h, P23PFS 0008 C153h, P24PFS 0008 C154h, P25PFS 0008 C155h, P26PFS 0008 C156h, P27PFS 0008 C157h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.6.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P20: IRQ8 (224/176/145/144/100 pin) P21: IRQ9 (224/176/145/144/100 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.6 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-/100-Pin LFQFP, 145-Pin TFLGA

	Pin							
PSEL[5:0] Settings	P20	P21	P22	P23	P24	P25	P26	P27
000000b (initial value)	Hi-Z							
000001b	MTIOC1A	MTIOC1B	MTIOC3B	MTIOC3D	MTIOC4A	MTIOC4C	MTIOC2A	MTIOC2B
000010b	—	—	MTCLKC	MTCLKD	MTCLKA	MTCLKB	—	—
000011b	TIOCB3	TIOCA3	TIOCC3	TIOCD3	TIOCB4	TIOCA4	—	—
000101b	TMRI0	TMCI0	TMO0	—	TMRI1	—	TMO1	TMCI3
000110b	PO0	PO1	PO2	PO3	PO4	PO5	PO6	PO7
001000b	—	MTIOC4A	—	—	—	—	—	—
001001b	—	—	—	—	—	ADTRG0#	—	—
001010b	TXD0 SMOSI0 SSDA0	RXD0 SMISO0 SSCL0	SCK0	TXD3 SMOSI3 SSDA3	SCK3	RXD3 SMISO3 SSCL3	TXD1 SMOSI1 SSDA1	SCK1
001011b	—	—	—	CTS0# RTS0# SS0#	—	—	CTS3# RTS3# SS3#	—
001101b	—	—	—	—	—	—	MOSIB-A	RSPCKB-A
001111b	SDA1	SCL1	—	—	—	—	—	—
010000b	—	—	—	CTX1	—	—	—	—
010011b	USB0_ID	USB0_EXICEN	USB0_OVRCURB	—	USB0_VBUSEN	—	—	—
010111b	SSIRXD0	SSILRCK0	AUDIO_CLK	SSIBCK0	SSIBCK1	SSIDATA1	—	—
011000b	—	—	EDREQ0	EDACK0	EDREQ1	EDACK1	—	—
011010b	SDHI_CMD-C*1	SDHI_CLK-C*1	SDHI_D0-C*1	SDHI_D1-C*1	SDHI_WP*1	SDHI_CD*1	—	—
011100b	PIXD4*1	PIXD5*1	PIXD6*1	PIXD7*1	PIXCLK*1	HSYNC*1	—	—
011110b	—	GTIOC2A	GTIOC1A	GTIOC0A	—	—	—	—
101010b	—	—	—	—	—	CLKOUT	—	—

—: Do not specify this value.

Note 1. This setting is not supported by 100-pin products.

23.2.5 P3n Pin Function Control Register (P3nPFS) (n = 0 to 4)

Address(es): P30PFS 0008 C158h, P31PFS 0008 C159h, P32PFS 0008 C15Ah, P33PFS 0008 C15Bh, P34PFS 0008 C15Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.7.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P30: IRQ0-DS (224/176/145/144/100 pin) P31: IRQ1-DS (224/176/145/144/100 pin) P32: IRQ2-DS (224/176/145/144/100 pin) P33: IRQ3-DS (224/176/145/144/100 pin) P34: IRQ4 (224/176/145/144/100 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.7 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-/100-Pin LFQFP, 145-Pin TFLGA

	Pin				
PSEL[5:0] Settings	P30	P31	P32	P33	P34
000000b (initial value)	Hi-Z				
000001b	MTIOC4B	MTIOC4D	MTIOC0C	MTIOC0D	MTIOC0A
000011b	—	—	TIOCC0	TIOCD0	—
000101b	TMRI3	TMCI2	TMO3	TMRI3	TMCI3
000110b	PO8	PO9	PO10	PO11	PO12
000111b	POE8#	—	RTCOUT	—	POE10#
001000b	—	—	POE0#	POE4#	—
001010b	RXD1 SMISO1 SSCL1	—	TXD6 SMOSI6 SSDA6	RXD6 SMISO6 SSCL6	SCK6
001011b	—	CTS1# RTS1# SS1#	TXD0 SMOSI0 SSDA0	RXD0 SMISO0 SSCL0	SCK0
001101b	MISOB-A	SSLB0-A	—	—	—
010000b	—	—	CTX0	CRX0	—
010001b	—	—	—	—	ET0_LINKSTA
010011b	—	—	USB0_VBUSEN	—	—
011000b	—	—	—	EDREQ1	—
011100b	—	—	VSYNC*1	PCKO*1	—
100001b	—	—	POE10#	POE11#	—

—: Do not specify this value.

Note 1. This setting is not supported by 100-pin products.

23.2.6 P4n Pin Function Control Register (P4nPFS) (n = 0 to 7)

Address(es): P40PFS 0008 C160h, P41PFS 0008 C161h, P42PFS 0008 C162h, P43PFS 0008 C163h, P44PFS 0008 C164h, P45PFS 0008 C165h, P46PFS 0008 C166h, P47PFS 0008 C167h

	b7	b6	b5	b4	b3	b2	b1	b0
	ASEL	ISEL	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P40: IRQ8-DS (224/176/145/144/100 pin) P41: IRQ9-DS (224/176/145/144/100 pin) P42: IRQ10-DS (224/176/145/144/100 pin) P43: IRQ11-DS (224/176/145/144/100 pin) P44: IRQ12-DS (224/176/145/144/100 pin) P45: IRQ13-DS (224/176/145/144/100 pin) P46: IRQ14-DS (224/176/145/144/100 pin) P47: IRQ15-DS (224/176/145/144/100 pin)	R/W
b7	ASEL	Analog Input Function Select	0: Used other than as analog pin. 1: Used as analog pin. P40: AN000 (224/176/145/144/100 pin) P41: AN001 (224/176/145/144/100 pin) P42: AN002 (224/176/145/144/100 pin) P43: AN003 (224/176/145/144/100 pin) P44: AN004 (224/176/145/144/100 pin) P45: AN005 (224/176/145/144/100 pin) P46: AN006 (224/176/145/144/100 pin) P47: AN007 (224/176/145/144/100 pin)	R/W

23.2.7 P5n Pin Function Control Register (P5nPFS) (n = 0 to 2, 4 to 7)

Address(es): P50PFS 0008 C168h, P51PFS 0008 C169h, P52PFS 0008 C16Ah, P54PFS 0008 C16Ch, P55PFS 0008 C16Dh, P56PFS 0008 C16Eh, P57PFS 0008 C16Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.8 to Table 23.10.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P55: IRQ10 (224/176/145/144/100 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.8 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-Pin LFQFP

	Pin						
PSEL[5:0] Settings	P50	P51	P52	P54	P55	P56	P57
000000b (initial value)	Hi-Z						
000001b	—	—	—	MTIOC4B	MTIOC4D	MTIOC3C	—
000011b	—	—	—	—	—	TIOCA1	—
000101b	—	—	—	TMCI1	TMO3	—	—
001010b	TXD2 SMOSI2 SSDA2	SCK2	RXD2 SMISO2 SSCL2	—	TXD7 SMOSI7 SSDA7	SCK7	RXD7 SMISO7 SSCL7
001011b	—	—	—	CTS2# RTS2# SS2#	—	—	—
001101b	SSLB1-A	SSLB2-A	SSLB3-A	MOSIC-B	MISOC-B	RSPCKC-B	SSLC0-B
010000b	—	—	—	CTX1	CRX1	—	—
010001b	—	—	—	ET0_LINKSTA	ET0_EXOUT	—	—
011000b	—	—	—	EDACK0	EDREQ0	EDACK1	—
100101b	—	—	—	LCD_DATA6-A	LCD_DATA5-A	LCD_DATA4-A	LCD_DATA3-A
101010b	—	—	—	—	—	CLKOUT25M	—

—: Do not specify this value.

Table 23.9 Register Settings for Input/Output Pin Function in 145-Pin TFLGA, 144-Pin LFQFP

	Pin					
PSEL[5:0] Settings	**P50**	**P51**	**P52**	**P54**	**P55**	**P56**
000000b (initial value)	Hi-Z					
000001b	—	—	—	MTIOC4B	MTIOC4D	MTIOC3C
000011b	—	—	—	—	—	TIOCA1
000101b	—	—	—	TMCI1	TMO3	—
001010b	TXD2 SMOSI2 SSDA2	SCK2	RXD2 SMISO2 SSCL2	—	TXD7 SMOSI7 SSDA7	SCK7
001011b	—	—	—	CTS2# RTS2# SS2#	—	—
001101b	SSLB1-A	SSLB2-A	SSLB3-A	—	—	—
010000b	—	—	—	CTX1	CRX1	—
010001b	—	—	—	ET0_LINKSTA	ET0_EXOUT	—
011000b	—	—	—	EDACK0	EDREQ0	EDACK1
101010b	—	—	—	—	—	CLKOUT25M

—: Do not specify this value.

Table 23.10 Register Settings for Input/Output Pin Function in 100-Pin LFQFP

	Pin				
PSEL[5:0] Settings	**P50**	**P51**	**P52**	**P54**	**P55**
000000b (initial value)	Hi-Z				
000001b	—	—	—	MTIOC4B	MTIOC4D
000101b	—	—	—	TMCI1	TMO3
001010b	TXD2 SMOSI2 SSDA2	SCK2	RXD2 SMISO2 SSCL2	—	—
001011b	—	—	—	CTS2# RTS2# SS2#	—
001101b	SSLB1-A	SSLB2-A	SSLB3-A	—	—
010000b	—	—	—	CTX1	CRX1
010001b	—	—	—	ET0_LINKSTA	ET0_EXOUT
011000b	—	—	—	EDACK0	EDREQ0

—: Do not specify this value.

23.2.8 P6n Pin Function Control Register (P6nPFS) (n = 6, 7)

Address(es): P66PFS 0008 C176h, P67PFS 0008 C177h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.11.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin P67: IRQ15 (224/176/145/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.11 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA

PSEL[5:0] Settings	Pin	
	P66	P67
000000b (initial value)	Hi-Z	
001000b	MTIOC7D	MTIOC7C
010000b	CTX2	CRX2
011110b	GTIOC2B	GTIOC1B

23.2.9 P7n Pin Function Control Register (P7nPFS) (n = 1 to 7)

Address(es): P71PFS 0008 C179h, P72PFS 0008 C17Ah, P73PFS 0008 C17Bh, P74PFS 0008 C17Ch, P75PFS 0008 C17Dh, P76PFS 0008 C17Eh, P77PFS 0008 C17Fh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.12.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.12 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA

	Pin						
PSEL[5:0] Settings	**P71**	**P72**	**P73**	**P74**	**P75**	**P76**	**P77**
000000b (initial value)	Hi-Z						
000110b	—	—	PO16	PO19	PO20	PO22	PO23
001010b	—	—	—	—	SCK11	SMISO11 SSCL11 RXD11	SMOSI11 SSDA11 TXD11
001011b	—	—	—	SS11# CTS11#	RTS11#	—	—
010001b	ET0_MDIO	ET0_MDC	ET0_WOL	ET0_ERXD1	ET0_ERXD0	ET0_RX_CLK	ET0_RX_ER
010010b	—	—	—	RMII0_RXD1	RMII0_RXD0	REF50CK0	RMII0_RX_ER
011001b	—	—	—	—	MMC_RES#-A	MMC_CMD-A	MMC_CLK-A
011010b	—	—	—	—	SDHI_D2-A	SDHI_CMD-A	SDHI_CLK-A
011011b	—	—	—	—	—	QSSL-A	QSPCLK-A
100101b	—	LCD_DATA23-A*1	LCD_EXTCLK-A*1	LCD_DATA21-A*1	LCD_DATA20-A*1	LCD_DATA18-A*1	LCD_DATA17-A*1
101000b	PMGI0_MDIO	PMGI0_MDC	—	—	—	—	—

—: Do not specify this value.

Note 1. This setting is not supported by 145-/144-pin products.

23.2.10 P8n Pin Function Control Register (P8nPFS) (n = 0 to 7)

Address(es): P80PFS 0008 C180h, P81PFS 0008 C181h, P82PFS 0008 C182h, P83PFS 0008 C183h, P84PFS 0008 C184h, P85PFS 0008 C185h, P86PFS 0008 C186h, P87PFS 0008 C187h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.13 and Table 23.14.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.13 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-Pin LFQFP

	Pin							
PSEL[5:0] Settings	P80	P81	P82	P83	P84	P85	P86	P87
000000b (initial value)	Hi-Z							
000001b	MTIOC3B	MTIOC3D	MTIOC4A	MTIOC4C	MTIOC6D	MTIOC6C	—	—
000011b	—	—	—	—	—	TIOCC0	TIOCA0	TIOCA2
000110b	PO26	PO27	PO28	—	—	—	—	—
001000b	—	—	—	—	—	—	MTIOC4D	MTIOC4C
001010b	SCK10	SMISO10 SSCL10 RXD10	SMOSI10 SSDA10 TXD10	SCK10	—	—	SMISO10 SSCL10 RXD10	SMOSI10 SSDA10 TXD10
001011b	RTS10#	—	—	SS10# CTS10#	—	—	—	—
010001b	ET0_TX_EN	ET0_ETXD0	ET0_ETXD1	ET0_CRS	—	—	—	—
010010b	RMII0_TXD_EN	RMII0_TXD0	RMII0_TXD1	RMII0_CRS_DV	—	—	—	—
011000b	EDREQ0	EDACK0	EDREQ1	EDACK1	—	—	—	—
011001b	MMC_D2-A	MMC_D3-A	MMC_D4-A	—	—	—	—	—
011010b	SDHI_WP	SDHI_CD	—	—	—	—	—	SDHI_D2-C
011011b	QIO2-A	QIO3-A	—	—	—	—	—	—
011100b	—	—	—	—	—	—	PIXD1	PIXD2
011110b	—	GTIOC0B	GTIOC2A	GTIOC0A	—	—	GTIOC2B	GTIOC1B
100101b	LCD_DATA14-A	LCD_DATA13-A	LCD_DATA12-A	LCD_DATA8-A	LCD_DATA2-A	LCD_DATA1-A	—	—

—: Do not specify this value.

Table 23.14 Register Settings for Input/Output Pin Function in 145-Pin TFLGA, 144-Pin LFQFP

	Pin					
PSEL[5:0] Settings	**P80**	**P81**	**P82**	**P83**	**P86**	**P87**
000000b (initial value)	Hi-Z					
000001b	MTIOC3B	MTIOC3D	MTIOC4A	MTIOC4C	—	—
000011b	—	—	—	—	TIOCA0	TIOCA2
000110b	PO26	PO27	PO28	—	—	—
001000b	—	—	—	—	MTIOC4D	MTIOC4C
001010b	SCK10	SMISO10 SSCL10 RXD10	SMOSI10 SSDA10 TXD10	SCK10	SMISO10 SSCL10 RXD10	SMOSI10 SSDA10 TXD10
001011b	RTS10#	—	—	SS10# CTS10#	—	—
010001b	ET0_TX_EN	ET0_ETXD0	ET0_ETXD1	ET0_CRS	—	—
010010b	RMII0_TXD_EN	RMII0_TXD0	RMII0_TXD1	RMII0_CRS_DV	—	—
011000b	EDREQ0	EDACK0	EDREQ1	EDACK1	—	—
011001b	MMC_D2-A	MMC_D3-A	MMC_D4-A	—	—	—
011010b	SDHI_WP	SDHI_CD	—	—	—	SDHI_D2-C
011011b	QIO2-A	QIO3-A	—	—	—	—
011100b	—	—	—	—	PIXD1	PIXD2
011110b	—	GTIOC0B	GTIOC2A	GTIOC0A	GTIOC2B	GTIOC1B

—: Do not specify this value.

23.2.11 P9n Pin Function Control Register (P9nPFS) (n = 0 to 3)

Address(es): P90PFS 0008 C188h, P91PFS 0008 C189h, P92PFS 0008 C18Ah, P93PFS 0008 C18Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	ASEL	—	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.15.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	ASEL	Analog Input Function Select	0: Used other than as analog pin. 1: Used as analog pin. P90: AN114 (224/176/145/144 pin) P91: AN115 (224/176/145/144 pin) P92: AN116 (224/176/145/144 pin) P93: AN117 (224/176/145/144 pin)	R/W

Table 23.15 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA

	Pin			
PSEL[5:0] Settings	**P90**	**P91**	**P92**	**P93**
000000b (initial value)	Hi-Z			
001000b	—	—	POE4#	POE0#
001010b	TXD7 SMOSI7 SSDA7	SCK7	RXD7 SMISO7 SSCL7	—
001011b	—	—	—	CTS7# RTS7# SS7#

—: Do not specify this value.

23.2.12 PAn Pin Function Control Register (PAnPFS) (n = 0 to 7)

Address(es): PA0PFS 0008 C190h, PA1PFS 0008 C191h, PA2PFS 0008 C192h, PA3PFS 0008 C193h, PA4PFS 0008 C194h, PA5PFS 0008 C195h, PA6PFS 0008 C196h, PA7PFS 0008 C197h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.16.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PA1: IRQ11 (224/176/145/144/100 pin) PA3: IRQ6-DS (224/176/145/144/100 pin) PA4: IRQ5-DS (224/176/145/144/100 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.16 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-/100-Pin LFQFP, 145-Pin TFLGA

	Pin							
PSEL[5:0] Settings	**PA0**	**PA1**	**PA2**	**PA3**	**PA4**	**PA5**	**PA6**	**PA7**
000000b (initial value)	Hi-Z							
000001b	MTIOC4A	MTIOC0B	—	MTIOC0D	MTIC5U	—	MTIC5V	—
000010b	—	MTCLKC	—	MTCLKD	MTCLKA	—	MTCLKB	—
000011b	TIOCA0	TIOCB0	—	TIOCD0	TIOCA1	TIOCB1	TIOCA2	TIOCB2
000100b	—	—	—	TCLKB	—	—	—	—
000101b	—	—	—	—	TMRI0	—	TMCI3	—
000110b	PO16	PO17	PO18	PO19	PO20	PO21	PO22	PO23
000111b	CACREF	—	—	—	—	—	POE10#	—
001000b	MTIOC6D	MTIOC7B	MTIOC7A	—	—	MTIOC6B	—	—
001010b	—	SCK5	RXD5 SMISO5 SSCL5	RXD5 SMISO5 SSCL5	TXD5 SMOSI5 SSDA5	—	—	—
001011b	—	—	—	—	—	—	CTS5# RTS5# SS5#	—
001101b	SSLA1-B	SSLA2-B	SSLA3-B	—	SSLA0-B	RSPCKA-B	MOSIA-B	MISOA-B
010001b	ET0_TX_EN	ET0_WOL	—	ET0_MDIO	ET0_MDC	ET0_LINKSTA	ET0_EXOUT	ET0_WOL
010010b	RMII0_TXD_EN	—	—	—	—	—	—	—
011110b	GTIOC0B	GTIOC2A	GTIOC1A	—	—	GTIOC0A	GTETRGB	—
100101b	LCD_DATA8-B	LCD_DATA7-B	LCD_DATA6-B	LCD_DATA5-B	LCD_DATA4-B	LCD_DATA3-B	LCD_DATA2-B	LCD_DATA1-B
101000b	—	—	—	PMGI0_MDIO	PMGI0_MDC	—	—	—

—: Do not specify this value.

23.2.13 PBn Pin Function Control Register (PBnPFS) (n = 0 to 7)

Address(es): PB0PFS 0008 C198h, PB1PFS 0008 C199h, PB2PFS 0008 C19Ah, PB3PFS 0008 C19Bh, PB4PFS 0008 C19Ch, PB5PFS 0008 C19Dh, PB6PFS 0008 C19Eh, PB7PFS 0008 C19Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.17.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PB0: IRQ12 (224/176/145/144/100 pin) PB1: IRQ4-DS (224/176/145/144/100 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.17 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-/100-Pin LFQFP, 145-Pin TFLGA

	Pin							
PSEL[5:0] Settings	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
000000b (initial value)	Hi-Z							
000001b	MTIC5W	MTIOC0C	—	MTIOC0A	—	MTIOC2A	MTIOC3D	MTIOC3B
000010b	—	MTIOC4C	—	MTIOC4A	—	MTIOC1B	—	—
000011b	TIOCA3	TIOCB3	TIOCC3	TIOCD3	TIOCA4	TIOCB4	TIOCA5	TIOCB5
000100b	—	—	TCLKC	TCLKD	—	—	—	—
000101b	—	TMCI0	—	TMO0	—	TMRI1	—	—
000110b	PO24	PO25	PO26	PO27	PO28	PO29	PO30	PO31
000111b	—	—	—	POE11#	—	POE4#	—	—
001010b	RXD4 SMISO4 SSCL4*1	TXD4 SMOSI4 SSDA4*1	CTS4# RTS4# SS4#*1	SCK4*1	—	SCK9	RXD9 SMISO9 SSCL9	TXD9 SMOSI9 SSDA9
001011b	RXD6 SMISO6 SSCL6	TXD6 SMOSI6 SSDA6	CTS6# RTS6# SS6#	SCK6	SS9# CTS9#	RTS9#	—	—
010001b	ET0_ERXD1	ET0_ERXD0	ET0_RX_CLK	ET0_RX_ER	ET0_TX_EN	ET0_ETXD0	ET0_ETXD1	ET0_CRS
010010b	RMII0_RXD1	RMII0_RXD0	REF50CK0	RMII0_RX_ER	RMII0_TXD_EN	RMII0_TXD0	RMII0_TXD1	RMII0_CRS_DV
100100b	—	—	—	—	SS11# CTS11# RTS11#	SCK11	SMISO11 SSCL11 RXD11	SMOSI11 SSDA11 TXD11
100101b	LCD_DATA0-B	LCD_TCON3-B	LCD_TCON2-B	LCD_TCON1-B	LCD_TCON0-B	LCD_CLK-B	—	—

—: Do not specify this value.

Note 1. This setting is not supported by 100-pin products.

23.2.14 PCn Pin Function Control Register (PCnPFS) (n = 0 to 7)

Address(es): PC0PFS 0008 C1A0h, PC1PFS 0008 C1A1h, PC2PFS 0008 C1A2h, PC3PFS 0008 C1A3h, PC4PFS 0008 C1A4h, PC5PFS 0008 C1A5h, PC6PFS 0008 C1A6h, PC7PFS 0008 C1A7h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.18.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PC0: IRQ14 (224/176/145/144/100 pin) PC1: IRQ12 (224/176/145/144/100 pin) PC6: IRQ13 (224/176/145/144/100 pin) PC7: IRQ14 (224/176/145/144/100 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.18 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-/100-Pin LFQFP, 145-Pin TFLGA

	Pin							
PSEL[5:0] Settings	**PC0**	**PC1**	**PC2**	**PC3**	**PC4**	**PC5**	**PC6**	**PC7**
000000b (initial value)	Hi-Z							
000001b	MTIOC3C	MTIOC3A	MTIOC4B	MTIOC4D	MTIOC3D	MTIOC3B	MTIOC3C	MTIOC3A
000010b	—	—	—	—	MTCLKC	MTCLKD	MTCLKA	MTCLKB
000011b	TCLKC	TCLKD	TCLKA	TCLKB	—	—	—	—
000101b	—	—	—	—	TMCI1	TMRI2	TMCI2	TMO2
000110b	PO17	PO18	PO21	PO24	PO25	PO29	PO30	PO31
000111b	—	—	—	—	POE0#	—	—	CACREF
001010b	—	SCK5	RXD5 SMISO5 SSCL5	TXD5 SMOSI5 SSDA5	SCK5	SCK8	RXD8 SMISO8 SSCL8	TXD8 SMOSI8 SSDA8
001011b	CTS5# RTS5# SS5#	—	—	—	SS8# CTS8#	RTS8#	—	—
001101b	SSLA1-A	SSLA2-A	SSLA3-A	—	SSLA0-A	RSPCKA-A	MOSIA-A	MISOA-A
010001b	ET0_ERXD3	ET0_ERXD2	ET0_RX_DV	ET0_TX_ER	ET0_TX_CLK	ET0_ETXD2	ET0_ETXD3	ET0_COL
011001b	—	—	MMC_CD-A *1	MMC_D0-A*1	MMC_D1-A*1	MMC_D5-A*1	MMC_D6-A*1	MMC_D7-A*1
011010b	—	—	SDHI_D3-A*1	SDHI_D0-A*1	SDHI_D1-A*1	—	—	—
011011b	—	—	—	QMO-A QIO0-A*1	QMI-A QIO1-A*1	—	—	—
011101b	—	—	—	—	—	—	TIC0	TOC0
011110b	—	—	GTIOC2B	GTIOC1B	GTETRGC	GTIOC1A	GTIOC3B	GTIOC3A
100100b	—	—	—	—	SS10# CTS10# RTS10#	SCK10	SMISO10 SSCL10 RXD10	SMOSI10 SSDA10 TXD10
100101b	—	LCD_DATA22-A*2	LCD_DATA19-A*2	LCD_DATA16-A*2	LCD_DATA15-A*2	LCD_DATA11-A*2	LCD_DATA10-A*2	LCD_DATA9-A*2

—: Do not specify this value.

Note 1. This setting is not supported by 100-pin products.

Note 2. This setting is not supported by 145-/144-/100-pin products.

23.2.15 PDn Pin Function Control Register (PDnPFS) (n = 0 to 7)

Address(es): PD0PFS 0008 C1A8h, PD1PFS 0008 C1A9h, PD2PFS 0008 C1AAh, PD3PFS 0008 C1ABh, PD4PFS 0008 C1ACh, PD5PFS 0008 C1ADh, PD6PFS 0008 C1AEh, PD7PFS 0008 C1AFh

	b7	b6	b5	b4	b3	b2	b1	b0
	ASEL	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.19.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PD0: IRQ0 (224/176/145/144/100 pin) PD1: IRQ1 (224/176/145/144/100 pin) PD2: IRQ2 (224/176/145/144/100 pin) PD3: IRQ3 (224/176/145/144/100 pin) PD4: IRQ4 (224/176/145/144/100 pin) PD5: IRQ5 (224/176/145/144/100 pin) PD6: IRQ6 (224/176/145/144/100 pin) PD7: IRQ7 (224/176/145/144/100 pin)	R/W
b7	ASEL	Analog Input Function Select	0: Used other than as analog pin. 1: Used as analog pin. PD0: AN108 (224/176/145/144/100 pin) PD1: AN109 (224/176/145/144/100 pin) PD2: AN110 (224/176/145/144/100 pin) PD3: AN111 (224/176/145/144/100 pin) PD4: AN112 (224/176/145/144/100 pin) PD5: AN113 (224/176/145/144/100 pin) PD6: AN106 (224/176/145/144/100 pin) PD7: AN107 (224/176/145/144/100 pin)	R/W

Table 23.19 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-/100-Pin LFQFP, 145-Pin TFLGA

	Pin							
PSEL[5:0] Settings	**PD0**	**PD1**	**PD2**	**PD3**	**PD4**	**PD5**	**PD6**	**PD7**
000000b (initial value)	Hi-Z							
000001b	—	MTIOC4B	MTIOC4D	—	—	MTIC5W	MTIC5V	MTIC5U
000010b	—	—	—	—	—	MTCLKA	—	—
000111b	—	—	—	POE8#	POE11#	POE10#	POE4#	POE0#
001000b	POE4#	POE0#	—	MTIOC8D	MTIOC8B	MTIOC8C	MTIOC8A	—
001101b	—	MOSIC-A	MISOC-A	RSPCKC-A	SSLC0-A	SSLC1-A	SSLC2-A	SSLC3-A
010000b	—	CTX0	CRX0	—	—	—	—	—
011001b	—	—	MMC_D2-B	MMC_D3-B	MMC_CMD-B	MMC_CLK-B	MMC_D0-B	MMC_D1-B
011010b	—	—	SDHI_D2-B	SDHI_D3-B	SDHI_CMD-B	SDHI_CLK-B	SDHI_D0-B	SDHI_D1-B
011011b	—	—	QIO2-B	QIO3-B	QSSL-B	QSPCLK-B	QMO-B QIO0-B	QMI-B QIO1-B
011101b	—	—	TIC2	TOC2	—	—	—	—
011110b	GTIOC1B	GTIOC1A	GTIOC0B	GTIOC0A	—	—	—	—
100101b	LCD_EXTCLK-B	LCD_DATA23-B	LCD_DATA22-B	LCD_DATA21-B	LCD_DATA20-B	LCD_DATA19-B	LCD_DATA18-B	LCD_DATA17-B

—: Do not specify this value.

23.2.16 PEn Pin Function Control Register (PEnPFS) (n = 0 to 7)

Address(es): PE0PFS 0008 C1B0h, PE1PFS 0008 C1B1h, PE2PFS 0008 C1B2h, PE3PFS 0008 C1B3h, PE4PFS 0008 C1B4h, PE5PFS 0008 C1B5h, PE6PFS 0008 C1B6h, PE7PFS 0008 C1B7h

	b7	b6	b5	b4	b3	b2	b1	b0
	ASEL	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.20.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PE2: IRQ7-DS (224/176/145/144/100 pin) PE5: IRQ5 (224/176/145/144/100 pin) PE6: IRQ6 (224/176/145/144/100 pin) PE7: IRQ7 (224/176/145/144/100 pin)	R/W
b7	ASEL	Analog Input Function Select	0: Used other than as analog pin. 1: Used as analog pin. PE0: ANEX0 (224/176/145/144/100 pin) PE1: ANEX1 (224/176/145/144/100 pin) PE2: AN100 (224/176/145/144/100 pin) PE3: AN101 (224/176/145/144/100 pin) PE4: AN102 (224/176/145/144/100 pin) PE5: AN103 (224/176/145/144/100 pin) PE6: AN104 (224/176/145/144/100 pin) PE7: AN105 (224/176/145/144/100 pin)	R/W

Table 23.20 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-/100-Pin LFQFP, 145-Pin TFLGA

	Pin							
PSEL[5:0] Settings	**PE0**	**PE1**	**PE2**	**PE3**	**PE4**	**PE5**	**PE6**	**PE7**
000000b (initial value)	Hi-Z							
000001b	—	MTIOC4C	MTIOC4A	MTIOC4B	MTIOC4D	MTIOC4C	—	—
000010b	—	—	—	—	MTIOC1A	MTIOC2B	—	—
000110b	—	PO18	PO23	PO26	PO28	—	—	—
000111b	—	—	—	POE8#	—	—	—	—
001000b	MTIOC3D	MTIOC3B	—	—	—	—	MTIOC6C	MTIOC6A
001100b	SCK12	TXD12 SMOSI12 SSDA12 TXDX12 SIOX12	RXD12 SMISO12 SSCL12 RXDX12	CTS12# RTS12# SS12#	—	—	—	—
001101b	SSLB1-B	SSLB2-B	SSLB3-B	—	SSLB0-B	RSPCKB-B	MOSIB-B	MISOB-B
010001b	—	—	—	ET0_ERXD3	ET0_ERXD2	ET0_RX_CLK	—	—
010010b	—	—	—	—	—	REF50CK0	—	—
011001b	MMC_D4-B	MMC_D5-B	MMC_D6-B	MMC_D7-B	—	—	MMC_CD-B	MMC_RES#-B
011010b	—	—	—	—	—	—	SDHI_CD	SDHI_WP
011101b	—	—	TIC3	TOC3	—	—	TIC1	TOC1
011110b	GTIOC2B	GTIOC1B	GTIOC0B	GTIOC2A	GTIOC1A	GTIOC0A	GTIOC3B	GTIOC3A
100101b	LCD_DATA16-B	LCD_DATA15-B	LCD_DATA14-B	LCD_DATA13-B	LCD_DATA12-B	LCD_DATA11-B	LCD_DATA10-B	LCD_DATA9-B

—: Do not specify this value.

23.2.17 PFn Pin Function Control Register (PFnPFS) (n = 0 to 2, 5)

Address(es): PF0PFS 0008 C1B8h, PF1PFS 0008 C1B9h, PF2PFS 0008 C1BAh, PF5PFS 0008 C1BDh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	ISEL	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.21 and Table 23.22.	R/W
b6	ISEL	Interrupt Input Function Select	0: Not used as IRQn input pin 1: Used as IRQn input pin PF5: IRQ4 (224/176/145/144 pin)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Table 23.21 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-Pin LFQFP

	Pin			
PSEL[5:0] Settings	**PF0**	**PF1**	**PF2**	**PF5**
000000b (initial value)	Hi-Z			
001010b	TXD1 SMOSI1 SSDA1	SCK1	RXD1 SMISO1 SSCL1	—
010111b	—	—	—	SSILRCK0

—: Do not specify this value.

Table 23.22 Register Settings for Input/Output Pin Function in 145-Pin TFLGA, 144-Pin LFQFP

	Pin
PSEL[5:0] Settings	**PF5**
000000b (initial value)	Hi-Z
010111b	SSILRCK0

23.2.18 PHn Pin Function Control Register (PHnPFS) (n = 0 to 7)

Address(es): PH0PFS 0008 C1C8h, PH1PFS 0008 C1C9h, PH2PFS 0008 C1CAh, PH3PFS 0008 C1CBh, PH4PFS 0008 C1CCh, PH5PFS 0008 C1CDh, PH6PFS 0008 C1CEh, PH7PFS 0008 C1CFh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.23.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.23 Register Settings for Input/Output Pin Function in 224-Pin LFBGA

	Pin							
PSEL[5:0] Settings	**PH0**	**PH1**	**PH2**	**PH3**	**PH4**	**PH5**	**PH6**	**PH7**
000000b (initial value)	Hi-Z							
001010b	SCK7	SMISO7 SSCL7 RXD7	SMOSI7 SSDA7 TXD7	—	—	—	—	—
001011b	—	—	—	RTS7# CTS7# SS7#	—	—	—	—
001101b	RSPCKA	MOSIA	MISOA	SSLA0	SSLA1	SSLA2	SSLA3	—
011101b	TIC0	TOC0	—	—	—	—	—	—
011110b	GTETRGA	GTETRGB	GTETRGC	GTETRGD	GTADSM0	GTADSM1	GTIOC0A	GTIOC0B
101010b	—	—	—	—	—	—	CLKOUT	CLKOUT25M

—: Do not specify this value.

23.2.19 PJn Pin Function Control Register (PJnPFS) (n = 0 to 3, 5)

Address(es): PJ0PFS 0008 C1D0h, PJ1PFS 0008 C1D1h, PJ2PFS 0008 C1D2h, PJ3PFS 0008 C1D3h, PJ5PFS 0008 C1D5h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.24 to Table 23.26.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.24 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-Pin LFQFP

	Pin				
PSEL[5:0] Settings	**PJ0**	**PJ1**	**PJ2**	**PJ3**	**PJ5**
000000b (initial value)	Hi-Z				
000001b	MTIOC6B	MTIOC6A	—	MTIOC3C	—
001010b	SCK8	RXD8 SMISO8 SSCL8	TXD8 SMOSI8 SSDA8	CTS6# RTS6# SS6#	—
001011b	—	—	—	CTS0# RTS0# SS0#	CTS2# RTS2# SS2#
001101b	SSLC1-B	SSLC2-B	SSLC3-B	—	—
010001b	—	—	—	ET0_EXOUT	—
010111b	—	—	—	SSITXD0	SSIRXD0
011000b	—	—	—	EDACK1	—
011011b	—	—	—	QMO-C QIO0-C*1	QMI-C QIO1-C*1
100001b	—	—	—	—	POE8#
100101b	LCD_DATA0-A	LCD_TCON3-A	LCD_TCON2-A	—	—
101010b	—	—	CLKOUT25M	—	—

—: Do not specify this value.

Note 1. This setting is not supported by 176-pin products.

Table 23.25 Register Settings for Input/Output Pin Function in 145-Pin TFLGA, 144-Pin LFQFP

	Pin	
PSEL[5:0] Settings	**PJ3**	**PJ5**
000000b (initial value)	Hi-Z	
000001b	MTIOC3C	—
001010b	CTS6# RTS6# SS6#	—
001011b	CTS0# RTS0# SS0#	CTS2# RTS2# SS2#
010001b	ET0_EXOUT	—
010111b	SSITXD0	SSIRXD0
011000b	EDACK1	—
100001b	—	POE8#

—: Do not specify this value.

Table 23.26 Register Settings for Input/Output Pin Function in 100-Pin LFQFP

	Pin
PSEL[5:0] Settings	**PJ3**
000000b (initial value)	Hi-Z
000001b	MTIOC3C
001010b	CTS6# RTS6# SS6#
001011b	CTS0# RTS0# SS0#
010001b	ET0_EXOUT
010111b	SSITXD0
011000b	EDACK1

23.2.20 PKn Pin Function Control Register (PKnPFS) (n = 0 to 7)

Address(es): PK0PFS 0008 C1D8h, PK1PFS 0008 C1D9h, PK2PFS 0008 C1DAh, PK3PFS 0008 C1DBh, PK4PFS 0008 C1DCh, PK5PFS 0008 C1DDh, PK6PFS 0008 C1DEh, PK7PFS 0008 C1DFh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.27.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.27 Register Settings for Input/Output Pin Function in 224-Pin LFBGA

	Pin							
PSEL[5:0] Settings	**PK0**	**PK1**	**PK2**	**PK3**	**PK4**	**PK5**	**PK6**	**PK7**
000000b (initial value)	Hi-Z							
001010b	SCK8	SMISO8 SSCL8 RXD8	SMOSI8 SSDA8 TXD8	—	—	—	—	—
001011b	—	—	—	RTS8# CTS8# SS8#	—	—	—	—
001101b	RSPCKB	MOSIB	MISOB	SSLB0	SSLB1	SSLB2	SSLB3	—
010001b	ET0_MDC	ET0_COL	ET0_RX_DV	ET0_TX_ER	ET0_ERXD2	ET0_ERXD3	—	—
011101b	TIC1	TOC1	—	—	—	—	—	—
011110b	GTETRGA	GTETRGB	GTETRGC	GTETRGD	GTADSM0	GTADSM1	GTIOC1A	GTIOC1B
101000b	PMGI0_MDC	—	—	—	—	—	—	—

—: Do not specify this value.

23.2.21 PLn Pin Function Control Register (PLnPFS) (n = 0 to 7)

Address(es): PL0PFS 0008 C1E0h, PL1PFS 0008 C1E1h, PL2PFS 0008 C1E2h, PL3PFS 0008 C1E3h, PL4PFS 0008 C1E4h, PL5PFS 0008 C1E5h, PL6PFS 0008 C1E6h, PL7PFS 0008 C1E7h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.28.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.28 Register Settings for Input/Output Pin Function in 224-Pin LFBGA

	Pin							
PSEL[5:0] Settings	PL0	PL1	PL2	PL3	PL4	PL5	PL6	PL7
000000b (initial value)	Hi-Z							
001010b	SCK9	SMISO9 SSCL9 RXD9	SMOSI9 SSDA9 TXD9	—	—	—	—	—
001011b	—	—	—	RTS9# CTS9# SS9#	—	—	—	—
001101b	RSPCKC	MOSIC	MISOC	SSLC0	SSLC1	SSLC2	SSLC3	—
010001b	ET0_ERXD0	ET0_ERXD1	ET0_RX_ER	ET0_RX_CLK	ET0_ETXD0	ET0_ETXD1	ET0_TX_EN	ET0_MDIO
010010b	RMII0_RXD0	RMII0_RXD1	RMII0_RX_ER	REF50CK0	RMII0_TXD0	RMII0_TXD1	RMII0_TXD_EN	—
011101b	TIC2	TOC2	—	—	—	—	—	—
011110b	GTETRGA	GTETRGB	GTETRGC	GTETRGD	GTADSM0	GTADSM1	GTIOC2A	GTIOC2B
101000b	—	—	—	—	—	—	—	PMGI0_MDIO

—: Do not specify this value.

23.2.22 PMn Pin Function Control Register (PMnPFS) (n = 0 to 7)

Address(es): PM0PFS 0008 C1E8h, PM1PFS 0008 C1E9h, PM2PFS 0008 C1EAh, PM3PFS 0008 C1EBh, PM4PFS 0008 C1ECh, PM5PFS 0008 C1EDh, PM6PFS 0008 C1EEh, PM7PFS 0008 C1EFh



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.29.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.29 Register Settings for Input/Output Pin Function in 224-Pin LFBGA

	Pin							
PSEL[5:0] Settings	**PM0**	**PM1**	**PM2**	**PM3**	**PM4**	**PM5**	**PM6**	**PM7**
000000b (initial value)	Hi-Z							
001010b	SCK10	SMISO10 SSCL10 RXD10	SMOSI10 SSDA10 TXD10	—	—	—	—	—
001011b	—	—	—	RTS10# CTS10# SS10#	—	—	—	—
010001b	—	—	—	—	ET0_ETXD2	ET0_ETXD3	ET0_TX_CLK	ET0_CRS
010010b	—	—	—	—	—	—	—	RMII0_CRS_DV
011010b	SDHI_CLK	SDHI_CMD	SDHI_D0	SDHI_D1	SDHI_D2	SDHI_D3	SDHI_CD	SDHI_WP
011011b	QSPCLK-A	QSSL-A	QMO-A QIO0-A	QMI-A QIO1-A	QIO2-A	QIO3-A	—	—
011101b	TIC3	TOC3	—	—	—	—	—	—
011110b	GTETRGA	GTETRGB	GTETRGC	GTETRGD	GTADSM0	GTADSM1	GTIOC3A	GTIOC3B

—: Do not specify this value.

23.2.23 PNn Pin Function Control Register (PNnPFS) (n = 4, 5)

Address(es): PN4PFS 0008 C1F4h, PN5PFS 0008 C1F5h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.30.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.30 Register Settings for Input/Output Pin Function in 224-Pin LFBGA

	Pin	
PSEL[5:0] Settings	**PN4**	**PN5**
000000b (initial value)	Hi-Z	
011011b	QSPCLK-C	QSSL-C

23.2.24 PQn Pin Function Control Register (PQnPFS) (n = 0 to 3)

Address(es): PQ0PFS 0008 C1F8h, PQ1PFS 0008 C1F9h, PQ2PFS 0008 C1FAh, PQ3PFS 0008 C1FBh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PSEL[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PSEL[5:0]	Pin Function Select	These bits select the peripheral function. For individual pin functions, refer to Table 23.31.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Table 23.31 Register Settings for Input/Output Pin Function in 224-Pin LFBGA

	Pin			
PSEL[5:0] Settings	**PQ0**	**PQ1**	**PQ2**	**PQ3**
000000b (initial value)	Hi-Z			
001010b	SCK11	SMISO11 SSCL11 RXD11	SMOSI11 SSDA11 TXD11	—
001011b	—	—	—	RTS11# CTS11# SS11#

—: Do not specify this value.

23.2.25 CS Output Enable Register (PFCSE)

Address(es): 0008 C100h

	b7	b6	b5	b4	b3	b2	b1	b0
	CS7E	CS6E	CS5E	CS4E	CS3E	CS2E	CS1E	CS0E
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CS0E	CS0 Enable	0: Disables CSn# output. 1: Enables CSn# output. (n = 0 to 7)	R/W
b1	CS1E	CS1 Enable		R/W
b2	CS2E	CS2 Enable		R/W
b3	CS3E	CS3 Enable		R/W
b4	CS4E	CS4 Enable		R/W
b5	CS5E	CS5 Enable		R/W
b6	CS6E	CS6 Enable		R/W
b7	CS7E	CS7 Enable		R/W

CSnE Bit (CSn Enable) (n = 0 to 7)

These bits enable or disable the corresponding pins to output the CSn# signal.

To enable output of the CSn# signal, set the corresponding CSnE bit in PFCSE to 1.

23.2.26 CS Output Pin Select Register 0 (PFCSS0)

Address(es): 0008 C102h

	b7	b6	b5	b4	b3	b2	b1	b0
	CS3S[1:0]		CS2S[1:0]		CS1S[1:0]		—	CS0S
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CS0S	CS0# Output Pin Select*1	0: Set P60 as CS0# output pin 1: Set PC7 as CS0# output pin	R/W
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3, b2	CS1S[1:0]	CS1# Output Pin Select*2	b3 b2 0 0: Set P61 as CS1# output pin 0 1: Set P71 as CS1# output pin 1 x: Set PC6 as CS1# output pin	R/W
b5, b4	CS2S[1:0]	CS2# Output Pin Select*3	b5 b4 0 0: Set P62 as CS2# output pin 0 1: Set P72 as CS2# output pin 1 x: Set PC5 as CS2# output pin	R/W
b7, b6	CS3S[1:0]	CS3# Output Pin Select*4	b7 b6 0 0: Set P63 as CS3# output pin 0 1: Set P73 as CS3# output pin 1 x: Set PC4 as CS3# output pin	R/W

x: Don't care

Note 1. P60 is not present in 100-pin products. When CS0# output is used, set this bit to 1.
Note 2. P61 and P71 are not present in 100-pin products. When CS1# output is used, set these bits to 1xb.
Note 3. P62 and P72 are not present in 100-pin products. When CS2# output is used, set these bits to 1xb.
Note 4. P63 and P73 are not present in 100-pin products. When CS3# output is used, set these bits to 1xb.

CS0S Bit (CS0# Output Pin Select)

CSnS[1:0] Bits (CSn# Output Pin Select) (n = 1 to 3)

When CSn# output is enabled (the PFCSE.CSnE bit = 1), the CSn# output pin is selected.

23.2.27 CS Output Pin Select Register 1 (PFCSS1)

Address(es): 0008 C103h

	b7	b6	b5	b4	b3	b2	b1	b0
	CS7S[1:0]		CS6S[1:0]		CS5S[1:0]		CS4S[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CS4S[1:0]	CS4# Output Pin Select*1	b1 b0 0 0: Set P64 as CS4# output pin 0 1: Set P74 as CS4# output pin 1 x: Set P24 as CS4# output pin	R/W
b3, b2	CS5S[1:0]	CS5# Output Pin Select*2	b3 b2 0 0: Set P65 as CS5# output pin 0 1: Set P75 as CS5# output pin 1 x: Set P25 as CS5# output pin	R/W
b5, b4	CS6S[1:0]	CS6# Output Pin Select*3	b5 b4 0 0: Set P66 as CS6# output pin 0 1: Set P76 as CS6# output pin 1 x: Set P26 as CS6# output pin	R/W
b7, b6	CS7S[1:0]	CS7# Output Pin Select*4	b7 b6 0 0: Set P67 as CS7# output pin 0 1: Set P77 as CS7# output pin 1 x: Set P27 as CS7# output pin	R/W

x: Don’t care

Note 1. P64 and P74 are not present in 100-pin products. When CS4# output is used, set these bits to 1xb.
Note 2. P65 and P75 are not present in 100-pin products. When CS5# output is used, set these bits to 1xb.
Note 3. P66 and P76 are not present in 100-pin products. When CS6# output is used, set these bits to 1xb.
Note 4. P67 and P77 are not present in 100-pin products. When CS7# output is used, set these bits to 1xb.

CSnS[1:0] Bits (CSn# Output Pin Select) (n = 4 to 7)

When CSn# output is enabled (the PFCSE.CSnE bit = 1), the CSn# output pin is selected.

23.2.28 Address Output Enable Register 0 (PFAOE0)

Address(es): 0008 C104h

	b7	b6	b5	b4	b3	b2	b1	b0
	A15E	A14E	A13E	A12E	A11E	A10E	A9E	A8E
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	A8E	Address A8 Output Enable	0: Disables A8 output. 1: Enables A8 output.	R/W
b1	A9E	Address A9 Output Enable	0: Disables A9 output. 1: Enables A9 output.	R/W
b2	A10E	Address A10 Output Enable	0: Disables A10 output. 1: Enables A10 output.	R/W
b3	A11E	Address A11 Output Enable	0: Disables A11 output. 1: Enables A11 output.	R/W
b4	A12E	Address A12 Output Enable	0: Disables A12 output. 1: Enables A12 output.	R/W
b5	A13E	Address A13 Output Enable	0: Disables A13 output. 1: Enables A13 output.	R/W
b6	A14E	Address A14 Output Enable	0: Disables A14 output. 1: Enables A14 output.	R/W
b7	A15E	Address A15 Output Enable	0: Disables A15 output. 1: Enables A15 output.	R/W

23.2.29 Address Output Enable Register 1 (PFAOE1)

Address(es): 0008 C105h

	b7	b6	b5	b4	b3	b2	b1	b0
	A23E	A22E	A21E	A20E	A19E	A18E	A17E	A16E
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	A16E	Address A16 Output Enable	0: Disables A16 output. 1: Enables A16 output.	R/W
b1	A17E	Address A17 Output Enable	0: Disables A17 output. 1: Enables A17 output.	R/W
b2	A18E	Address A18 Output Enable	0: Disables A18 output. 1: Enables A18 output.	R/W
b3	A19E	Address A19 Output Enable	0: Disables A19 output. 1: Enables A19 output.	R/W
b4	A20E	Address A20 Output Enable	0: Disables A20 output. 1: Enables A20 output.	R/W
b5	A21E	Address A21 Output Enable	0: Disables A21 output. 1: Enables A21 output.	R/W
b6	A22E	Address A22 Output Enable	0: Disables A22 output. 1: Enables A22 output.	R/W
b7	A23E	Address A23 Output Enable	0: Disables A23 output. 1: Enables A23 output.	R/W

23.2.30 External Bus Control Register 0 (PFBCR0)

Address(es): 0008 C106h

	b7	b6	b5	b4	b3	b2	b1	b0
	WR32BC32E	WR1BC1E	DH32E	DHE	BCLKO	ADRHMS2	ADRHMS	ADRLE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ADRLE	A0 to A7 Output Enable	0: Configures PA0 to PA7 as the I/O port pins. 1: Configures PA0 to PA7 as the external address bus A0 to A7.	R/W
b1	ADRHMS	A16 to A23 Output Enable	Refer to Table 23.32.	R/W
b2	ADRHMS2	A16 to A23 Output Enable 2		R/W
b3	BCLKO	BCLK Forced Output	0: BCLK is output when EXBE = 1 and not output when EXBE = 0. 1: BCLK is output regardless of the setting of EXBE.	R/W
b4	DHE	D8 to D15 Output Enable	0: Configures PE0 to PE7 as the I/O port pins. 1: Configures PE0 to PE7 as the external data bus D8 to D15.	R/W
b5	DH32E	D16 to D31 Output Enable	0: Set P90 to P97, and PG0 to PG7 as I/O port 1: Set P90 to P97, and PG0 to PG7 as external data bus D16 to D31.	R/W
b6	WR1BC1E	WR1#/BC1# Output Enable	0: Configures P51 as the I/O port pin. 1: Configures P51 as the WR1# or BC1# pin.	R/W
b7	WR32BC32E	WR3#/BC3# and WR2#/BC2# Output Enable	0: Set P13 and P12 as I/O port 1: Set P13 as WR#2 or BC2#, and set P12 as WR#3 or BC3#	R/W

BCLKO Bit (BCLK Forced Output)

This bit enables or disables forced output on the BCLK pin.

When this bit is set to 0, BCLK output is enabled or disabled according to the setting of the EXBE bit; when this bit is 1, BCLK is output regardless of the setting of the EXBE bit.

Note that if the bit is set to 1, BCLK is output regardless of the PMR register.

[Setting procedure]

Output enabled: PSTOP1 (stopped) → BCLKO = 1 → PSTOP1 (operating)

Output disabled: PSTOP1 (operating) → PSTOP1 (stopped) → BCLKO = 0

Table 23.32 Settings for External Address Buses A16 to A23

ADRHMS Bit	ADRHMS2 Bit	Settings for External Address Buses A16 to A23
0	0	Set PC0 to PC7.
0	1	Set PC0, PC1, P71, P72, P74, and PC5 to PC7.
1	0	In 224-pin and 176-pin products: set P90 to P97. In 145-pin and 144-pin products: set P90 to P93. (Address bits A20 to A23 are not allocated.)
1	1	Setting prohibited

Note: The setting must be 00b for 100-pin products.

23.2.31 External Bus Control Register 1 (PFBCR1)

Address(es): 0008 C107h

	b7	b6	b5	b4	b3	b2	b1	b0
	SDCLKE	DQM1E	—	MDSDE	ALES	ALEOE	WAITS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	WAITS[1:0]	WAIT Select	Refer to Table 23.33.	R/W
b2	ALEOE	ALE Output Enable	0: Disables ALE pin output. 1: Enables ALE pin output.	R/W
b3	ALES	ALE Select	0: Configures P54 as the ALE pin.*1 1: Configures P10 as the ALE pin.	R/W
b4	MDSDE	SDRAM Pin Enable*2	0: Disables SDRAM pin output. (CKE, SDCS#, RAS#, CAS#, WE#, and DQM0) 1: Enables SDRAM pin output. (CKE, SDCS#, RAS#, CAS#, WE#, and DQM0)	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	DQM1E	DQM1 Enable*2	0: Disables DQM1 output 1: Enables DQM1 output	R/W
b7	SDCLKE	SDCLK Enable*2	0: Disables SDCLK output 1: Enables SDCLK output	R/W

Note 1. Set this bit to 0 for the products other than 224- and 176-pin products.
Note 2. This bit is reserved for 100-pin products. It is read as 0. The write value should be 0.

WAITS[1:0] Bits (WAIT Select)

The port pin specified by the WAITS[1:0] bits and PFBCR3.WAITS2 bit become the WAIT# pin when the external bus is enabled. However, if the specified port pin is not to be used as the WAIT# pin, the external wait enable bit (EWENB) in the CSn mode register (CSnMOD) can be cleared (disabling external wait) to make the pin available for use as a general input port pin.

If the specified WAIT# pin is not to be used as the WAIT input or as a general input port pin, pull the level on the WAIT# pin up or down.

ALEOE Bit (ALE Output Enable)

This bit enables or disables output of the ALE pin.

ALES Bit (ALE Select)

This bit selects the pins to output ALE.

To modify this bit, make sure that the ALEOE bit is set to 0. Furthermore, if the ALE pin is to be used, set this bit to 0 for the products other than 224- and 176-pin products.

MDSDE Bit (SDRAM Pin Enable)

This bit enables or disables output of the SDRAM pin (CKE, SDCS#, RAS#, CAS#, WE#, and DQM0).

The DQM1 pin is enabled or disabled individually by the DQM1E bit, while the MDSDE bit is 1. The SDCLK pin is enabled or disabled independently by the SDCLKE bit, regardless of the MDSDE setting.

DQM1E Bit (DQM1 Enable)

This bit enables or disables output of the DQM1 pin.

When the MDSDE bit is set to 1, setting of the DQM1E bit is enabled. When the MDSDE bit is set to 0, setting of the

DQM1E bit has no effect.

SDCLKE Bit (SDCLK Enable)

This bit enables or disables output of the SDCLK pin.
The SCKCR.PSTOP0 bit should be set to 1 before changing the setting of the SDCLKE bit.

Table 23.33 Setting of the WAIT Pin

PFBCR3.WAITS2 Bit	PFBCR1.WAITS[1:0] Bits	Setting of the WAIT Pin
0	00	Setting prohibited
0	01	P55 is set as the WAIT# input pin.
0	10	PC5 is set as the WAIT# input pin.
0	11	P51 is set as the WAIT# input pin.
1	00	PF5 is set as the WAIT# input pin.*1
1	01	Setting prohibited
1	1x	Setting prohibited

x: Don't care
Note 1. This setting is not supported by 100-pin products (setting prohibited).

23.2.32 External Bus Control Register 2 (PFBCR2)

Address(es): 0008 C108h

	b7	b6	b5	b4	b3	b2	b1	b0
	D3S[1:0]		D2S[1:0]		D1S[1:0]		D0S[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	D0S[1:0]	D0 Selection	b1 b0 0 0: PD0 is set as D0 pin. 0 1: PE0 is set as D0 pin.*1 1 0: P55 is set as D0 pin. 1 1: P61 is set as D0 pin.	R/W
b3, b2	D1S[1:0]	D1 Selection	b3 b2 0 0: PD1 is set as D1 pin. 0 1: PE1 is set as D1 pin.*1 1 0: P54 is set as D1 pin. 1 1: P62 is set as D1 pin.	R/W
b5, b4	D2S[1:0]	D2 Selection	b5 b4 0 0: PD2 is set as D2 pin. 0 1: PE2 is set as D2 pin.*1 1 0: PC6 is set as D2 pin. 1 1: P63 is set as D2 pin.	R/W
b7, b6	D3S[1:0]	D3 Selection	b7 b6 0 0: PD3 is set as D3 pin. 0 1: PE3 is set as D3 pin.*1 1 0: PC5 is set as D3 pin. 1 1: P64 is set as D3 pin.	R/W

Note 1. Do not make this setting if PE0 to PE7 are to be set to operate as external data bus pins D8 to D15 and the setting of PFBCR0.DHE is 1.

23.2.33 External Bus Control Register 3 (PFBCR3)

Address(es): 0008 C109h

	b7	b6	b5	b4	b3	b2	b1	b0
	WAITS2	SDCLKDRV	—	—	—	—	—	DLHS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DLHS	D4 to D7 Selection	0: PD4 to PD7 are set as pins D4 to D7 1: PE4 to PE7 are set as pins D4 to D7.	R/W
b5 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	SDCLKDRV	SDCLK Pin Driving Ability Select	This bit controls the driving capacity of the SDCLK pin. The selection is based on the combination of this setting and that of the PFBCR1.SDCLKE bit. SDCLKE SDCLKDRV 0 0 : SDCLK pin output is disabled. 0 1 : Do not set this value. 1 0 : Use the pin with the SDCLK set for a frequency no higher than 60 MHz. 1 1 : Use the pin with SDCLK set for a frequency above 60 MHz.	R/W
b7	WAITS2	WAIT Select 2	Refer to Table 23.33.	R/W

23.2.34 Ethernet Control Register (PFENET)

Address(es): 0008 C10Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	PHYMODE0	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	PHYMODE0	Ethernet Channel 0 Mode Set	0: RMII mode (ETHERC0) 1: MII mode (ETHERC0)	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

PHYMODE0 Bit (Ethernet Channel 0 Mode Set)

This bit specifies the PHY mode of the ETHERC0.

Select the same mode as the one specified by the pin function select bits (PmnPFS.PSEL[5:0]).

When the signals for the RMII mode have been specified by the PmnPFS.PSEL[5:0] bits, set the PHYMODE bit to 0 (RMII mode), whereas when the signals for the MII mode have been specified by the PmnPFS.PSEL[5:0] bits, set the PHYMODE bit to 1 (MII mode).

23.3 How to Set the External Bus Interface

If the external bus interface is to be used, set the MPC registers according to Table 23.34 and then set the external bus enable bit (EXBE) in system control register 0 (SYSCR0) to 1.
Table 23.34 lists how to set up port pins to act as the external bus interface. For details on the relevant registers of the MPC, refer to section 23.2, Register Descriptions.

Table 23.34 How to Set the External Bus Interface (1/4)

Port	Output Signal	Settings of MPC Registers		
		224-Pin, 176-Pin	145-Pin, 144-Pin	100-Pin
P10	ALE	PFBCR1.ALEOE = 1, PFBCR1.ALES = 1	(not provided)	(not provided)
P12	WR3#/BC3#	PFBCR0.WR32BC32E = 1	(not supported)	(not supported)
P13	WR2#/BC2#	PFBCR0.WR32BC32E = 1	(not supported)	(not supported)
P24	CS4#	PFCSE.CS4E = 1, PFCSS1.CS4S[1:0] = 10/11		
P25	CS5#	PFCSE.CS5E = 1, PFCSS1.CS5S[1:0] = 10/11		
P26	CS6#	PFCSE.CS6E = 1, PFCSS1.CS6S[1:0] = 10/11		
P27	CS7#	PFCSE.CS7E = 1, PFCSS1.CS7S[1:0] = 10/11		
P50	WR0#/WR#	—		
P51	WR1#/BC1#	PFBCR0.WR1BC1E = 1		
	WAIT#	PFBCR1.WAITS[1:0] = 11, PFBCR3.WAITS2 = 0		
P52	RD#	—		
P53	BCLK	—		
P54	ALE	PFBCR1.ALEOE = 1, PFBCR1.ALES = 0		
	D1[A1/D1]	PFBCR2.D1S[1:0] = 10		
P55	WAIT#	PFBCR1.WAITS[1:0] = 01, PFBCR3.WAITS2 = 0		
	D0[A0/D0]	PFBCR2.D0S[1:0] = 10		
P60	CS0#	PFCSE.CS0E = 1, PFCSS0.CS0S = 0		(not provided)
P61	CS1#	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 00		(not provided)
	SDCS#	PFBCR1.MDSDE = 1		(not provided)
	D0[A0/D0]	PFBCR2.D0S[1:0] = 11		(not provided)
P62	CS2#	PFCSE.CS2E = 1, PFCSS0.CS2S[1:0] = 00		(not provided)
	RAS#	PFBCR1.MDSDE = 1		(not provided)
	D1[A1/D1]	PFBCR2.D1S[1:0] = 11		(not provided)
P63	CS3#	PFCSE.CS3E = 1, PFCSS0.CS3S[1:0] = 00		(not provided)
	CAS#	PFBCR1.MDSDE = 1		(not provided)
	D2[A2/D2]	PFBCR2.D2S[1:0] = 11		(not provided)
P64	CS4#	PFCSE.CS4E = 1, PFCSS1.CS4S[1:0] = 00		(not provided)
	WE#	PFBCR1.MDSDE = 1		(not provided)
	D3[A3/D3]	PFBCR2.D3S[1:0] = 11		(not provided)
P65	CS5#	PFCSE.CS5E = 1, PFCSS1.CS5S[1:0] = 00		(not provided)
	CKE	PFBCR1.MDSDE = 1		(not provided)
P66	CS6#	PFCSE.CS6E = 1, PFCSS1.CS6S[1:0] = 00		(not provided)
	DQM0	PFBCR1.MDSDE = 1		(not provided)
P67	CS7#	PFCSE.CS7E = 1, PFCSS1.CS7S[1:0] = 00		(not provided)
	DQM1	PFBCR1.MDSDE = 1, PFBCR1.DQM1E = 1		(not provided)
P70	SDCLK	PFBCR1.SDCLKE = 1		(not provided)
P71	CS1#	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 01		(not provided)
	A18	PFAOE1.A18E = 1, PFBCR0.ADRHMS = 0, PFBCR0.ADRHMS2 = 1		(not provided)

Table 23.34 How to Set the External Bus Interface (2/4)

Port	Output Signal	Settings of MPC Registers		
		224-Pin, 176-Pin	145-Pin, 144-Pin	100-Pin
P72	CS2#	PFCSE.CS2E = 1, PFCSS0.CS2S[1:0] = 01		(not provided)
	A19	PFAOE1.A19E = 1, PFBCR0.ADRHMS = 0, PFBCR0.ADRHMS2 = 1		(not provided)
P73	CS3#	PFCSE.CS3E = 1, PFCSS0.CS3S[1:0] = 01		(not provided)
P74	CS4#	PFCSE.CS4E = 1, PFCSS1.CS4S[1:0] = 01		(not provided)
	A20	PFAOE1.A20E = 1, PFBCR0.ADRHMS = 0, PFBCR0.ADRHMS2 = 1		(not provided)
P75	CS5#	PFCSE.CS5E = 1, PFCSS1.CS5S[1:0] = 01		(not provided)
P76	CS6#	PFCSE.CS6E = 1, PFCSS1.CS6S[1:0] = 01		(not provided)
P77	CS7#	PFCSE.CS7E = 1, PFCSS1.CS7S[1:0] = 01		(not provided)
P90	D16	PFBCR0.DH32E = 1	(not supported)	(not provided)
	A16	PFAOE1.A16E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0		(not provided)
P91	D17	PFBCR0.DH32E = 1	(not supported)	(not provided)
	A17	PFAOE1.A17E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0		(not provided)
P92	D18	PFBCR0.DH32E = 1	(not supported)	(not provided)
	A18	PFAOE1.A18E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0		(not provided)
P93	D19	PFBCR0.DH32E = 1	(not supported)	(not provided)
	A19	PFAOE1.A19E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0		(not provided)
P94	D20	PFBCR0.DH32E = 1	(not provided)	(not provided)
	A20	PFAOE1.A20E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0	(not provided)	(not provided)
P95	D21	PFBCR0.DH32E = 1	(not provided)	(not provided)
	A21	PFAOE1.A21E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0	(not provided)	(not provided)
P96	D22	PFBCR0.DH32E = 1	(not provided)	(not provided)
	A22	PFAOE1.A22E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0	(not provided)	(not provided)
P97	D23	PFBCR0.DH32E = 1	(not provided)	(not provided)
	A23	PFAOE1.A23E = 1, PFBCR0.ADRHMS = 1, PFBCR0.ADRHMS2 = 0	(not provided)	(not provided)
PA0	A0	PFBCR0.ADRLE = 1, CSnMOD.WRMOD = 0		
	BC0#	PFBCR0.ADRLE = 1, CSnMOD.WRMOD = 1		
	DQM2	PFBCR0.ADRLE = 1, SDCCR.EXENB = 1, SDCCR.BSIZE[1:0] = 01	(not supported)	(not supported)
PA1	A1	PFBCR0.ADRLE = 1		
	DQM3	PFBCR0.ADRLE = 1, SDCCR.EXENB = 1, SDCCR.BSIZE[1:0] = 01	(not supported)	(not supported)
PA2	A2	PFBCR0.ADRLE = 1		
PA3	A3	PFBCR0.ADRLE = 1		
PA4	A4	PFBCR0.ADRLE = 1		
PA5	A5	PFBCR0.ADRLE = 1		
PA6	A6	PFBCR0.ADRLE = 1		
PA7	A7	PFBCR0.ADRLE = 1		
PB0	A8	PFAOE0.A8E = 1		
PB1	A9	PFAOE0.A9E = 1		
PB2	A10	PFAOE0.A10E = 1		
PB3	A11	PFAOE0.A11E = 1		
PB4	A12	PFAOE0.A12E = 1		

Table 23.34 How to Set the External Bus Interface (3/4)

Port	Output Signal	Settings of MPC Registers		
		224-Pin, 176-Pin	145-Pin, 144-Pin	100-Pin
PB5	A13	PFAOE0.A13E = 1		
PB6	A14	PFAOE0.A14E = 1		
PB7	A15	PFAOE0.A15E = 1		
PC0	A16	PFAOE1.A16E = 1, PFBCR0.ADRHMS = 0		
PC1	A17	PFAOE1.A17E = 1, PFBCR0.ADRHMS = 0		
PC2	A18	PFAOE1.A18E = 1, PFBCR0.ADRHMS = 0, PFBCR0.ADRHMS2 = 0		
PC3	A19	PFAOE1.A19E = 1, PFBCR0.ADRHMS = 0, PFBCR0.ADRHMS2 = 0		
PC4	A20	PFAOE1.A20E = 1, PFBCR0.ADRHMS = 0, PFBCR0.ADRHMS2 = 0		
	CS3#	PFCSE.CS3E = 1, PFCSS0.CS3S[1:0] = 10/11		
PC5	A21	PFAOE1.A21E = 1, PFBCR0.ADRHMS = 0		
	CS2#	PFCSE.CS2E = 1, PFCSS0.CS2S[1:0] = 10/11		
	WAIT#	PFBCR1.WAITS[1:0] = 10, PFBCR3.WAITS2 = 0		
	D3[A3/D3]	PFBCR2.D3S[1:0] = 10		
PC6	A22	PFAOE1.A22E = 1, PFBCR0.ADRHMS = 0		
	CS1#	PFCSE.CS1E = 1, PFCSS0.CS1S[1:0] = 10/11		
	D2[A2/D2]	PFBCR2.D2S[1:0] = 10		
PC7	A23	PFAOE1.A23E = 1, PFBCR0.ADRHMS = 0		
	CS0#	PFCSE.CS0E = 1, PFCSS0.CS0S = 1		
PD0	D0[A0/D0]	PFBCR2.D0S[1:0] = 00		
PD1	D1[A1/D1]	PFBCR2.D1S[1:0] = 00		
PD2	D2[A2/D2]	PFBCR2.D2S[1:0] = 00		
PD3	D3[A3/D3]	PFBCR2.D3S[1:0] = 00		
PD4	D4[A4/D4]	PFBCR3.DLHS = 0		
PD5	D5[A5/D5]	PFBCR3.DLHS = 0		
PD6	D6[A6/D6]	PFBCR3.DLHS = 0		
PD7	D7[A7/D7]	PFBCR3.DLHS = 0		
PE0	D8[A8/D8]	PFBCR0.DHE = 1		
	D0[A0/D0]	PFBCR2.D0S[1:0] = 01		
PE1	D9[A9/D9]	PFBCR0.DHE = 1		
	D1[A1/D1]	PFBCR2.D1S[1:0] = 01		
PE2	D10[A10/D10]	PFBCR0.DHE = 1		
	D2[A2/D2]	PFBCR2.D2S[1:0] = 01		
PE3	D11[A11/D11]	PFBCR0.DHE = 1		
	D3[A3/D3]	PFBCR2.D3S[1:0] = 01		
PE4	D12[A12/D12]	PFBCR0.DHE = 1		
	D4[A4/D4]	PFBCR3.DLHS = 1		
PE5	D13[A13/D13]	PFBCR0.DHE = 1		
	D5[A5/D5]	PFBCR3.DLHS = 1		
PE6	D14[A14/D14]	PFBCR0.DHE = 1		
	D6[A6/D6]	PFBCR3.DLHS = 1		
PE7	D15[A15/D15]	PFBCR0.DHE = 1		
	D7[A7/D7]	PFBCR3.DLHS = 1		
PF5	WAIT#	PFBCR1.WAITS[1:0] = 00, PFBCR3.WAITS2 = 1		(not provided)
PG0	D24	PFBCR0.DH32E = 1	(not provided)	(not provided)

Table 23.34 How to Set the External Bus Interface (4/4)

Port	Output Signal	Settings of MPC Registers		
		224-Pin, 176-Pin	145-Pin, 144-Pin	100-Pin
PG1	D25	PFBCR0.DH32E = 1	(not provided)	(not provided)
PG2	D26	PFBCR0.DH32E = 1	(not provided)	(not provided)
PG3	D27	PFBCR0.DH32E = 1	(not provided)	(not provided)
PG4	D28	PFBCR0.DH32E = 1	(not provided)	(not provided)
PG5	D29	PFBCR0.DH32E = 1	(not provided)	(not provided)
PG6	D30	PFBCR0.DH32E = 1	(not provided)	(not provided)
PG7	D31	PFBCR0.DH32E = 1	(not provided)	(not provided)

23.4 Usage Notes

23.4.1 Procedure for Specifying Input/Output Pin Function

Use the following procedure to specify the input/output pin functions.

(1) Clear the pin mode register (PMR) for the target pin to 0 to select the general I/O port.
(2) Specify the assignments of input/output signals for peripheral modules to the desired pins.
(3) Enable writing to the Pmn pin function control register (PmnPFS) through the write-protect register (PWPR) setting. (m = 0 to 9, A to F, H, J to N, Q; n = 0 to 7)
(4) Specify the input/output function for the pin through the PSEL[5:0] bit settings in the PmnPFS register.
(5) Clear the PFSWE bit in the PWPR register to 0 to disable writing to the PmnPFS register.
(6) Set the PMR to 1 as necessary to switch to the selected input/output function for the pin.

23.4.2 Notes on MPC Register Setting

(1) Settings of the Pmn pin function control register (PmnPFS) should be made only while the PMR register for the target pin is set to 0. If the PmnPFS register is set while the PMR register is 1, unexpected edges may be input through the input pin or unexpected pulses are output through the output pin.
(2) Only the allowed values (functions) should be specified in the Pmn pin function control registers. If a value that is not allowed for the register is specified, correct operation is not guaranteed.
(3) Do not assign a single function to multiple pins through the MPC settings.
(4) Ports 0, 4, 9, D, and E also function as analog Input/output pins for the A/D converter and D/A converter. When using these ports as analog Input/output pins, set them to general input pins by clearing the corresponding bits in the port mode register (PMR) and port direction register (PDR) to 0 and set the PmnPFS.ASEL bit to 1, to avoid degradation of accuracy.
(5) The initial value of the time capture event input pin enable bit (TCEN) of the time capture control register y (RTCCRy, y = 0 to 2) is undefined after a reset. Therefore, set this bit to 0 to avoid unnecessary input.
(6) Points to note regarding the port mode register (PMR), port direction register (PDR), and the PmnPFS register settings for pins that have multiplexed pin functions are listed in Table 23.35. The pin states are readable if the value of the ASEL bit is 0. Ensure that the PMR.Bj bit is 0 when changes to the PSEL[5:0] bits are made.

Table 23.35 Register Settings

Item	PMR.Bn	PDR.Bn	PmnPFS			Point to Note
			ASEL	ISEL	PSEL[5:0]	
After a reset	0	0	0	0	000000b	Pins function as general input port pins after release from the reset state.
General input ports	0	0	0	0/1	x	Set the PmnPFS.ISEL bit to 1 if these are multiplexed with interrupt inputs.
General output ports	0	1	0	0	x	
Peripheral functions	1	x	0	0/1	Peripheral functions (refer to Table 23.2 to Table 23.31)	Set the PmnPFS.ISEL bit to 1 if these are multiplexed with interrupt inputs.
Interrupt inputs	0	0	0	1	x	
NMI	x	x	x	x*1	x	Register settings are not required.
Analog inputs and outputs	0	0	1	x*1	x	Set these as general input port pins so that the output buffers are turned off.
Time-capture event-input pins	0	0	x	0/1	x	Set these as general input port pins so that the output buffers are turned off.
External bus	0	x*2	0	0	x	Set the PMR.Bn bit to 0 and do not select the peripheral function.
JTAG interface	0	x	x	0	x	Set the PMR.Bn bit and the PmnPFS.ISEL bit to 0 and switch the input buffers off.
FINE interface	0	x	x	0	x	Set the PMR.Bn bit and the PmnPFS.ISEL bit to 0 and switch the input buffers off.
EXTAL/XTAL	0	0	x	x*1	x	Set these as general input port pins so that the output buffers are turned off.

x: Setting not required.

0/1: Setting the PmnPFS.ISEL bit to 0 makes the pin incapable of functioning as an IRQ pin.
Setting the PmnPFS.ISEL bit to 1 makes the pin capable of functioning as an IRQ pin (if the IRQ is selected from the multiplexed functions).

Note 1. Even if the PmnPFS.ISEL bit is set to 1, the pin will not function as an IRQn input pin.

Note 2. To use the WAIT# input pin, set the corresponding bit in the PORTm.PDR register to 0.

Note:
- The pin state is readable when the PmnPFS.ASEL bit is 0.
- If the value of the PmnPFS.PSEL[5:0] bits is to be changed, do so while the PMR.Bn bit is 0.
- If an RIIC function is assigned to a port pin, clear the PMR.Bn (to 0); pulling up is automatically turned off for outputs from peripheral modules other than the RIIC.
- If an input pin for time-capture events is not in use, clear the time capture event input pin enable bit (TCEN) in time capture control register y (RTCCRy) (y = 0 to 2) to 0 (disabled). The value of the RTCCRy.TCEN bit after a reset is undefined.
- Do not make settings to assign multiple external bus signals to a single pin.

23.4.3 Notes on the Use of Analog Functions

To use an analog function, set the corresponding bits in both the port mode register (PMR) and port direction register (PDR) to 0 so that the pin acts as a general input port. After that, set the pin function select bit in the Pmn pin function control register (PmnPFS.ASEL) to 1.

24. Multi-Function Timer Pulse Unit 3 (MTU3a)

24.1 Overview

This MCU has an on-chip multi-function timer pulse unit 3 (MTU3a), consisting of eight 16-bit timer channels and one 32-bit timer channel.

Table 24.1 shows the specifications of the MTU and Table 24.2 lists the functions of the MTU. Figure 24.1 and Figure 24.2 show block diagrams of the MTU.

Table 24.1 MTU Specifications

Item	Description
Pulse input/output	28 lines max.
Pulse input	3 lines
Count clock	11 clocks for each channel (14 clocks for MTU0, 12 clocks for MTU2, 10 clocks for MTU5, and four clocks for MTU1 & MTU2 (LWA = 1))
Available operations	[MTU0 to MTU4, MTU6, MTU7, MTU8] • Waveform output on compare match • Input capture function (noise filter setting available) • Counter-clearing operation • Simultaneous writing to multiple timer counters (TCNT) (excluding MTU8) • Simultaneous clearing on compare match or input capture (excluding MTU8) • Simultaneous input and output to registers in synchronization with counter operations (excluding MTU8) • Up to 12-phase PWM output in combination with synchronous operation (excluding MTU8)
	[MTU0, MTU3, MTU4, MTU6, MTU7, MTU8] • Buffer operation specifiable
	[MTU1, MTU2] • Phase counting mode can be specified independently • 32-bit phase counting mode can be specified for interlocked operation of MTU1 and MTU2 (when TMDR3.LWA = 1) • Cascade connection operation available
	[MTU3, MTU4, MTU6, MTU7] • Through interlocked operation of MTU3/4 and MTU6/7, the positive and negative signals in six phases (12 phases in total) can be output in complementary PWM and reset-synchronized PWM operation. • In complementary PWM mode, transfer of values from buffer registers to temporary registers on crests or troughs of the timer-counter values or writing to the buffer registers (MTU4.TGRD and MTU7.TGRD) • Double-buffering selectable in complementary PWM mode
	[MTU3, MTU4] • Through interlocking with MTU0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset-synchronized PWM output is settable and allows the selection of two types of waveform output (chopping or level)
	[MTU5] • Capable of operation as a dead-time compensation counter
	[MTU0/MTU5, MTU1, MTU2, MTU8] 32-bit phase counting mode specifiable by combining MTU1 and MTU2 and through interlocked operation with MTU0/MTU5 and MTU8
Interrupt skipping function	• In complementary PWM mode, interrupts on crests and troughs of counter values and triggers to start conversion by the A/D converter can be skipped
Interrupt sources	43 sources
Buffer operation	Automatic transfer of register data (transfer from the buffer register to the timer register)
Trigger generation	A/D converter start triggers can be generated
	A/D converter start request delaying function enables A/D converter to be started with any desired timing and to be synchronized with PWM output
Low power consumption function	Module stop mode can be set

Table 24.2 MTU Functions (1/2)

Item		MTU0	MTU1	MTU2	MTU1 & MTU2 (LWA = 1)	MTU3	MTU4	MTU5	MTU6	MTU7	MTU8
Count clock		PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB MTCLKC MTCLKD MTIOC1A	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB MTCLKC	MTCLKA MTCLKB MTCLKC MTCLKD	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTIOC1A	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB	PCLKA/1 PCLKA/2 PCLKA/4 PCLKA/8 PCLKA/16 PCLKA/32 PCLKA/64 PCLKA/256 PCLKA/1024 MTCLKA MTCLKB
External clock for phase counting mode		—	MTCLKA MTCLKB	MTCLKA MTCLKB MTCLKC MTCLKD	MTCLKA MTCLKB MTCLKC MTCLKD	—	—	—	—	—	—
General registers (TGR)		TGRA TGRB TGRE	TGRA TGRB	TGRA TGRB	TGRALW TGRBLW	TGRA TGRB	TGRA TGRB	TGRU TGRV TGRW	TGRA TGRB	TGRA TGRB	TGRA TGRB
General registers/ buffer registers		TGRC TGRD TGRF	—	—	—	TGRC TGRD TGRE	TGRC TGRD TGRE TGRF	—	TGRC TGRD TGRE	TGRC TGRD TGRE TGRF	TGRC TGRD
I/O pins		MTIOC0A MTIOC0B MTIOC0C MTIOC0D	MTIOC1A MTIOC1B	MTIOC2A MTIOC2B	MTIOC1A MTIOC1B	MTIOC3A MTIOC3B MTIOC3C MTIOC3D	MTIOC4A MTIOC4B MTIOC4C MTIOC4D	MTIC5U MTIC5V MTIC5W	MTIOC6A MTIOC6B MTIOC6C MTIOC6D	MTIOC7A MTIOC7B MTIOC7C MTIOC7D	MTIOC8A MTIOC8B MTIOC8C MTIOC8D
Counter clear function		TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGRALW/ TGRBLW input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare match output	0 output	✓	✓	✓	—	✓	✓	—	✓	✓	✓
	1 output	✓	✓	✓	—	✓	✓	—	✓	✓	✓
	Toggle output	✓	✓	✓	—	✓	✓	—	✓	✓	✓
Input capture function		✓	✓	✓	✓*1	✓	✓	✓	✓	✓	✓*2
Synchronous operation		✓	✓	✓	—	✓	✓	—	✓	✓	—
PWM mode 1		✓	✓	✓	—	✓	✓	—	✓	✓	—
PWM mode 2		✓	✓	✓	—	—	—	—	—	—	—
Complementary PWM mode		—	—	—	—	✓	✓	—	✓	✓	—
Reset-synchronized PWM mode		—	—	—	—	✓	✓	—	✓	✓	—
AC synchronous motor drive mode		✓	—	—	—	✓	✓	—	—	—	—
Phase counting mode		—	✓	✓	✓	—	—	—	—	—	—
Buffer operation		✓	—	—	—	✓	✓	—	✓	✓	✓
Dead time compensation counter function		—	—	—	—	—	—	✓	—	—	—
DMAC/DTC trigger sources		TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGRALW/ TGRBLW input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow/ underflow*3	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow/ underflow*3	TGR compare match or input capture
A/D converter start trigger		TGRA compare match or input capture TGRE compare match	TGRA compare match or input capture	TGRA compare match or input capture	TGRALW input capture	TGRA compare match or input capture	TGRA compare match or input capture, or TCNT underflow (trough) in complementary PWM mode	—	TGRA compare match or input capture	TGRA compare match or input capture, or TCNT underflow (trough) in complementary PWM mode	—

Table 24.2 MTU Functions (2/2)

Item	MTU0	MTU1	MTU2	MTU1 & MTU2 (LWA = 1)	MTU3	MTU4	MTU5	MTU6	MTU7	MTU8
Interrupt sources	Seven sources • Compare match or input capture 0A • Compare match or input capture 0B • Compare match or input capture 0C • Compare match or input capture 0D • Compare match 0E • Compare match 0F • Overflow	Four sources • Compare match or input capture 1A • Compare match or input capture 1B • Overflow • Underflow	Four sources • Compare match or input capture 2A • Compare match or input capture 2B • Overflow • Underflow	Four sources • Input capture 1A • Input capture 1B • Overflow • Underflow	Five sources • Compare match or input capture 3A • Compare match or input capture 3B • Compare match or input capture 3C • Compare match or input capture 3D • Overflow	Five sources • Compare match or input capture 4A • Compare match or input capture 4B • Compare match or input capture 4C • Compare match or input capture 4D • Overflow or underflow*3	Three sources • Compare match or input capture 5U • Compare match or input capture 5V • Compare match or input capture 5W	Five sources • Compare match or input capture 6A • Compare match or input capture 6B • Compare match or input capture 6C • Compare match or input capture 6D • Overflow	Five sources • Compare match or input capture 7A • Compare match or input capture 7B • Compare match or input capture 7C • Compare match or input capture 7D • Overflow or underflow*3	Five sources • Compare match or input capture 8A • Compare match or input capture 8B • Compare match or input capture 8C • Compare match or input capture 8D • Overflow
Event link function (output)	Seven sources • Compare match 0A • Compare match 0B • Compare match 0C • Compare match 0D • Compare match 0E • Compare match 0F • Overflow	—	—	—	Five sources • Compare match 3A • Compare match 3B • Compare match 3C • Compare match 3D • Overflow	Six sources • Compare match 4A • Compare match 4B • Compare match 4C • Compare match 4D • Overflow • Underflow*3	—	—	—	—
Event link function (input)	• Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter)	—	—	—	• Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter)	• Start counting • Input capture (to be captured in the TGRA) • Restart counting (clear counter)	—	—	—	—
A/D converter start request delaying function	—	—	—	—	—	• A/D converter start request at a match between TADCORA and TCNT or A/D converter start request at a match between TADCORB and TCNT	—	—	• A/D converter start request at a match between TADCORA and TCNT or A/D converter start request at a match between TADCORB and TCNT	—
Interrupt skipping 1	—	—	—	—	• Skips TGRA compare match interrupts	• Skips TCIV interrupts	—	• Skips TGRA compare match interrupts	• Skips TCIV interrupts	—
Interrupt skipping 2	—	—	—	—	—	• Skipping in compare count between TADCORA and TCNT, and TADCORB and TCNT	—	—	• Skipping in compare count between TADCORA and TCNT, and TADCORB and TCNT	—
Module stop function	MSTPCRA.MSTPA9*4									


✓: Possible —: Not possible

Note 1. When LWA is 1, the TGRALW capture source can be selected from either of the following: an input from MTIOC1A or MTU0.TGRA compare match/input capture event.
The TGRBLW capture source can be selected from any of the following: an input from MTIOC1B, MTU0.TGRC compare match/input capture event, or MTU8.TGRC compare match event.

Note 2. Capture in MTU8 is supported only in normal mode.


Note 3. Underflow is available only in complementary PWM mode.

Note 4. For details on the module stop function, refer to section 11, Low Power Consumption.



TCR: Timer control register
TCR2: Timer control register 2
TMDR1: Timer mode register 1
TMDR2A: Timer mode register 2
TMDR3: Timer mode register 3
TIOR: Timer I/O control register
TIORH: Timer I/O control register H
TIORL: Timer I/O control register L
TIER: Timer interrupt enable register
TIER2: Timer interrupt enable register 2
TSR: Timer status register
TBTM: Timer buffer operation transfer mode register
TCNT: Timer counter
TCNTLW: Timer longword counter
TGRA: Timer general register A
TGRALW: Timer longword general register A
TGRB: Timer general register B
TGRBLW: Timer longword general register B
TGRC: Timer general register C
TGRD: Timer general register D
TGRE: Timer general register E
TGRF: Timer general register F
TSTRA: Timer start register
TSYRA: Timer synchronous register
TCSYSTR: Timer counter synchronous start register
TRWERA: Timer read/write enable register
TOERA: Timer output master enable register
TOCR1A: Timer output control register 1
TOCR2A: Timer output control register 2
TOLBRA: Timer output level buffer register
TGCRA: Timer gate control register A
TCNTSA: Timer subcounter
TCDRA: Timer period data register
TCBRA: Timer period buffer register
TDDRA: Timer dead time data register
TDERA: Timer dead time enable register
TBTERA: Timer buffer transfer set register
TWCRA: Timer waveform control register
TICCR: Timer input capture control register
TADCR: Timer A/D converter start request control register
TADCORA: Timer A/D converter start request cycle set register A
TADCORB: Timer A/D converter start request cycle set register B
TADCOBRA: Timer A/D converter start request cycle set buffer register A
TADCOBRB: Timer A/D converter start request cycle set buffer register B
TITMRA: Timer interrupt skipping mode register
TITCR1A: Timer interrupt skipping set register 1
TITCR2A: Timer interrupt skipping set register 2
TITCNT1A: Timer interrupt skipping counter 1
TITCNT2A: Timer interrupt skipping counter 2
NFCRn: Noise filter control register n

Figure 24.1 Block Diagram of MTU (MTU0 to MTU4, MTU8)



TCR: Timer control register
TCRU: Timer control register U
TCR2U: Timer control register 2U
TCRV: Timer control register V
TCR2V: Timer control register 2V
TCRW: Timer control register W
TCR2W: Timer control register 2W
TMDR1: Timer mode register 1
TMDR2B: Timer mode register 2
TIORH: Timer I/O control register H
TIORL: Timer I/O control register L
TIORU: Timer I/O control register U
TIORV: Timer I/O control register V
TIORW: Timer I/O control register W
TIER: Timer interrupt enable register
TSR: Timer status register
TCNT: Timer counter
TCNTU: Timer counter U
TCNTV: Timer counter V
TCNTW: Timer counter W
TGRA: Timer general register A
TGRB: Timer general register B
TGRC: Timer general register C
TGRD: Timer general register D
TGRE: Timer general register E
TGRF: Timer general register F
TGRU: Timer general register U
TGRV: Timer general register V
TGRW: Timer general register W

TCNTCMPCLR: Timer compare match clear register
TSTRB: Timer start register
TSYRB: Timer synchronous register
TSYCR: Timer synchronous clear register
TCSYSTR: Timer counter synchronous start register
TRWERB: Timer read/write enable register
TOERB: Timer output master enable register
TOCR1B: Timer output control register 1
TOCR2B: Timer output control register 2
TOLBRB: Timer output level buffer register
TCDRB: Timer period data register
TCBRB: Timer period buffer register
TDDRB: Timer dead time data register
TDERB: Timer dead time enable register
TCNTSB: Timer subcounter
TBTERB: Timer buffer transfer set register
TWCRB: Timer waveform control register
TADCR: Timer A/D converter start request control register
TADCORA: Timer A/D converter start request cycle set register A
TADCORB: Timer A/D converter start request cycle set register B
TADCOBRA: Timer A/D converter start request cycle set buffer register A
TADCOBRB: Timer A/D converter start request cycle set buffer register B
TITMRB: Timer interrupt skipping mode register
TITCR1B: Timer interrupt skipping set register 1
TITCR2B: Timer interrupt skipping set register 2
TITCNT1B: Timer interrupt skipping counter 1
TITCNT2B: Timer interrupt skipping counter 2
NFCRn: Noise filter control register n

Figure 24.2 Block Diagram of MTU (MTU5 to MTU7)

Table 24.3 shows the configuration of pins for the MTU.

Table 24.3 Pin Configuration of the MTU


Channel	Pin Name	I/O	Function
MTU	MTCLKA	Input	External clock A input pin (MTU1 and MTU2 phase counting mode A phase input)
	MTCLKB	Input	External clock B input pin (MTU1 and MTU2 phase counting mode B phase input)
	MTCLKC	Input	External clock C input pin (MTU2 phase counting mode A phase input)
	MTCLKD	Input	External clock D input pin (MTU2 phase counting mode B phase input)
MTU0	MTIOC0A	I/O	MTU0 TGRA input capture input/output compare output/PWM output pin
	MTIOC0B	I/O	MTU0 TGRB input capture input/output compare output/PWM output pin
	MTIOC0C	I/O	MTU0 TGRC input capture input/output compare output/PWM output pin
	MTIOC0D	I/O	MTU0 TGRD input capture input/output compare output/PWM output pin
MTU1	MTIOC1A	I/O	MTU1 TGRA input capture input/output compare output/PWM output pin
	MTIOC1B	I/O	MTU1 TGRB input capture input/output compare output/PWM output pin
MTU2	MTIOC2A	I/O	MTU2 TGRA input capture input/output compare output/PWM output pin
	MTIOC2B	I/O	MTU2 TGRB input capture input/output compare output/PWM output pin
MTU3	MTIOC3A	I/O	MTU3 TGRA input capture input/output compare output/PWM output pin
	MTIOC3B	I/O	MTU3 TGRB input capture input/output compare output/PWM output pin
	MTIOC3C	I/O	MTU3 TGRC input capture input/output compare output/PWM output pin
	MTIOC3D	I/O	MTU3 TGRD input capture input/output compare output/PWM output pin
MTU4	MTIOC4A	I/O	MTU4 TGRA input capture input/output compare output/PWM output pin
	MTIOC4B	I/O	MTU4 TGRB input capture input/output compare output/PWM output pin
	MTIOC4C	I/O	MTU4 TGRC input capture input/output compare output/PWM output pin
	MTIOC4D	I/O	MTU4 TGRD input capture input/output compare output/PWM output pin
MTU5	MTIC5U	Input	MTU5 TGRU input capture input/external pulse input pin
	MTIC5V	Input	MTU5 TGRV input capture input/external pulse input pin
	MTIC5W	Input	MTU5 TGRW input capture input/external pulse input pin
MTU6	MTIOC6A	I/O	MTU6 TGRA input capture input/output compare output/PWM output pin
	MTIOC6B	I/O	MTU6 TGRB input capture input/output compare output/PWM output pin
	MTIOC6C	I/O	MTU6 TGRC input capture input/output compare output/PWM output pin
	MTIOC6D	I/O	MTU6 TGRD input capture input/output compare output/PWM output pin
MTU7	MTIOC7A	I/O	MTU7 TGRA input capture input/output compare output/PWM output pin
	MTIOC7B	I/O	MTU7 TGRB input capture input/output compare output/PWM output pin
	MTIOC7C	I/O	MTU7 TGRC input capture input/output compare output/PWM output pin
	MTIOC7D	I/O	MTU7 TGRD input capture input/output compare output/PWM output pin
MTU8	MTIOC8A	I/O	MTU8.TGRA input capture input/output compare output pin
	MTIOC8B	I/O	MTU8.TGRB input capture input/output compare output pin
	MTIOC8C	I/O	MTU8.TGRC input capture input/output compare output pin
	MTIOC8D	I/O	MTU8.TGRD input capture input/output compare output pin

24.2 Register Descriptions

24.2.1 Timer Control Register (TCR)

- MTU0.TCR, MTU1.TCR, MTU2.TCR, MTU3.TCR, MTU4.TCR, MTU6.TCR, MTU7.TCR, MTU8.TCR

Address(es): MTU0.TCR 000C 1300h, MTU1.TCR 000C 1380h, MTU2.TCR 000C 1400h, MTU3.TCR 000C 1200h, MTU4.TCR 000C 1201h, MTU6.TCR 000C 1A00h, MTU7.TCR 000C 1A01h, MTU8.TCR 000C 1600h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC[2:0]	Time Prescaler Select	Refer to Table 24.6 to Table 24.9.	R/W
b4, b3	CKEG[1:0]	Clock Edge Select	b4 b3 0 0: Count at rising edge 0 1: Count at falling edge 1 x: Count at both edges	R/W
b7 to b5	CCLR[2:0]	Counter Clear Source Select	Refer to Table 24.4 and Table 24.5.	R/W

x: Don’t care

The TCR register controls the TCNT operation for each channel in combination with the TCR2 register. The MTU has a total of 11 TCR registers, one each for MTU0 to MTU4, MTU6, MTU7, and MTU8 and three (TCRU, TCRV, and TCRW) for MTU5. TCR values should be specified only while TCNT operation is stopped.

TPSC[2:0] Bits (Time Prescaler Select)

These bits select the TCNT count clock source. The count clock source can be selected independently for each channel. Refer to Table 24.6 to Table 24.9 for details.

CKEG[1:0] Bits (Clock Edge Select)

These bits select the clock edge, including the MTIOC1A pin. When the internal clock is counted at both edges, the count clock period is halved (e.g. PCLKA/4 at both edges = PCLKA/2 at rising edge). If phase counting mode is used on MTU1 and MTU2, the setting of these bits is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the count clock source is PCLKA/2 or slower. When PCLKA/1 or the overflow/underflow in another channel is selected for the count clock source, a value can be written to these bits but counter operation compiles with the initial value.

CCLR[2:0] Bits (Counter Clear Source Select)

These bits select the TCNT counter clearing source. Refer to Table 24.4 and Table 24.5 for details.

Table 24.4 CCLR[2:0] (MTU0, MTU3, MTU4, MTU6, MTU7, MTU8)

Channel	Bit 7 CCLR[2]	Bit 6 CCLR[1]	Bit 5 CCLR[0]	Description
MTU0 MTU3 MTU4 MTU6 MTU7 MTU8	0	0	0	TCNT clearing disabled
	0	0	1	TCNT cleared by TGRA compare match/input capture
	0	1	0	TCNT cleared by TGRB compare match/input capture
	0	1	1	TCNT cleared by counter clearing in another channel performing synchronous clearing/ synchronous operation*1
	1	0	0	TCNT clearing disabled
	1	0	1	TCNT cleared by TGRC compare match/input capture*2
	1	1	0	TCNT cleared by TGRD compare match/input capture*2
	1	1	1	TCNT cleared by counter clearing in another channel performing synchronous clearing/ synchronous operation*1

Note 1. Synchronous operation is selected by setting the TSYRA.SYNC or TSYRB.SYNC bit to 1 except for MTU8.
Note 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority and compare match/input capture does not occur.

Table 24.5 CCLR[2:0] (MTU1 and MTU2)

Channel	Bit 7 Reserved*2	Bit 6 CCLR[1]	Bit 5 CCLR[0]	Description
MTU1 MTU2	0	0	0	TCNT clearing disabled
	0	0	1	TCNT cleared by TGRA compare match/input capture (when LWA = 0) TCNTLW cleared by TGRALW input capture (when LWA = 1)
	0	1	0	TCNT cleared by TGRB compare match/input capture (when LWA = 0) TCNTLW cleared by TGRBLW input capture (when LWA = 1)
	0	1	1	TCNT cleared by counter clearing in another channel performing synchronous clearing/synchronous operation*1

Note 1. Synchronous operation is selected by setting the TSYRA.SYNC and TSYRB.SYNC bits to 1.
Note 2. Bit 7 is reserved in MTU1 and MTU2. It is read as 0. The write value is ignored.

- MTU5.TCRU, MTU5.TCRV, MTU5.TCRW

Address(es): MTU5.TCRU 000C 1C84h, MTU5.TCRV 000C 1C94h, MTU5.TCRW 000C 1CA4h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	TPSC[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TPSC[1:0]	Time Prescaler Select	Refer to Table 24.10.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TPSC[1:0] Bits (Time Prescaler Select)

These bits select the TCNT count clock source. Refer to Table 24.10 for details.

24.2.2 Timer Control Register 2 (TCR2)

- MTU0.TCR2, MTU3.TCR2, MTU4.TCR2, MTU6.TCR2, MTU7.TCR2, MTU8.TCR2

Address(es): MTU0.TCR2 000C 1328h, MTU3.TCR2 000C 124Ch, MTU4.TCR2 000C 124Dh, MTU6.TCR2 000C 1A4Ch, MTU7.TCR2 000C 1A4Dh, MTU8.TCR2 000C 1606h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TPSC2[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

- MTU1.TCR2, MTU2.TCR2

Address(es): MTU1.TCR2 000C 1394h, MTU2.TCR2 000C 140Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	PCB[1:0]		TPSC2[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC2[2:0]	Time Prescaler Select	Refer to Table 24.6 to Table 24.9.	R/W
b4, b3	PCB[1:0]	Phase Counting Mode Function Expansion Control	Functional Expansion Control for Phase Counting Modes 2, 3, and 5	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The TCR2 register controls the TCNT operation for each channel in combination with the TCR register. The MTU has a total of 11 TCR2 registers, one each for MTU0 to MTU4, MTU6, MTU7, and MTU8 and three (TCR2U, TCR2V, and TCR2W) for MTU5. TCR2 values should be specified only while TCNT operation is stopped.

TPSC2[2:0] Bits (Time Prescaler Select)


These bits select the TCNT count clock source. The count clock source can be selected independently for each channel. Refer to Table 24.6 to Table 24.9 for details.

PCB[1:0] Bits (Phase Counting Mode Function Expansion Control)

These bits control extended functions for phase counting mode 2, 3, and 5 in MTU1 and MTU2. Refer to section 24.3.6, Phase Counting Mode.

- MTU5.TCR2U, MTU5.TCR2V, MTU5.TCR2W

Address(es): MTU5.TCR2U 000C 1C85h, MTU5.TCR2V 000C 1C95h, MTU5.TCR2W 000C 1CA5h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC2[2:0]	Time Prescaler Select	Refer to Table 24.10.	R/W
b4, b3	CKEG[1:0]	Clock Edge Select	b4 b3 0 0: Counts at the rising edge. 0 1: Counts at the falling edge. 1 x: Counts at both edges.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

x: Don't care

TPSC2[2:0] Bits (Time Prescaler Select)

These bits select the TCNT count clock source. Refer to Table 24.10 for details.

CKEG[1:0] Bits (Clock Edge Select)

These bits select the edge of the count clock signal input from the MTIOC1A pin.

Table 24.6 TPSC[2:0], TPSC2[2:0] (MTU0)

	TCR2 register			TCR register			
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
Channel	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	Description
MTU0	0	0	0	0	0	0	Internal clock: counts on PCLKA/1
	0	0	0	0	0	1	Internal clock: counts on PCLKA/4
	0	0	0	0	1	0	Internal clock: counts on PCLKA/16
	0	0	0	0	1	1	Internal clock: counts on PCLKA/64
	0	0	0	1	0	0	External clock: counts on MTCLKA pin input
	0	0	0	1	0	1	External clock: counts on MTCLKB pin input
	0	0	0	1	1	0	External clock: counts on MTCLKC pin input
	0	0	0	1	1	1	External clock: counts on MTCLKD pin input
	0	0	1	x	x	x	Internal clock: counts on PCLKA/2
	0	1	0	x	x	x	Internal clock: counts on PCLKA/8
	0	1	1	x	x	x	Internal clock: counts on PCLKA/32
	1	0	0	x	x	x	Internal clock: counts on PCLKA/256
	1	0	1	x	x	x	Internal clock: counts on PCLKA/1024
	1	1	0	x	x	x	Setting prohibited
	1	1	1	x	x	x	External clock: counts on MTIOC1A pin input

x: Don't care

Table 24.7 TPSC[2:0], TPSC2[2:0] (MTU1)

	TCR2 register			TCR register			
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
Channel	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	Description
MTU1	0	0	0	0	0	0	Internal clock: counts on PCLKA/1
	0	0	0	0	0	1	Internal clock: counts on PCLKA/4
	0	0	0	0	1	0	Internal clock: counts on PCLKA/16
	0	0	0	0	1	1	Internal clock: counts on PCLKA/64
	0	0	0	1	0	0	External clock: counts on MTCLKA pin input
	0	0	0	1	0	1	External clock: counts on MTCLKB pin input
	0	0	0	1	1	0	Internal clock: counts on PCLKA/256
	0	0	0	1	1	1	Overflow/underflow of MTU2.TCNT
	0	0	1	x	x	x	Internal clock: counts on PCLKA/2
	0	1	0	x	x	x	Internal clock: counts on PCLKA/8
	0	1	1	x	x	x	Internal clock: counts on PCLKA/32
	1	0	0	x	x	x	Internal clock: counts on PCLKA/1024
	1	0	1	x	x	x	Setting prohibited
	1	1	0	x	x	x	Setting prohibited
	1	1	1	x	x	x	Setting prohibited

x: Don't care

Note: This setting has no effect when MTU1 is in phase counting mode.

Table 24.8 TPSC[2:0], TPSC2[2:0] (MTU2)

	TCR2 register			TCR register			
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
Channel	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	Description
MTU2	0	0	0	0	0	0	Internal clock: counts on PCLKA/1
	0	0	0	0	0	1	Internal clock: counts on PCLKA/4
	0	0	0	0	1	0	Internal clock: counts on PCLKA/16
	0	0	0	0	1	1	Internal clock: counts on PCLKA/64
	0	0	0	1	0	0	External clock: counts on MTCLKA pin input
	0	0	0	1	0	1	External clock: counts on MTCLKB pin input
	0	0	0	1	1	0	External clock: counts on MTCLKC pin input
	0	0	0	1	1	1	Internal clock: counts on PCLKA/1024
	0	0	1	x	x	x	Internal clock: counts on PCLKA/2
	0	1	0	x	x	x	Internal clock: counts on PCLKA/8
	0	1	1	x	x	x	Internal clock: counts on PCLKA/32
	1	0	0	x	x	x	Internal clock: counts on PCLKA/256
	1	0	1	x	x	x	Setting prohibited
	1	1	0	x	x	x	Setting prohibited
	1	1	1	x	x	x	Setting prohibited

x: Don't care

Note: This setting has no effect when the MTU2 is in phase counting mode.

Table 24.9 TPSC[2:0], TPSC2[2:0] (MTU3, MTU4, MTU6, MTU7, MTU8)

	TCR2 register			TCR register			
	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	
Channel	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[2]	TPSC[1]	TPSC[0]	Description
MTU3 MTU4 MTU6 MTU7 MTU8	0	0	0	0	0	0	Internal clock: counts on PCLKA/1
	0	0	0	0	0	1	Internal clock: counts on PCLKA/4
	0	0	0	0	1	0	Internal clock: counts on PCLKA/16
	0	0	0	0	1	1	Internal clock: counts on PCLKA/64
	0	0	0	1	0	0	Internal clock: counts on PCLKA/256
	0	0	0	1	0	1	Internal clock: counts on PCLKA/1024
	0	0	0	1	1	0	External clock: counts on MTCLKA pin input
	0	0	0	1	1	1	External clock: counts on MTCLKB pin input
	0	0	1	x	x	x	Internal clock: counts on PCLKA/2
	0	1	0	x	x	x	Internal clock: counts on PCLKA/8
	0	1	1	x	x	x	Internal clock: counts on PCLKA/32
	1	0	0	x	x	x	Setting prohibited
	1	0	1	x	x	x	Setting prohibited
	1	1	0	x	x	x	Setting prohibited
	1	1	1	x	x	x	Setting prohibited

x: Don't care

Table 24.10 TPSC[1:0], TPSC2[2:0] (MTU5)

	TCR2 register			TCR register		
	Bit 2	Bit 1	Bit 0	Bit 1	Bit 0	
Channel	TPSC2[2]	TPSC2[1]	TPSC2[0]	TPSC[1]	TPSC[0]	Description
MTU5	0	0	0	0	0	Internal clock: counts on PCLKA/1
	0	0	0	0	1	Internal clock: counts on PCLKA/4
	0	0	0	1	0	Internal clock: counts on PCLKA/16
	0	0	0	1	1	Internal clock: counts on PCLKA/64
	0	0	1	x	x	Internal clock: counts on PCLKA/2
	0	1	0	x	x	Internal clock: counts on PCLKA/8
	0	1	1	x	x	Internal clock: counts on PCLKA/32
	1	0	0	x	x	Internal clock: counts on PCLKA/256
	1	0	1	x	x	Internal clock: counts on PCLKA/1024
	1	1	0	x	x	Setting prohibited
	1	1	1	x	x	Internal clock: counts on MTIOC1A pin input

x: Don't care

24.2.3 Timer Mode Register 1 (TMDR1)

- MTU0.TMDR1

Address(es): MTU0.TMDR1 000C 1301h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	BFE	BFB	BFA	MD[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

- MTU1.TMDR1, MTU2.TMDR1

Address(es): MTU1.TMDR1 000C 1381h, MTU2.TMDR1 000C 1401h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	MD[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

- MTU3.TMDR1, MTU4.TMDR1, MTU6.TMDR1, MTU7.TMDR1, MTU8.TMDR1

Address(es): MTU3.TMDR1 000C 1202h, MTU4.TMDR1 000C 1203h, MTU6.TMDR1 000C 1A02h, MTU7.TMDR1 000C 1A03h, MTU8.TMDR1 000C 1601h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	BFB	BFA	MD[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MD[3:0]	Mode Select	These bits specify the timer operating mode. Refer to Table 24.11 for details.	R/W
b4	BFA	Buffer Operation A	0: TGRA and TGRC operate normally 1: TGRA and TGRC used together for buffer operation	R/W
b5	BFB	Buffer Operation B	0: TGRB and TGRD operate normally 1: TGRB and TGRD used together for buffer operation	R/W
b6	BFE	Buffer Operation E	0: MTU0.TGRE and MTU0.TGRF operate normally 1: MTU0.TGRE and MTU0.TGRF used together for buffer operation	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The TMDR1 register specifies the operating mode of each channel. The MTU has a total of eight TMDR1 registers, one each for MTU0 to MTU4, MTU6, MTU7, and MTU8. TMDR1 register values should be specified only while TCNT operation is stopped.

Table 24.11 Operating Mode Setting by MD[3:0] Bits (MTU0 to MTU4 and MTU6 to MTU8)

Bit 3	Bit 2	Bit 1	Bit 0		MTU0	MTU1	MTU2	MTU1 & MTU2 (LWA = 1)	MTU3	MTU4	MTU6	MTU7	MTU8
MD[3]	MD[2]	MD[1]	MD[0]	Description									
0	0	0	0	Normal mode	✓	✓	✓		✓	✓	✓	✓	✓
0	0	0	1	Setting prohibited									
0	0	1	0	PWM mode 1	✓	✓	✓		✓	✓	✓	✓	
0	0	1	1	PWM mode 2	✓	✓	✓						
0	1	0	0	Phase counting mode 1		✓	✓	✓					
0	1	0	1	Phase counting mode 2		✓	✓	✓					
0	1	1	0	Phase counting mode 3		✓	✓	✓					
0	1	1	1	Phase counting mode 4		✓	✓	✓					
1	0	0	0	Reset-synchronized PWM mode*1					✓		✓		
1	0	0	1	Phase counting mode 5		✓	✓	✓					
1	0	1	x	Setting prohibited									
1	1	0	0	Setting prohibited									
1	1	0	1	Complementary PWM mode 1 (transfer at crest)*1					✓		✓		
1	1	1	0	Complementary PWM mode 2 (transfer at trough)*1					✓		✓		
1	1	1	1	Complementary PWM mode 3 (transfer at crest and trough)*1					✓		✓		

x: Don't care

Note: Only set the corresponding operating mode listed above for each channel.

Note 1. Reset-synchronized PWM mode and complementary PWM mode can only be set for MTU3 and MTU6. When MTU3 or MTU6 is set to reset-synchronized PWM mode or complementary PWM mode, the MTU4 or MTU7 settings become ineffective and automatically conform to the MTU3 or MTU6 setting, respectively. MTU4 and MTU7 should be set to the initial values (normal mode).

BFA Bit (Buffer Operation A)

This bit specifies whether to operate TGRA in the normal way or to use TGRA and TGRC together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare does not take place in modes other than complementary PWM mode, but compare match with TGRC occurs in complementary PWM mode.

If a compare match occurs on MTU4 in the Tb interval in complementary PWM mode, the TGIEC bit in timer interrupt enable register (MTU4.TIER) should be set to 0.

In reset-synchronized PWM mode or complementary PWM mode, buffer operation in MTU3 and MTU4 (or MTU6 and MTU7) depends on the settings in the BFA bit of MTU3.TMDR1 (MTU6.TMDR1). The BFA bit of MTU4.TMDR1 (MTU7.TMDR1) should be set to 0.

In MTU1 and MTU2, which have no TGRC, this bit is reserved. It is read as 0. The write value should be 0.

Refer to Figure 24.50 for an illustration of the Tb interval in complementary PWM mode.

BFB Bit (Buffer Operation B)

This bit specifies whether to operate TGRB in the normal way or to use TGRB and TGRD together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare does not take place in modes other than complementary PWM mode, but compare match with TGRD occurs in complementary PWM mode.

If a compare match occurs on MTU4 in the Tb interval in complementary PWM mode, the TGIED bit in timer interrupt enable register (MTU4.TIER) should be set to 0.

In reset-synchronized PWM mode or complementary PWM mode, buffer operation in MTU3 and MTU4 (or MTU6 and MTU7) depends on the settings in the BFB bit of MTU3.TMDR1 (MTU6.TMDR1). The BFB bit of MTU4.TMDR1

(MTU7.TMDR1) should be set to 0.
In MTU1 and MTU2, which have no TGRD, this bit is reserved. It is read as 0. The write value should be 0.
Refer to Figure 24.50 for an illustration of the Tb interval in complementary PWM mode.

BFE Bit (Buffer Operation E)

This bit specifies whether to operate MTU0.TGRE and MTU0.TGRF in the normal way or to use them together for buffer operation. Compare match with TGRF occurs even when TGRF is used as a buffer register.
In MTU0 to MTU4, MTU6, MTU7, and MTU8, this bit is reserved. It is read as 0. The write value should be 0.

24.2.4 Timer Mode Registers 2 (TMDR2A, TMDR2B)

Address(es): MTU.TMDR2A 000C 1270h, MTU.TMDR2B 000C 1A70h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	DRS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DRS	Double Buffer Select	0: Double buffer function is disabled 1: Double buffer function is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TMDR2A and TMDR2B specify the double buffer function in complementary PWM mode 3 (transfer at the crest and trough of the counter value). The MTU has two TMDR2 registers, and one each for MTU3 (TMDR2A) and MTU6 (TMDR2B). TMDR2A and TMDR2B values should be specified only while TCNT operation is stopped.

DRS Bit (Double Buffer Select)

This bit enables or disables the double buffer function in complementary PWM mode.

24.2.5 Timer Mode Register 3 (TMDR3)

Address(es): MTU1.TMDR3 000C 1391h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PHCKSEL	LWA
Value after reset:	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	LWA	MTU1/MTU2 Combination Longword Access Control	0: 16-bit access is enabled. 1: 32-bit access is enabled.	R/W
b1	PHCKSEL	External Input Phase Clock Select	0: MTCLKA and MTCLKB are selected for the external phase clock. 1: MTCLKC and MTCLKD are selected for the external phase clock.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The TMDR3 register controls longword access to a 32-bit register or counter in a combination of MTU1 and MTU2. There is only one TMDR3 register in MTU1. The counter (TCNTLW), general register A (TGRALW), and general register B (TGRBLW) of MTU1 and MTU2 are accessed in the combinations listed in Table 24.12.

LWA Bit (MTU1/MTU2 Combination Longword Access Control)

This bit selects a 32-bit access in a combination of MTU1 and MTU2.

When LWA is set to 0, the MTU1 and MTU2 independently operate as a 16-bit timer. therefore registers TCNTLW, TGRALW, and TGRBLW cannot be accessed.

When LWA is set to 1, MTU1 and MTU2 operate as a 32-bit cascaded timer and the timer is controlled by registers MTU1.TCR, MTU1.TCR2, MTU1.TIOR, and MTU1.TMDR1. The settings of registers MTU2.TCR, MTU2.TCR2, MTU2.TIOR, and MTU2.TMDR1 are disabled and the 16-bit registers (TCNT, TGRA, and TGRB) in MTU1 and MTU2 cannot be accessed. Furthermore, MTU2 input capture and compare match are also disabled, which in turn disables any linked operation with the ELC.

The cascaded connection of MTU1 and MTU2 with the LWA bit set to 1 can only be used in phase counting mode, but not in normal mode, PWM1 mode, or PWM2 mode. Select phase counting mode when setting the LWA bit to 1.

Initialize the registers TCNT, TGRA, and TGRB in MTU1 and MTU2 in advance before setting the LWA bit to 1.

PHCKSEL Bit (External Input Phase Clock Select)

When the MTU1 and MTU2 registers are combined for 32-bit phase counting mode or MTU2 phase counting mode, this bit selects either the A- or B-phase signal from the external clock. Refer to Table 24.65, Clock Input Pins in Phase Counting Mode for details.

Table 24.12 Setting and Combination of the TMDR3 Register

	TMDR3.LWA = 0		TMDR3.LWA = 1	
Register	**Symbol**	**Access mode**	**Symbol**	**Access mode**
Counter in MTU1*1	MTU1.TCNT	Word	MTU1.TCNTLW	Longword
Counter in MTU2	MTU2.TCNT	Word		
General register A in MTU1	MTU1.TGRA	Word	MTU1.TGRALW	Longword
General register A in MTU2	MTU2.TGRA	Word		
General register B in MTU1	MTU1.TGRB	Word	MTU1.TGRBLW	Longword
General register B in MTU2	MTU2.TGRB	Word		

Note 1. When the LWA bit is set to 1, setting the count clock for MTU1 as MTU2.TCNT overflow/underflow is not required.

24.2.6 Timer I/O Control Register (TIOR)

- MTU0.TIORH, MTU1.TIOR, MTU2.TIOR, MTU3.TIORH, MTU4.TIORH, MTU6.TIORH, MTU7.TIORH, MTU8.TIORH

Address(es): MTU0.TIORH 000C 1302h, MTU1.TIOR 000C 1382h, MTU2.TIOR 000C 1402h, MTU3.TIORH 000C 1204h, MTU4.TIORH 000C 1206h, MTU6.TIORH 000C 1A04h, MTU7.TIORH 000C 1A06h, MTU8.TIORH 000C 1602h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	IOA[3:0]	I/O Control A*1	Refer to the following tables. MTU0.TIORH: Table 24.27 MTU1.TIOR: Table 24.29 MTU2.TIOR: Table 24.30 MTU3.TIORH: Table 24.31 MTU4.TIORH: Table 24.33 MTU6.TIORH: Table 24.35 MTU7.TIORH: Table 24.37 MTU8.TIORH: Table 24.39	R/W
b7 to b4	IOB[3:0]	I/O Control B*1	Refer to the following tables. MTU0.TIORH: Table 24.13 MTU1.TIOR: Table 24.15 MTU2.TIOR: Table 24.16 MTU3.TIORH: Table 24.17 MTU4.TIORH: Table 24.19 MTU6.TIORH: Table 24.21 MTU7.TIORH: Table 24.23 MTU8.TIORH: Table 24.25	R/W

Note 1. When the value of IOn[3:0] (n = A, B) is changed to the output-prohibited state (0000b or 0100b) during low, high, or toggle output at compare match, this register is in Hi-Z.

- MTU0.TIORL, MTU3.TIORL, MTU4.TIORL, MTU6.TIORL, MTU7.TIORL, MTU8.TIORL

Address(es): MTU0.TIORL 000C 1303h, MTU3.TIORL 000C 1205h, MTU4.TIORL 000C 1207h, MTU6.TIORL 000C 1A05h, MTU7.TIORL 000C 1A07h, MTU8.TIORL 000C 1603h




Bit	Symbol	Bit Name	Description	R/W
b3 to b0	IOC[3:0]	I/O Control C*1	Refer to the following tables. MTU0.TIORL: Table 24.28 MTU3.TIORL: Table 24.32 MTU4.TIORL: Table 24.34 MTU6.TIORL: Table 24.36 MTU7.TIORL: Table 24.38 MTU8.TIORL: Table 24.40	R/W
b7 to b4	IOD[3:0]	I/O Control D*1	Refer to the following tables. MTU0.TIORL: Table 24.14 MTU3.TIORL: Table 24.18 MTU4.TIORL: Table 24.20 MTU6.TIORL: Table 24.22 MTU7.TIORL: Table 24.24 MTU8.TIORL: Table 24.26	R/W

Note 1. When the value of IOn[3:0] (n = C, D) is changed to the output-prohibited state (0000b or 0100b) during low, high, or toggle output at compare match, this register is in Hi-Z.

- MTU5.TIORU, MTU5.TIORV, MTU5.TIORW

Address(es): MTU5.TIORU 000C 1C86h, MTU5.TIORV 000C 1C96h, MTU5.TIORW 000C 1CA6h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	IOC[4:0]	I/O Control C	Refer to the following table. MTU5.TIORU, MTU5.TIORV, MTU5.TIORW: Table 24.41	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The TIOR register controls the TGR register. The MTU has a total of 17 TIOR registers, two each for MTU0, MTU3, MTU4, MTU6, MTU7, and MTU8, one each for MTU1 and MTU2, and three (MTU5.TIORU/TIORV/TIORW) for MTU5. The TIOR register should be set when the TMDR register setting is normal mode, PWM mode, or phase counting mode.

Note that TIOR is affected by the TMDR1 setting.

The initial output specified by TIOR is valid when the counter is stopped (the CSTn bit in TSTRA and the CSTn bit in TSTRB are set to 0). Note also that, in PWM mode 2, the output at the point at which the counter becomes 0000h is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

Table 24.13 TIORH (MTU0)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC0B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*1

x: Don't care

Note 1. When PCLKA/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKA/1 as the count clock for MTU1.

Table 24.14 TIORL (MTU0)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC0D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register*1	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*2

x: Don't care

Note 1. When the MTU0.TMDR1.BFB bit is set to 1 and MTU0.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When PCLKA/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKA/1 as the count clock for MTU1.

Table 24.15 TIOR (MTU1)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB/TGRBLW Register Function	MTIOC1B Pin Function
0	0	0	0	Output compare register (only available when LWA = 0)	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	0	0		Input capture at occurrence of compare match or input capture in the MTU0.TGRC register
1	1	1	x		Input capture at occurrence of compare match in the MTU8.TGRC register

x: Don't care

Table 24.16 TIOR (MTU2)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC2B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.17 TIORH (MTU3)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC3B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.18 TIORL (MTU3)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC3D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU3.TMDR1.BFB bit is set to 1 and MTU3.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.19 TIORH (MTU4)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC4B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.20 TIORL (MTU4)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC4D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU4.TMDR1.BFB bit is set to 1 and MTU4.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.21 TIORH (MTU6)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC6B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.22 TIORL (MTU6)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC6D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU6.TMDR1.BFB bit is set to 1 and MTU6.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.23 TIORH (MTU7)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC7B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.24 TIORL (MTU7)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC7D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU7.TMDR1.BFB bit is set to 1 and MTU7.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.25 TIORH (MTU8)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOB[3]	IOB[2]	IOB[1]	IOB[0]	TGRB Register Function	MTIOC8B Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).

x: Don't care

Table 24.26 TIORL (MTU8)

Bit 7	Bit 6	Bit 5	Bit 4	Description	
IOD[3]	IOD[2]	IOD[1]	IOD[0]	TGRD Register Function	MTIOC8D Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU8.TMDR1.BFB bit is set to 1 and the MTU8.TGRD register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.27 TIORH (MTU0)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC0A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	0	0		Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*1
1	1	1	x		Input capture on generation of compare match with MTU8.TGRC

x: Don't care

Note 1. When PCLKA/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKA/1 as the count clock for MTU1.

Table 24.28 TIORL (MTU0)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC0C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register*1	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Capture input source is the clock source for counting in MTU1. Input capture on counting up or down by MTU1.TCNT (LWA = 0) or MTU1.TCNTLW (LWA = 1).*2

x: Don't care

Note 1. When the MTU0.TMDR1.BFB bit is set to 1 and MTU0.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When PCLKA/1 is selected as the count clock for MTU1, MTU0 input capture is not generated. Do not select PCLKA/1 as the count clock for MTU1.

Table 24.29 TIOR (MTU1)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA/TGRALW Register Function	MTIOC1A Pin Function
0	0	0	0	Output compare register (only available when LWA = 0)	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	0	1	x		Input capture at both edges.
1	1	x	x		Input capture at generation of MTU0.TGRA compare match/input capture.

x: Don't care

Table 24.30 TIOR (MTU2)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC2A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.31 TIORH (MTU3)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC3A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.32 TIORL (MTU3)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC3C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU3.TMDR1.BFB bit is set to 1 and MTU3.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.33 TIORH (MTU4)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC4A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.34 TIORL (MTU4)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC4C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU4.TMDR1.BFB bit is set to 1 and MTU4.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.35 TIORH (MTU6)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC6A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.36 TIORL (MTU6)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC6C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU6.TMDR1.BFB bit is set to 1 and MTU6.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.37 TIORH (MTU7)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC7A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.38 TIORL (MTU7)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC7C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register*1	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU7.TMDR1.BFB bit is set to 1 and MTU7.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.39 TIORH (MTU8)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOA[3]	IOA[2]	IOA[1]	IOA[0]	TGRA Register Function	MTIOC8A Pin Function
0	0	0	0	Output compare register	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	0	0	0	Input capture register	Input capture at rising edge.
1	0	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Table 24.40 TIORL (MTU8)

Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRC Register Function	MTIOC8C Pin Function
0	0	0	0	Output compare register*1	Output prohibited
0	0	0	1		Initial output is low. Low output at compare match.
0	0	1	0		Initial output is low. High output at compare match.
0	0	1	1		Initial output is low. Toggle output at compare match.
0	1	0	0		Output prohibited
0	1	0	1		Initial output is high. Low output at compare match.
0	1	1	0		Initial output is high. High output at compare match.
0	1	1	1		Initial output is high. Toggle output at compare match.
1	x	0	0	Input capture register	Input capture at rising edge.
1	x	0	1		Input capture at falling edge.
1	x	1	x		Input capture at both edges.

x: Don't care

Note 1. When the MTU8.TMDR1.BFA bit is set to 1 and the MTU8.TGRC register is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 24.41 TIORU, TIORV, and TIORW (MTU5)

Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	
IOC[4]	IOC[3]	IOC[2]	IOC[1]	IOC[0]	TGRU, TGRV, TGRW Registers Function	MTIC5U, MTIC5V, MTIC5W Pin Function
0	0	0	0	0	Output compare register	No function
0	0	0	0	1		Setting prohibited
0	0	0	1	x		Setting prohibited
0	0	1	x	x		Setting prohibited
0	1	x	x	x		Setting prohibited
1	0	0	0	0	Input capture register*1	Setting prohibited
1	0	0	0	1		Input capture at rising edge.
1	0	0	1	0		Input capture at falling edge.
1	0	0	1	1		Input capture at both edges.
1	0	1	x	x		Input capture on generation of compare match with MTU8.TGRC
1	1	0	0	0		Setting prohibited
1	1	0	0	1		Measurement of low pulse width of external input signal. Capture at trough in complementary PWM mode.
1	1	0	1	0		Measurement of low pulse width of external input signal. Capture at crest of complementary PWM mode.
1	1	0	1	1		Measurement of low pulse width of external input signal. Capture at crest and trough of complementary PWM mode.
1	1	1	0	0		Setting prohibited
1	1	1	0	1		Measurement of high pulse width of external input signal. Capture at trough in complementary PWM mode.
1	1	1	1	0		Measurement of high pulse width of external input signal. Capture at crest of complementary PWM mode.
1	1	1	1	1		Measurement of high pulse width of external input signal. Capture at crest and trough of complementary PWM mode.

x: Don't care

Note 1. Set the IOC[4:0] bits to 19h, 1Ah, 1Bh, 1Dh, 1Eh, or 1Fh only when using external pulse width measurement or only when using dead time compensation linked with MTU6 and MTU7. For details, refer to section 24.3.11, External Pulse Width Measurement and section 24.3.12, Dead Time Compensation.

24.2.7 Timer Compare Match Clear Register (TCNTCMPCLR)

Address(es): MTU5.TCNTCMPCLR 000C 1CB6h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	CMPCLR5U	CMPCLR5V	CMPCLR5W
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCLR5W	TCNT Compare Clear 5W	0: Disables MTU5.TCNTW to be cleared to 0000h at MTU5.TCNTW and MTU5.TGRW compare match or input capture 1: Enables MTU5.TCNTW to be cleared to 0000h at MTU5.TCNTW and MTU5.TGRW compare match or input capture	R/W
b1	CMPCLR5V	TCNT Compare Clear 5V	0: Disables MTU5.TCNTV to be cleared to 0000h at MTU5.TCNTV and MTU5.TGRV compare match or input capture 1: Enables MTU5.TCNTV to be cleared to 0000h at MTU5.TCNTV and MTU5.TGRV compare match or input capture	R/W
b2	CMPCLR5U	TCNT Compare Clear 5U	0: Disables MTU5.TCNTU to be cleared to 0000h at MTU5.TCNTU and MTU5.TGRU compare match or input capture 1: Enables MTU5.TCNTU to be cleared to 0000h at MTU5.TCNTU and MTU5.TGRU compare match or input capture	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TCNTCMPCLR specifies requests to clear MTU5.TCNTU, MTU5.TCNTV, and MTU5.TCNTW. The MTU has one TCNTCMPCLR (on MTU5).

24.2.8 Timer Interrupt Enable Register (TIER)

- MTU1.TIER, MTU2.TIER

Address(es): MTU1.TIER 000C 1384h, MTU2.TIER 000C 1404h

	b7	b6	b5	b4	b3	b2	b1	b0
	TTGE	—	TCIEU	TCIEV	—	—	TGIEB	TGIEA
Value after reset:	0	0	0	0	0	0	0	0

- MTU0.TIER, MTU3.TIER, MTU6.TIER

Address(es): MTU0.TIER 000C 1304h, MTU3.TIER 000C 1208h, MTU6.TIER 000C 1A08h

	b7	b6	b5	b4	b3	b2	b1	b0
	TTGE	—	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Value after reset:	0	0	0	0	0	0	0	0

- MTU4.TIER, MTU7.TIER

Address(es): MTU4.TIER 000C 1209h, MTU7.TIER 000C 1A09h

	b7	b6	b5	b4	b3	b2	b1	b0
	TTGE	TTGE2	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Value after reset:	0	0	0	0	0	0	0	0

- MTU8.TIER

Address(es): MTU8.TIER 000C 1604h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TGIEA	TGR Interrupt Enable A	0: Interrupt requests (TGIA) disabled 1: Interrupt requests (TGIA) enabled	R/W
b1	TGIEB	TGR Interrupt Enable B	0: Interrupt requests (TGIB) disabled 1: Interrupt requests (TGIB) enabled	R/W
b2	TGIEC	TGR Interrupt Enable C	0: Interrupt requests (TGIC) disabled 1: Interrupt requests (TGIC) enabled	R/W
b3	TGIED	TGR Interrupt Enable D	0: Interrupt requests (TGID) disabled 1: Interrupt requests (TGID) enabled	R/W
b4	TCIEV	Overflow Interrupt Enable	0: Interrupt requests (TCIV) disabled 1: Interrupt requests (TCIV) enabled	R/W
b5	TCIEU	Underflow Interrupt Enable	0: Interrupt requests (TCIU) disabled 1: Interrupt requests (TCIU) enabled	R/W
b6	TTGE2	A/D Converter Start Request Enable 2	0: A/D converter start request generation by MTUn.TCNT underflow (trough) disabled 1: A/D converter start request generation by MTUn.TCNT underflow (trough) enabled	R/W
b7	TTGE	A/D Converter Start Request Enable	0: A/D converter start request generation disabled 1: A/D converter start request generation enabled	R/W

n = 4, 7

The TIER register enables or disables interrupt requests from each channel. The MTU has a total of ten TIER registers, two for MTU0 and one each for MTU1 to MTU8.

TGIEA and TGIEB Bits (TGR Interrupt Enable A and B)

Each bit enables or disables interrupt requests (TGIn) (n = A, B).

TGIEC and TGIED Bits (TGR Interrupt Enable C and D)

Each bit enables or disables an interrupt request (TGIn) (n = C, D).
In MTU1 and MTU2, these bits are reserved. They are read as 0. The write value should be 0.

TCIEV Bit (Overflow Interrupt Enable)

This bit enables or disables interrupt requests (TCIV).

TCIEU Bit (Underflow Interrupt Enable)

This bit enables or disables interrupt requests (TCIU).
In MTU0, MTU3, MTU4, MTU6, MTU7, and MTU8, this bit is reserved. It is read as 0. The write value should be 0.

TTGE2 Bit (A/D Converter Start Request Enable 2)

This bit enables or disables generation of A/D converter start requests by MTUn.TCNT underflow (trough) in complementary PWM mode (n = 4, 7).
In MTU0 to MTU3, MTU6, and MTU8, this bit is reserved. It is read as 0. The write value should be 0.

TTGE Bit (A/D Converter Start Request Enable)

This bit enables or disables generation of A/D converter start requests by TGRA input capture/compare match.
MTU8 is a reserved bit. It is read as 0. The write value should be 0.

- MTU0.TIER2

Address(es): MTU0.TIER2 000C 1324h

	b7	b6	b5	b4	b3	b2	b1	b0
	TTGE2	—	—	—	—	—	TGIEF	TGIEE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TGIEE	TGR Interrupt Enable E	0: Interrupt requests (TGIE) disabled 1: Interrupt requests (TGIE) enabled	R/W
b1	TGIEF	TGR Interrupt Enable F	0: Interrupt requests (TGIF) disabled 1: Interrupt requests (TGIF) enabled	R/W
b6 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TTGE2	A/D Converter Start Request Enable 2	0: A/D converter start request generation by compare match between MTU0.TCNT and MTU0.TGRE disabled 1: A/D converter start request generation by compare match between MTU0.TCNT and MTU0.TGRE enabled	R/W

TGIEE and TGIEF Bits (TGR Interrupt Enable E and F)

Each bit enables or disables interrupt requests by compare match between MTU0.TCNT and MTU0.TGRn (n = E, F).

TTGE2 Bit (A/D Converter Start Request Enable 2)

Each bit enables or disables A/D converter start requests by compare match between MTU0.TCNT and MTU0.TGRE.

- MTU5.TIER

Address(es): MTU5.TIER 000C 1CB2h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TGIE5U	TGIE5V	TGIE5W
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TGIE5W	TGR Interrupt Enable 5W	0: Interrupt requests TGIW5 disabled 1: Interrupt requests TGIW5 enabled	R/W
b1	TGIE5V	TGR Interrupt Enable 5V	0: Interrupt requests TGIV5 disabled 1: Interrupt requests TGIV5 enabled	R/W
b2	TGIE5U	TGR Interrupt Enable 5U	0: Interrupt requests TGIU5 disabled 1: Interrupt requests TGIU5 enabled	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TGIE5n Bits (TGR Interrupt Enable 5n)

Each bit enables or disables interrupt requests (TGIn5) (n = U, V, W).

24.2.9 Timer Status Register (TSR)

- MTU1.TSR, MTU2.TSR

Address(es): MTU1.TSR 000C 1385h, MTU2.TSR 000C 1405h

	b7	b6	b5	b4	b3	b2	b1	b0
	TCFD	—	—	—	—	—	—	—
Value after reset:	1	1	0	0	0	0	0	0

- MTU3.TSR, MTU4.TSR, MTU6.TSR, MTU7.TSR

Address(es): MTU3.TSR 000C 122Ch, MTU4.TSR 000C 122Dh, MTU6.TSR 000C 1A2Ch, MTU7.TSR 000C 1A2Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	TCFD	—	—	—	—	—	—	—
Value after reset:	1	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	The read value is undefined.The write value should be 1.	R/W
b6	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7	TCFD	Count Direction Flag	0: TCNT counts down 1: TCNT counts up	R

TSR indicates the states of each of the channels. The MTU has a total of six TSR registers, one each for MTU1 to MTU4, MTU6, and MTU7.

TCFD Flag (Count Direction Flag)

Status flag that indicates the direction in which TCNT is counting in MTU1 to MTU4, MTU6, and MTU7.

24.2.10 Timer Buffer Operation Transfer Mode Register (TBTM)

- MTU0.TBTM

Address(es): MTU0.TBTM 000C 1326h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TTSE	TTSB	TTSA
Value after reset:	0	0	0	0	0	0	0	0

- MTU3.TBTM, MTU4.TBTM, MTU6.TBTM, MTU7.TBTM

Address(es): MTU3.TBTM 000C 1238h, MTU4.TBTM 000C 1239h, MTU6.TBTM 000C 1A38h, MTU7.TBTM 000C 1A39h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	TTSB	TTSA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TTSA	Timing Select A	0: When compare match A occurs in each channel, data is transferred from TGRC to TGRA 1: When TCNT is cleared in each channel, data is transferred from TGRC to TGRA	R/W
b1	TTSB	Timing Select B	0: When compare match B occurs in each channel, data is transferred from TGRD to TGRB 1: When TCNT is cleared in each channel, data is transferred from TGRD to TGRB	R/W
b2	TTSE	Timing Select E	0: When compare match E occurs in MTU0, data is transferred from MTU0.TGRF to MTU0.TGRE 1: When MTU0.TCNT is cleared, data is transferred from MTU0.TGRF to MTU0.TGRE	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TBTM specifies the timing for transferring data from the buffer register to the timer general register in PWM mode. The MTU has a total of five TBTM registers, one each for MTU0, MTU3, MTU4, MTU6, and MTU7.

TTSA Bit (Timing Select A)

This bit specifies the timing for transferring data from TGRC to TGRA in each channel when they are used together for buffer operation. When a channel is not set to PWM mode, do not set the TTSA bit in the channel to 1.

TTSB Bit (Timing Select B)

This bit specifies the timing for transferring data from TGRD to TGRB in each channel when they are used together for buffer operation. When a channel is not set to PWM mode, do not set the TTSB bit in the channel to 1.

TTSE Bit (Timing Select E)

This bit specifies the timing for transferring data from MTU0.TGRF to MTU0.TGRE when they are used together for buffer operation.
In MTU3, MTU4, MTU6, and MTU7, this bit is reserved. It is read as 0 and the write value should be 0. When a channel is not set to PWM mode, do not set the TTSE bit in the channel to 1.

24.2.11 Timer Input Capture Control Register (TICCR)

Address(es): MTU1.TICCR 000C 1390h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	I2BE	I2AE	I1BE	I1AE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	I1AE	Input Capture Enable	0: Does not include the MTIOC1A pin in the MTU2.TGRA input capture conditions 1: Includes the MTIOC1A pin in the MTU2.TGRA input capture conditions	R/W
b1	I1BE	Input Capture Enable	0: Does not include the MTIOC1B pin in the MTU2.TGRB input capture conditions 1: Includes the MTIOC1B pin in the MTU2.TGRB input capture conditions	R/W
b2	I2AE	Input Capture Enable	0: Does not include the MTIOC2A pin in the MTU1.TGRA input capture conditions 1: Includes the MTIOC2A pin in the MTU1.TGRA input capture conditions	R/W
b3	I2BE	Input Capture Enable	0: Does not include the MTIOC2B pin in the MTU1.TGRB input capture conditions 1: Includes the MTIOC2B pin in the MTU1.TGRB input capture conditions	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TICCR specifies input capture conditions when MTU1.TCNT and MTU2.TCNT are cascaded. The MTU has one TICCR for MTU1.

24.2.12 Timer Synchronous Clear Register (TSYCR)

Address(es): MTU6.TSYCR 000C 1A50h

	b7	b6	b5	b4	b3	b2	b1	b0
	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CE2B	Clear Enable 2B	0: Disables counter clearing by the MTU2.TGIB2 interrupt generation timing. 1: Enables counter clearing by the MTU2.TGIB2 interrupt generation timing.	R/W
b1	CE2A	Clear Enable 2A	0: Disables counter clearing by the MTU2.TGIA2 interrupt generation timing*1. 1: Enables counter clearing by the MTU2.TGIA2 interrupt generation timing*1.	R/W
b2	CE1B	Clear Enable 1B	0: Disables counter clearing by the MTU1.TGIB1 interrupt generation timing*1. 1: Enables counter clearing by the MTU1.TGIB1 interrupt generation timing*1.	R/W
b3	CE1A	Clear Enable 1A	0: Disables counter clearing by the MTU1.TGIA1 interrupt generation timing*1. 1: Enables counter clearing by the MTU1.TGIA1 interrupt generation timing*1.	R/W
b4	CE0D	Clear Enable 0D	0: Disables counter clearing by the MTU0.TGID0 interrupt generation timing*1. 1: Enables counter clearing by the MTU0.TGID0 interrupt generation timing*1.	R/W
b5	CE0C	Clear Enable 0C	0: Disables counter clearing by the MTU0.TGIC0 interrupt generation timing*1. 1: Enables counter clearing by the MTU0.TGIC0 interrupt generation timing*1.	R/W
b6	CE0B	Clear Enable 0B	0: Disables counter clearing by the MTU0.TGIB0 interrupt generation timing*1. 1: Enables counter clearing by the MTU0.TGIB0 interrupt generation timing*1.	R/W
b7	CE0A	Clear Enable 0A	0: Disables counter clearing by the MTU0.TGIA0 interrupt generation timing*1. 1: Enables counter clearing by the MTU0.TGIA0 interrupt generation timing*1.	R/W

Note 1. This does not depend on the TIERn.TGIEm bit setting. (n = 0, 1, 2; m = A, B, C, D)

TSYCR specifies synchronous clear conditions for MTU6.TCNT and MTU7.TCNT. The MTU has one TSYCR for MTU1.

CEnm Bits (Clear Enable nm; n = 0, 1, 2; m = A, B, C, D)

These bits enable or disable counter clearing by the MTUn.TGImn interrupt generation timing.

24.2.13 Timer Counter (TCNT)

- MTU0.TCNT to MTU7.TCNT

Address(es): MTU0.TCNT 000C 1306h, MTU1.TCNT 000C 1386h, MTU2.TCNT 000C 1406h, MTU3.TCNT 000C 1210h, MTU4.TCNT 000C 1212h, MTU5.TCNTU 000C 1C80h, MTU5.TCNTV 000C 1C90h, MTU5.TCNTW 000C 1CA0h, MTU6.TCNT 000C 1A10h, MTU7.TCNT 000C 1A12h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: TCNT must not be accessed in 8 bits; it should be accessed in 16 bits.

- MTU8.TCNT

Address(es): MTU8.TCNT 000C 1608h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: MTU8.TCNT must not be accessed in 8 or 16 bits; it should be accessed in 32 bits.

MTU0.TCNT to MTU7.TCNT are 16-bit readable/writable counters and MTU8.TCNT is a 32-bit readable/writable counter. The MTU has a total of 11 TCNT counters, one each for MTU0 to MTU4 and MTU6 to MTU8 and three (MTU5.TCNTU, TCNTV, and TCNTW) for MTU5. The TCNT counters in MTU0 to MTU4, MTU6, and MTU7 are initialized to 0000h by a reset, and the MTU8.TCNT counter is initialized to 00000000h by a reset. MTU5.TCNTU, MTU5.TCNTV, and MTU5.TCNTW are initialized to 0000h by a reset.
In MTU0 to MTU4, MTU6, and MTU7, the TCNT counters must not be accessed in 8-bit units; they should be accessed in 16-bit units. The MTU8.TCNT counter must not be accessed in 8- or 16-bit units; it should be accessed in 32-bit units.
The MTU1.TCNT and MTU2.TCNT counters are read as 0000h when TMDR3.LWA is 1. Refer to section 24.2.5, Timer Mode Register 3 (TMDR3) for details.

24.2.14 Timer Longword Counter (TCNTLW)

Address(es): MTU1.TCNTLW 000C 13A0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: TCNTLW must not be accessed in 8 or 16 bits; it should be accessed in 32 bits.

The TCNTLW counter is a 32-bit readable/writable counter. Only one counter of this type is provided, and is formed by combining MTU1.TCNT and MTU2.TCNT. Such operation is only effective when TMDR3.LWA is 1. The TCNTLW counter is initialized to 0000 0000h by a reset. This counter is read as 0000 0000h when TMDR3.LWA is 0. Refer to section 24.2.5, Timer Mode Register 3 (TMDR3) for details. This register can only be used in 32-bit phase counting mode.

24.2.15 Timer General Register (TGR)

- MTU0.TGR to MTU7.TGR

Address(es): MTU0.TGRA 000C 1308h, MTU0.TGRB 000C 130Ah, MTU0.TGRC 000C 130Ch, MTU0.TGRD 000C 130Eh, MTU0.TGRE 000C 1320h, MTU0.TGRF 000C 1322h,
MTU1.TGRA 000C 1388h, MTU1.TGRB 000C 138Ah,
MTU2.TGRA 000C 1408h, MTU2.TGRB 000C 140Ah,
MTU3.TGRA 000C 1218h, MTU3.TGRB 000C 121Ah, MTU3.TGRC 000C 1224h, MTU3.TGRD 000C 1226h, MTU3.TGRE 000C 1272h,
MTU4.TGRA 000C 121Ch, MTU4.TGRB 000C 121Eh, MTU4.TGRC 000C 1228h, MTU4.TGRD 000C 122Ah, MTU4.TGRE 000C 1274h,
MTU4.TGRF 000C 1276h,
MTU5.TGRU 000C 1C82h, MTU5.TGRV 000C 1C92h, MTU5.TGRW 000C 1CA2h,
MTU6.TGRA 000C 1A18h, MTU6.TGRB 000C 1A1Ah, MTU6.TGRC 000C 1A24h, MTU6.TGRD 000C 1A26h, MTU6.TGRE 000C 1A72h,
MTU7.TGRA 000C 1A1Ch, MTU7.TGRB 000C 1A1Eh, MTU7.TGRC 000C 1A28h, MTU7.TGRD 000C 1A2Ah, MTU7.TGRE 000C 1A74h,
MTU7.TGRF 000C 1A76h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TGR must not be accessed in 8 bits; it should be accessed in 16 bits. The initial value of TGR is FFFFh.

- MTU8.TGR

Address(es): MTU8.TGRA 000C 160Ch, MTU8.TGRB 000C 1610h, MTU8.TGRC 000C 1614h, MTU8.TGRD 000C 1618h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: MTU8.TGR must not be accessed in 8 or 16 bits; it should be accessed in 32 bits.

The MTU0.TGR to MTU7.TGR registers are 16-bit readable/writable registers; the MTU8.TGR register is a 32-bit readable/writable register. The MTU has a total of 39 TGR registers, six for MTU0, two each for MTU1 and MTU2, five each for MTU3 and MTU6, six each for MTU4 and MTU7, and three for MTU5, and four for MTU8.
The TGRA, TGRB, TGRC, and TGRD registers function as either output compare or input capture registers. The TGRC and TGRD registers for MTU0, MTU3, MTU4, MTU6, MTU7, and MTU8 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.
MTU0.TGRE and MTU0.TGRF function as compare registers. When the MTU0.TCNT count matches the MTU0.TGRE value, an A/D converter start request can be issued. The TGRF register can also be designated for operation as a buffer register. TGR buffer register combination is TGRE and TGRF. MTU5.TGRU, MTU5.TGRV, and MTU5.TGRW function as compare match, input capture, or external pulse width measurement registers.
The MTU1.TGRA, MTU2.TGRA, MTU1.TGRB, and MTU2.TGRB registers are read as 0000h when TMDR3.LWA is 1. Refer to section 24.2.5, Timer Mode Register 3 (TMDR3) for details.

24.2.16 Timer Longword General Registers (TGRALW, TGRBLW)

Address(es): MTU1.TGRALW 000C 13A4h, MTU1.TGRBLW 000C 13A8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TGRALW and TGRBLW must not be accessed in 8 or 16 bits; it should be accessed in 32 bits.

The TGRnLW register (n = A, B) is a 32-bit readable/writable register. Two general registers of this type are provided, and are formed by combining MTU1.TGRn and MTU2.TGRn. Such operation is only effective when TMDR3.LWA is 1. The TGRnLW register is initialized to FFFF FFFFh by a reset, but it is read as 0000 0000h when TMDR3.LWA is 0. Refer to section 24.2.5, Timer Mode Register 3 (TMDR3) for details.

The TGRALW and TGRBLW registers function as input capture registers which can only be used in 32-bit phase counting mode.

24.2.17 Timer Start Registers (TSTRA, TSTRB, TSTR)

- MTU.TSTRA (for MTU0, MTU1, MTU2, MTU3, MTU4, and MTU8)

Address(es): MTU.TSTRA 000C 1280h

	b7	b6	b5	b4	b3	b2	b1	b0
	CST4	CST3	—	—	CST8	CST2	CST1	CST0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CST0	Counter Start 0	0: MTU0.TCNT counting is stopped 1: MTU0.TCNT performs count operation	R/W
b1	CST1	Counter Start 1	0: MTU1.TCNT counting is stopped 1: MTU1.TCNT performs count operation	R/W
b2	CST2	Counter Start 2	0: MTU2.TCNT counting is stopped 1: MTU2.TCNT performs count operation	R/W
b3	CST8	Counter start 8	0: MTU8.TCNT counting is stopped 1: MTU8.TCNT performs count operation.	R/W
b5, b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	CST3	Counter Start 3	0: MTU3.TCNT counting is stopped 1: MTU3.TCNT performs count operation	R/W
b7	CST4	Counter Start 4	0: MTU4.TCNT counting is stopped 1: MTU4.TCNT performs count operation	R/W

Note: When 1 is written to a bit in TCSYSTR, the corresponding bit in TSTRA is also set to 1 automatically.

The TSTRA register starts or stops TCNT operation in MTU0 to MTU4 and MTU8.
TSTRB starts or stops TCNT operation in MTU6 and MTU7.
TSTR starts or stops TCNT operation in MTU5.
Before setting the operating mode in TMDR1 or setting the TCNT count clock in TCR, be sure to stop the TCNT counter.

CSTn Bits (Counter Start n) (n = 0, 1, 2, 3, 4, 8)

Each bit starts or stops TCNT in the corresponding channel.
If 0 is written to the CSTn bit during operation with the MTIOC pin designated for output, the counter stops. At this time, initial output level specified in the TOCR1A or TOCR2A register is output from the MTIOC pin in complementary PWM mode or reset-synchronized PWM mode. In any mode other than complementary PWM mode and reset synchronous PWM mode, the output compare signal level from the MTIOC pin is retained. If TIOR is written to while the CSTn bit is 0, the pin output level will be changed to the specified initial output value.

- MTU.TSTRB (for MTU6 and MTU7)

Address(es): MTU.TSTRB 000C 1A80h

	b7	b6	b5	b4	b3	b2	b1	b0
	CST7	CST6	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	CST6	Counter Start 6	0: MTU6.TCNT counting is stopped 1: MTU6.TCNT performs count operation	R/W
b7	CST7	Counter Start 7	0: MTU7.TCNT counting is stopped 1: MTU7.TCNT performs count operation	R/W

Note: When 1 is written to a bit in TCSYSTR, the corresponding bit in TSTRB is also set to 1 automatically.

CSTn Bits (Counter Start n) (n = 6, 7)

Each bit starts or stops TCNT in the corresponding channel.
If 0 is written to the CSTn bit during operation with the MTIOC pin designated for output, the counter stops. At this time the MTIOC pin output the initial output level set in the TOCR1B or TOCR2B register in complementary PWM mode or reset-synchronized PWM mode, but the output compare signal level from the MTIOC pin is retained in the other modes.
If TIOR is written to while the CSTn bit is 0, the pin output level will be changed to the specified initial output value.

- MTU5.TSTR

Address(es): MTU5.TSTR 000C 1CB4h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	CSTU5	CSTV5	CSTW5
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CSTW5	Counter Start W5	0: MTU5.TCNTW counting is stopped 1: MTU5.TCNTW performs count operation	R/W
b1	CSTV5	Counter Start V5	0: MTU5.TCNTV counting is stopped 1: MTU5.TCNTV performs count operation	R/W
b2	CSTU5	Counter Start U5	0: MTU5.TCNTU counting is stopped 1: MTU5.TCNTU performs count operation	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

24.2.18 Timer Synchronous Registers (TSYRA, TSYRB)

- MTU.TSYRA (for MTU0 to MTU4)

Address(es): MTU.TSYRA 000C 1281h

	b7	b6	b5	b4	b3	b2	b1	b0
	SYNC4	SYNC3	—	—	—	SYNC2	SYNC1	SYNC0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SYNC0	Timer Synchronous Operation 0	0: MTU0.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU0.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b1	SYNC1	Timer Synchronous Operation 1	0: MTU1.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU1.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b2	SYNC2	Timer Synchronous Operation 2	0: MTU2.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU2.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b5 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	SYNC3	Timer Synchronous Operation 3	0: MTU3.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU3.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b7	SYNC4	Timer Synchronous Operation 4	0: MTU4.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU4.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W

TSYRA selects independent operation or synchronous operation of TCNT in MTU0 to MTU4.
TSYRB selects independent operation or synchronous operation of TCNT in MTU6 and MTU7.
A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

SYNCn Bits (Timer Synchronous Operation n) (n = 0, 1, 2, 3, 4)

Each bit selects whether operation is independent of or synchronized with other channels.
When synchronous operation is selected, the TCNT synchronous setting of multiple channels and synchronous clearing by counter clearing on another channel are possible.
To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of the TCR.CCLR[2:0] bits.

- MTU.TSYRB (for MTU6 and MTU7)

Address(es): MTU.TSYRB 000C 1A81h

	b7	b6	b5	b4	b3	b2	b1	b0
	SYNC7	SYNC6	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	SYNC6	Timer Synchronous Operation 6	0: MTU6.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU6.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W
b7	SYNC7	Timer Synchronous Operation 7	0: MTU7.TCNT operates independently (TCNT setting/clearing is not related to other channels). 1: MTU7.TCNT performs synchronous operation. (TCNT synchronous setting/synchronous clearing is enabled.)	R/W

SYNCn Bits (Timer Synchronous Operation n) (n = 6, 7)

Each bit selects whether operation is independent of or synchronized with other channels.

When synchronous operation is selected, the TCNT synchronous setting of multiple channels and synchronous clearing by counter clearing on another channel are possible.

To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits TCR.CCLR[2:0].

24.2.19 Timer Counter Synchronous Start Register (TCSYSTR)

Address(es): MTU.TCSYSTR 000C 1282h

	b7	b6	b5	b4	b3	b2	b1	b0
	SCH0	SCH1	SCH2	SCH3	SCH4	—	SCH6	SCH7
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SCH7	Synchronous Start 7	0: Does not specify synchronous start for MTU7.TCNT 1: Specifies synchronous start for MTU7.TCNT	R/(W)*1
b1	SCH6	Synchronous Start 6	0: Does not specify synchronous start for MTU6.TCNT 1: Specifies synchronous start for MTU6.TCNT	R/(W)*1
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R
b3	SCH4	Synchronous Start 4	0: Does not specify synchronous start for MTU4.TCNT 1: Specifies synchronous start for MTU4.TCNT	R/(W)*1
b4	SCH3	Synchronous Start 3	0: Does not specify synchronous start for MTU3.TCNT 1: Specifies synchronous start for MTU3.TCNT	R/(W)*1
b5	SCH2	Synchronous Start 2	0: Does not specify synchronous start for MTU2.TCNT 1: Specifies synchronous start for MTU2.TCNT	R/(W)*1
b6	SCH1	Synchronous Start 1	0: Does not specify synchronous start for MTU1.TCNT 1: Specifies synchronous start for MTU1.TCNT	R/(W)*1
b7	SCH0	Synchronous Start 0	0: Does not specify synchronous start for MTU0.TCNT 1: Specifies synchronous start for MTU0.TCNT	R/(W)*1

Note 1. Only 1 can be written to this bit. This bit is automatically cleared when the corresponding counter starts.

TCSYSTR specifies synchronous start of the counters.

SCH7 Bit (Synchronous Start 7)

This bit controls synchronous start of MTU7.TCNT.

[Clearing condition]

- When 1 is set to the TSTRB.CST7 bit while SCH7 = 1

SCH6 Bit (Synchronous Start 6)

This bit controls synchronous start of MTU6.TCNT.

[Clearing condition]

- When 1 is set to the TSTRB.CST6 bit while SCH6 = 1

SCH4 Bit (Synchronous Start 4)

This bit controls synchronous start of MTU4.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST4 bit while SCH4 = 1

SCH3 Bit (Synchronous Start 3)

This bit controls synchronous start of MTU3.TCNT.

[Clearing condition]

- When 1 is set to the TSTRA.CST3 bit while SCH3 = 1

SCH2 Bit (Synchronous Start 2)

This bit controls synchronous start of MTU2.TCNT.
[Clearing condition]

- When 1 is set to the TSTRA.CST2 bit while SCH2 = 1

SCH1 Bit (Synchronous Start 1)

This bit controls synchronous start of MTU1.TCNT.
[Clearing condition]

- When 1 is set to the TSTRA.CST1 bit while SCH1 = 1

SCH0 Bit (Synchronous Start 0)

This bit controls synchronous start of MTU0.TCNT.
[Clearing condition]

- When 1 is set to the TSTRA.CST0 bit while SCH0 = 1

24.2.20 Timer Read/Write Enable Registers (TRWERA, TRWERB)

Address(es): MTU.TRWERA 000C 1284h, MTU.TRWERB 000C 1A84h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	RWE
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	RWE	Read/Write Enable	0: Read/write access to the registers is disabled 1: Read/write access to the registers is enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TRWERA enables or disables access to the registers and counters that have write-protection capability against accidental modification in MTU3 and MTU4.
TRWERB enables or disables access to the registers and counters that have write-protection capability against accidental modification in MTU6 and MTU7.

RWE Bit (Read/Write Enable)

This bit enables or disables access to the registers that have write-protection capability against accidental modification.
[Clearing condition]

- When 0 is written to the RWE bit after reading RWE = 1

- Registers and Counters having Write-Protection Capability against Accidental Modification (TRWERA)

24 registers: MTUn.TCR, MTUn.TCR2, MTUn.TMDR1, MTUn.TIORH, MTUn.TIORL, MTUn.TIER, MTUn.TGRA, MTUn.TGRB, MTU.TOERA, MTU.TOCR1A, MTU.TOCR2A, MTU.TGCRA, MTU.TCDRA, MTU.TDDRA, and MTUn.TCNT (n = 3, 4)

- Registers and Counters having Write-Protection Capability against Accidental Modification (TRWERB)

23 registers: MTUn.TCR, MTUn.TCR2, MTUn.TMDR1, MTUn.TIORH, MTUn.TIORL, MTUn.TIER, MTUn.TGRA, MTUn.TGRB, MTU.TOERB, MTU.TOCR1B, MTU.TOCR2B, MTU.TCDRB, MTU.TDDRB, and MTUn.TCNT (n = 6, 7)

24.2.21 Timer Output Master Enable Registers (TOERA, TOERB)

- MTU.TOERA

Address(es): MTU.TOERA 000C 120Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
Value after reset:	1	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OE3B	Master Enable MTIOC3B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b1	OE4A	Master Enable MTIOC4A	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b2	OE4B	Master Enable MTIOC4B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b3	OE3D	Master Enable MTIOC3D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b4	OE4C	Master Enable MTIOC4C	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b5	OE4D	Master Enable MTIOC4D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b7, b6	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. To output the inactive level from each pin when the MTU output is set to disabled, first set the data direction register (PDR) and port output data register (PODR) of I/O ports to output the inactive level from general I/O ports, and then set the port mode register (PMR) to use general I/O ports. For details, refer to section 22, I/O Ports.

TOERA enables or disables output settings for output pins MTIOC4D, MTIOC4C, MTIOC3D, MTIOC4B, MTIOC4A, and MTIOC3B.

These pins do not output correctly if the bits in the TOERA register have not been set. In MTU3 and MTU4, set TOERA prior to setting TIOR.

Set MTU.TOERA after setting the CST3 and CST4 bits in MTU.TSTRA to 0 (refer to Figure 24.44 and Figure 24.48).

- MTU.TOERB

Address(es): MTU.TOERB 000C 1A0Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	OE7D	OE7C	OE6D	OE7B	OE7A	OE6B
Value after reset:	1	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OE6B	Master Enable MTIOC6B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b1	OE7A	Master Enable MTIOC7A	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b2	OE7B	Master Enable MTIOC7B	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b3	OE6D	Master Enable MTIOC6D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b4	OE7C	Master Enable MTIOC7C	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b5	OE7D	Master Enable MTIOC7D	0: MTU output is disabled*1 1: MTU output is enabled	R/W
b7, b6	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Note 1. To output the inactive level from each pin when the MTU output is set to disabled, first set the data direction register (PDR) and port output data register (PODR) of I/O ports to output the inactive level from general I/O ports, and then set the port mode register (PMR) to use general I/O ports. For details, refer to section 22, I/O Ports.

TOERB enables or disables output settings for output pins MTIOC7D, MTIOC7C, MTIOC6D, MTIOC7B, MTIOC7A, and MTIOC6B.

These pins do not output correctly if the bits in the TOERB register have not been set. In MTU6, and MTU7, set TOERB prior to setting TIOR.

Set MTU.TOERB after setting the CST6 and CST7 bits in MTU.TSTRB to 0 (refer to Figure 24.44 and Figure 24.48).

24.2.22 Timer Output Control Registers 1 (TOCR1A, TOCR1B)

Address(es): MTU.TOCR1A 000C 120Eh, MTU.TOCR1B 000C 1A0Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	PSYE	—	—	TOCL	TOCS	OLSN	OLSP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OLSP	Output Level Select P*1, *3	Refer to Table 24.42.	R/W
b1	OLSN	Output Level Select N*1, *3	Refer to Table 24.43.	R/W
b2	TOCS	TOC Select	0: TOCR1j setting is selected (j = A, B) 1: TOCR2j setting is selected	R/W
b3	TOCL	TOC Register Write Protection*2, *4	0: Write access to the TOCS, OLSN, and OLSP bits is enabled 1: Write access to the TOCS, OLSN, and OLSP bits is disabled	R/W
b5, b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	PSYE	PWM Synchronous Output Enable	0: Toggle output is disabled 1: Toggle output is enabled	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Setting the TOCR1j.TOCS bit to 0 makes this bit setting valid.
Note 2. Setting the TOCR1j.TOCL bit to 1 prevents accidental modification when the CPU goes out of control.
Note 3. If dead-time is not generated, the negative-phase output is the exact inverse of the positive-phase output. In this case, only the OLSP bit is valid.
Note 4. This bit can be set to 1 only once after a reset. After 1 is written, 0 cannot be written to the bit.

TOCR1A and TOCR1B enable or disable PWM-synchronized toggle output in complementary PWM mode and reset-synchronized PWM mode, and control inversion of PWM output level.

OLSP Bit (Output Level Select P)

This bit selects the positive-phase output level in reset-synchronized PWM mode and complementary PWM mode. The initial output is selected while the counter is stopped.

OLSN Bit (Output Level Select N)

This bit selects the negative-phase output level in reset-synchronized PWM mode and complementary PWM mode. The initial output is selected while the counter is stopped.

TOCS Bit (TOC Select)

This bit selects either the TOCR1j or TOCR2j (j = A, B) setting to be used for the output level in complementary PWM mode and reset-synchronized PWM mode.

TOCL Bit (TOC Register Write Protection)

This bit enables or disables write access to the TOCS, OLSN, and OLSP bits in TOCR1j (j = A, B).

PSYE Bit (PWM Synchronous Output Enable)

This bit enables or disables toggle output synchronized with the PWM period.

Table 24.42 Output Level Select Function

Bit 0	Function			
			Compare Match Output	
OLSP	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

Table 24.43 Output Level Select Function

Bit 1	Function			
			Compare Match Output	
OLSN	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.

Figure 24.3 shows an example of output in complementary PWM mode (one phase) when OLSN = 1 and OLSP = 1.




Figure 24.3 Example of Output in Complementary PWM Mode

24.2.23 Timer Output Control Registers 2 (TOCR2A, TOCR2B)

Address(es): MTU.TOCR2A 000C 120Fh, MTU.TOCR2B 000C 1A0Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	BF[1:0]		OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OLS1P	Output Level Select 1P*1, *2	This bit selects the output level on MTIOC3B or MTIOC6B in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 24.44.	R/W
b1	OLS1N	Output Level Select 1N*1, *2	This bit selects the output level on MTIOC3D or MTIOC6D in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 24.45.	R/W
b2	OLS2P	Output Level Select 2P*1, *2	This bit selects the output level on MTIOC4A or MTIOC7A in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 24.46.	R/W
b3	OLS2N	Output Level Select 2N*1, *2	This bit selects the output level on MTIOC4C or MTIOC7C in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 24.47.	R/W
b4	OLS3P	Output Level Select 3P*1, *2	This bit selects the output level on MTIOC4B or MTIOC7B in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 24.48.	R/W
b5	OLS3N	Output Level Select 3N*1, *2	This bit selects the output level on MTIOC4D or MTIOC7D in reset-synchronized PWM mode and complementary PWM mode. Refer to Table 24.49.	R/W
b7, b6	BF[1:0]	TOLBR Buffer Transfer Timing Select	These bits select the timing for transferring data from TOLBRj to TOCR2j. Refer to Table 24.50 for details.	R/W

j = A, B

Note 1. Setting the TOCR1j.TOCS bit to 1 makes this bit setting valid.

Note 2. If dead-time is not generated, the negative-phase output is the exact inverse of the positive-phase output. In this case, only the OLSiP bits are valid (i = 1 to 3).

TOCR2A and TOCR2B control inversion of PWM output level in complementary PWM mode and reset-synchronized PWM mode.

The initial output is selected while the counter is stopped.

Table 24.44 MTIOCmB Output Level Select Function

Bit 0	Function			
			Compare Match Output	
OLS1P	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

m = 3, 6

Table 24.45 MTIOCmD Output Level Select Function

Bit 1	Function			
			Compare Match Output	
OLS1N	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

m = 3, 6

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.

Table 24.46 MTIOCmA Output Level Select Function

Bit 2	Function			
			Compare Match Output	
OLS2P	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

m = 4, 7

Table 24.47 MTIOCmC Output Level Select Function

Bit 3	Function			
			Compare Match Output	
OLS2N	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

m = 4, 7

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.

Table 24.48 MTIOCmB Output Level Select Function

Bit 4	Function			
			Compare Match Output	
OLS3P	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

m = 4, 7

Table 24.49 MTIOCmD Output Level Select Function

Bit 5	Function			
			Compare Match Output	
OLS3N	Initial Output	Active Level	Up-Counting	Down-Counting
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

m = 4, 7

Note: The initial output value of negative-phase waveform changes to an active level after the dead time has passed since counting starts.

Table 24.50 Setting of TOCR2j.BF[1:0] Bits

Bit 7	Bit 6	Description	
BF[1]	**BF[0]**	**Complementary PWM Mode**	**Reset-Synchronized PWM Mode**
0	0	Does not transfer data from the buffer register (TOLBRj) to TOCR2j.	Does not transfer data from the buffer register (TOLBRj) to TOCR2j.
0	1	Transfers data from the buffer register (TOLBRj) to TOCR2j at the crest of the MTUn.TCNT count.	Transfers data from the buffer register (TOLBRj) to TOCR2j when MTUm.TCNT or MTUn.TCNT is cleared.
1	0	Transfers data from the buffer register (TOLBRj) to TOCR2j at the trough of the MTUn.TCNT count.	Setting prohibited
1	1	Transfers data from the buffer register (TOLBRj) to TOCR2j at the crest and trough of the MTUn.TCNT count.	Setting prohibited

n = 4, 7; m = 3, 6; j = A, B

24.2.24 Timer Output Level Buffer Registers (TOLBRA, TOLBRB)

Address(es): MTU.TOLBRA 000C 1236h, MTU.TOLBRB 000C 1A36h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OLS1P	Output Level Select 1P	Specify the buffer value to be transferred to the OLS1P bit in TOCR2j.	R/W
b1	OLS1N	Output Level Select 1N	Specify the buffer value to be transferred to the OLS1N bit in TOCR2j.	R/W
b2	OLS2P	Output Level Select 2P	Specify the buffer value to be transferred to the OLS2P bit in TOCR2j.	R/W
b3	OLS2N	Output Level Select 2N	Specify the buffer value to be transferred to the OLS2N bit in TOCR2j.	R/W
b4	OLS3P	Output Level Select 3P	Specify the buffer value to be transferred to the OLS3P bit in TOCR2j.	R/W
b5	OLS3N	Output Level Select 3N	Specify the buffer value to be transferred to the OLS3N bit in TOCR2j.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

j = A, B

TOLBRA and TOLBRB are buffer registers for TOCR2A and TOCR2B and specify the PWM output level in complementary PWM mode and reset-synchronized PWM mode.

Figure 24.4 shows an example of the PWM output level setting procedure in buffer operation.




Figure 24.4 Example of PWM Output Level Setting Procedure in Buffer Operation

24.2.25 Timer Gate Control Register A (TGCRA)

Address(es): MTU.TGCRA 000C 120Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	BDC	N	P	FB	WF	VF	UF
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	UF	Output Phase Switch	These bits turn on or off the positive-phase/negative-phase output. The setting of these bits is valid only when the FB bit is set to 1. In this case, the setting of b0 to b2 is used instead of the external input. Refer to Table 24.51.	R/W
b1	VF			R/W
b2	WF			R/W
b3	FB	External Feedback Signal Enable	0: Output is switched by external input (input sources are TGRA, TGRB, and TGRC input capture signals in MTU0) 1: Output is switched by software (TGCRA's UF, VF, and WF settings)	R/W
b4	P	Positive-Phase Output (P) Control	0: Level output 1: Reset-synchronized PWM or complementary PWM output	R/W
b5	N	Negative-Phase Output (N) Control	0: Level output 1: Reset-synchronized PWM or complementary PWM output	R/W
b6	BDC	Brushless DC Motor	0: Ordinary output 1: Functions of this register are made effective	R/W
b7	—	Reserved	This bit is read as 1. The write value should be 1.	R/W

TGCRA controls the output waveform necessary for brushless DC motor control in reset-synchronized PWM mode and complementary PWM mode. TGCRA register settings are ineffective for anything other than complementary PWM mode and reset-synchronized PWM mode.

UF, VF, and WF Bits (Output Phase Switch)

The setting of these bits is valid only when the FB bit is set to 1. In this case, the setting of b0 to b2 is used instead of the external input. Refer to Table 24.51 for details.

FB Bit (External Feedback Signal Enable)

This bit selects whether the positive-/negative-phase output is switched automatically with the TGRA, TGRB, and TGRC input capture signals in MTU0 or by writing 0 or 1 to bits 2 to 0 in TGCRA.
When the TGCRA.FB bit is 0, output of MTU3 and MTU4 can be switched with the TGRA, TGRB, and TGRC input capture signals in MTU0.

P Bit (Positive-Phase Output (P) Control)

This bit selects the level output or the reset-synchronized PWM/complementary PWM output for the positive-phase output pins (MTIOC3B, MTIOC4A, and MTIOC4B pins).

N Bit (Negative-Phase Output (N) Control)

This bit selects the level output or the reset-synchronized PWM/complementary PWM output for the negative-phase output pins (MTIOC3D, MTIOC4C, and MTIOC4D pins).

BDC Bit (Brushless DC Motor)

This bit selects whether to make the functions of TGCRA effective or ineffective.

Table 24.51 Output Level Select Function

Bit 2	Bit 1	Bit 0	Function					
			MTIOC3B	MTIOC4A	MTIOC4B	MTIOC3D	MTIOC4C	MTIOC4D
WF	VF	UF	U Phase	V Phase	W Phase	U Phase	V Phase	W Phase
0	0	0	OFF	OFF	OFF	OFF	OFF	OFF
0	0	1	ON	OFF	OFF	OFF	OFF	ON
0	1	0	OFF	ON	OFF	ON	OFF	OFF
0	1	1	OFF	ON	OFF	OFF	OFF	ON
1	0	0	OFF	OFF	ON	OFF	ON	OFF
1	0	1	ON	OFF	OFF	OFF	ON	OFF
1	1	0	OFF	OFF	ON	ON	OFF	OFF
1	1	1	OFF	OFF	OFF	OFF	OFF	OFF

24.2.26 Timer Subcounters (TCNTSA, TCNTSB)

Address(es): MTU.TCNTSA 000C 1220h, MTU.TCNTSB 000C 1A20h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: TCNTSA and TCNTSB must not be accessed in 8 bits; it should be accessed in 16 bits.

TCNTSA and TCNTSB are 16-bit read-only counters used only in complementary PWM mode.
The initial value of TCNTSA and TCNTSB after a reset is 0000h.

24.2.27 Timer Period Data Registers (TCDRA, TCDRB)

Address(es): MTU.TCDRA 000C 1214h, MTU.TCDRB 000C 1A14h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TCDRA and TCDRB must not be accessed in 8 bits; it should be accessed in 16 bits.

TCDRA and TCDRB are 16-bit readable/writable registers used only in complementary PWM mode. Set half the PWM carrier period as the TCDRA and TCDRB values. The TCDRA and TCDRB registers are constantly compared with the TCNTSA and TCNTSB counters in complementary PWM mode, respectively. When a match occurs, the TCNTSA and TCNTSB counters switch the count direction (down-count to up-count). The initial value of TCDRA and TCDRB after a reset is FFFFh.

24.2.28 Timer Period Buffer Registers (TCBRA, TCBRB)

Address(es): MTU.TCBRA 000C 1222h, MTU.TCBRB 000C 1A22h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TCBRA and TCBRB must not be accessed in 8 bits; it should be accessed in 16 bits.

TCBRA and TCBRB are 16-bit readable/writable registers, used only in complementary PWM mode, that function as buffer registers for TCDRA and TCDRB. The TCBRA and TCBRB values are transferred to TCDRA and TCDRB with the transfer timing set in TMDR1. The initial value of TCBRA and TCBRB after a reset is FFFFh.

24.2.29 Timer Dead Time Data Registers (TDDRA, TDDRB)

Address(es): MTU.TDDRA 000C 1216h, MTU.TDDRB 000C 1A16h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TDDRA and TDDRB must not be accessed in 8 bits; it should be accessed in 16 bits.

TDDRA and TDDRB are 16-bit readable/writable registers, used only in complementary PWM mode, that specify the MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT) counter offset value. In complementary PWM mode, when the MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT) counters are cleared and then restarted, the TDDRA (TDDRB) value is loaded into the MTU3.TCNT (MTU6.TCNT) counter and the count operation starts. The initial value of TDDRA and TDDRB after a reset is FFFFh.

24.2.30 Timer Dead Time Enable Registers (TDERA, TDERB)

Address(es): MTU.TDERA 000C 1234h, MTU.TDERB 000C 1A34h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	TDER
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	TDER	Dead Time Enable	0: No dead time is generated 1: Dead time is generated*1	R/(W)
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. TDDRA and TDDRB must be set to 1 or a larger value.

TDERA and TDERB control dead time generation in complementary PWM mode. The MTU has one TDER each for MTU3 and MTU6. TDERA and TDERB should be modified only while TCNT stops.

TDER Bit (Dead Time Enable)

This bit specifies whether to generate dead time.

[Clearing condition]

- When 0 is written to TDER after reading TDER = 1

24.2.31 Timer Buffer Transfer Set Registers (TBTERA, TBTERB)

Address(es): MTU.TBTERA 000C 1232h, MTU.TBTERB 000C 1A32h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	BTE[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	BTE[1:0]	Buffer Transfer Disable and Interrupt Skipping Link Setting	These bits enable or disable transfer from the buffer registers*1 used in complementary PWM mode to the temporary registers, and specify whether to link the transfer with interrupt skipping function 1. For details, refer to Table 24.52.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Applicable buffer registers (TBTERA):
MTU3.TGRC, MTU3.TGRD, MTU4.TGRC, MTU4.TGRD, and TCBRA
Applicable buffer registers (TBTERB):
MTU6.TGRC, MTU6.TGRD, MTU7.TGRC, MTU7.TGRD, and TCBRB

TBTERA and TBTERB enable or disable transfer from the buffer registers used in complementary PWM mode to the temporary registers, and specify whether to link the transfer with interrupt skipping 1 operation.

Table 24.52 Setting of TBTERA.BTE[1:0] Bits and TBTERB.BTE[1:0] Bits

Bit 1	Bit 0	
BTE[1]	BTE[0]	Description
0	0	Enables transfer from the buffer registers to the temporary registers*1 and does not link the transfer with interrupt skipping function 1.
0	1	Disables transfer from the buffer registers to the temporary registers.
1	0	Links transfer from the buffer registers to the temporary registers with interrupt skipping function 1.*2
1	1	Setting prohibited

Note 1. Data is transferred according to the MD3 to MD0 bit setting in TMDR1. For details, refer to section 24.3.8, Complementary PWM Mode.

Note 2. When interrupt skipping is disabled the T3AEN and T4VEN (T6AEN and T7VEN) bits are set to 0 in the timer interrupt skipping set register (TITCR1A (TITCR1B)) or the skipping count set bits (T3ACOR and T4VCOR (T6ACOR and T7VCOR)) in TITCR1A (TITCR1B) are set to 0), be sure to disable link of buffer transfer with interrupt skipping (set the BTE1 bit in the timer buffer transfer set register (TBTERA (TBTERB)) to 0). If link with interrupt skipping is enabled while interrupt skipping is disabled, buffer transfer will not be performed.

24.2.32 Timer Waveform Control Registers (TWCRA, TWCRB)

Address(es): MTU.TWCRA 000C 1260h, MTU.TWCRB 000C 1A60h

	b7	b6	b5	b4	b3	b2	b1	b0
	CCE	—	—	—	—	—	SCC	WRE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	WRE	Waveform Retain Enable	0: Initial values specified in TOCR1A and TOCR2A (TOCR1B and TOCR2B) are output 1: Initial output is inhibited	R/(W) *3
b1	SCC	Synchronous Clearing Control *1, *3	(Only valid in TWCRB) 0: Clearing of MTU6.TCNT and MTU7.TCNT in response to synchronous clearing for MTU0, MTU1, MTU2–MTU6, MTU7 is enabled. 1: Clearing of MTU6.TCNT and MTU7.TCNT in response to synchronous clearing for MTU0, MTU1, MTU2–MTU6, MTU7 is disabled.	R/(W)
b6 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	CCE	Compare Match Clear Enable *2	0: Counters are not cleared at MTU3.TGRA (MTU6.TGRA) compare match 1: Counters are cleared at MTU3.TGRA (MTU6.TGRA) compare match	R/(W)

Note 1. This bit is only valid in register TWCRB and is a reserved bit in register TWCRA.
Note 2. Do not set to 1 when complementary PWM mode 1 is not selected.
Note 3. Do not set to 1 when complementary PWM mode is not selected.

TWCRA and TWCRB control the output waveform when synchronous counter clearing occurs in MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) in complementary PWM mode and specifies whether to clear the counters at MTU3.TGRA (MTU6.TGRA) compare match.
The CCE bit and WRE bit in TWCRA and TWCRB should be modified only while TCNT stops.

WRE Bit (Waveform Retain Enable)

This bit selects the waveform output when synchronous counter clearing occurs in complementary PWM mode.
The initial output is inhibited with this function only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial values specified in TOCR1A and TOCR2A (TOCR1B and TOCR2B) are output regardless of the WRE bit setting. The initial values specified in TOCR1A and TOCR2A (TOCR1B and TOCR2B) are also output when synchronous clearing occurs in the Tb interval at the trough immediately after MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) start operation.
For the Tb interval at the trough in complementary PWM mode, refer to Figure 24.50.
[Setting condition]

- When 1 is written to the WRE bit after reading WRE = 0

SCC Bit (Synchronous Clearing Control)

The setting of this bit selects whether MTU6.TCNT and MTU7.TCNT are or are not cleared when counter-synchronous clearing is generated for MTU0, MTU1, MTU2–MTU6, MTU7 in complementary PWM mode.
Make the complementary PWM mode settings for MTU6 and MTU7 when this function is in use. When writing a new value to the SCC bit while the counter is operating, do so in such a way that the values of the CCE and WRE bits are not changed.
Synchronous clearing from the MTU module only becomes disabled due to the setting of the SCC bit when synchronous clearing is generated outside the Tb interval in the trough. If synchronous clearing is generated within the Tb interval in the trough including immediately after the value at which MTU6.TCNT and MTU7.TCNT start, MTU6.TCNT and MTU7.TCNT are cleared.
Regarding the Tb interval in the trough in complementary PWM mode, refer to Figure 24.50.
[Setting condition]

- Writing of 1 to the SCC bit after reading it as 0

The corresponding bit in register TWCRA is reserved and is read as 0. When writing to TWCRA, write 0 to this bit.

CCE Bit (Compare Match Clear Enable)

This bit specifies whether to clear counters at MTU3.TGRA (MTU6.TGRA) compare match in complementary PWM mode.
[Setting condition]

- When 1 is written to CCE after reading CCE = 0

24.2.33 Noise Filter Control Register n (NFCRn) (n = 0 to 4, 6, 7, 8, C)

- MTU0.NFCR0, MTU1.NFCR1, MTU2.NFCR2, MTU3.NFCR3, MTU4.NFCR4, MTU6.NFCR6, MTU7.NFCR7, MTU8.NFCR8

Address(es): MTU0.NFCR0 000C 1290h, MTU1.NFCR1 000C 1291h, MTU2.NFCR2 000C 1292h, MTU3.NFCR3 000C 1293h, MTU4.NFCR4 000C 1294h, MTU6.NFCR6 000C 1A93h, MTU7.NFCR7 000C 1A94h, MTU8.NFCR8 000C 1298h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	NFCS[1:0]		NFDEN	NFCEN	NFBEN	NFAEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NFAEN	Noise Filter A Enable	0: The noise filter for the MTIOCnA pin is disabled. 1: The noise filter for the MTIOCnA pin is enabled.	R/W
b1	NFBEN	Noise Filter B Enable	0: The noise filter for the MTIOCnB pin is disabled. 1: The noise filter for the MTIOCnB pin is enabled.	R/W
b2	NFCEN	Noise Filter C Enable*1	0: The noise filter for the MTIOCnC pin is disabled. 1: The noise filter for the MTIOCnC pin is enabled.	R/W
b3	NFDEN	Noise Filter D Enable*1	0: The noise filter for the MTIOCnD pin is disabled. 1: The noise filter for the MTIOCnD pin is enabled.	R/W
b5, b4	NFCS[1:0]	Noise Filter Clock Select	b5 b4 0 0: PCLKA/1 0 1: PCLKA/8 1 0: PCLKA/32 1 1: Clock source for counting	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. These bits are reserved in MTU1 and MTU2. These bits are read as 0 and writing to them has no effect.

The NFCRn register (n = 0 to 4, 6, 7, 8) sets the noise filter function of input capture pins for the corresponding channel.

NFAEN Bit (Noise Filter A Enable)

This bit disables or enables the noise filter for input from the MTIOCnA pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFBEN Bit (Noise Filter B Enable)

This bit disables or enables the noise filter for input from the MTIOCnB pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFCEN Bit (Noise Filter C Enable)

This bit disables or enables the noise filter for input from the MTIOCnC pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFDEN Bit (Noise Filter D Enable)

This bit disables or enables the noise filter for input from the MTIOCnD pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the timer I/O control register or set the TMDR.MD[3:0] bits to a value other than that for normal mode (0000b) before doing so.

NFCS[1:0] Bits (Noise Filter Clock Select)

These bits set the sampling interval for the noise filters. When setting the NFCS[1:0] bits, wait for two cycles of the selected sampling interval before setting the input-capture function. When the NFCS[1:0] bits are set to 11b, i.e. selecting the external clock as the source to drive counting, wait for two cycles of the external clock before setting the input capture function.

- MTU0.NFCRC

Address(es): MTU0.NFCRC 000C 1299h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	NFCS[1:0]		NFDEN	NFCEN	NFBEN	NFAEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NFAEN	Noise Filter A Enable	0: The noise filter for the MTCLKA pin is disabled. 1: The noise filter for the MTCLKA pin is enabled.	R/W
b1	NFBEN	Noise Filter B Enable	0: The noise filter for the MTCLKB pin is disabled. 1: The noise filter for the MTCLKB pin is enabled.	R/W
b2	NFCEN	Noise Filter C Enable	0: The noise filter for the MTCLKC pin is disabled. 1: The noise filter for the MTCLKC pin is enabled.	R/W
b3	NFDEN	Noise Filter D Enable	0: The noise filter for the MTCLKD pin is disabled. 1: The noise filter for the MTCLKD pin is enabled.	R/W
b5, b4	NFCS[1:0]	Noise Filter Clock Select	b5 b4 0 0: PCLKA/1 0 1: PCLKA/2 1 0: PCLKA/8 1 1: PCLKA/32	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The NFCRC register sets the noise filter function of external clock pins common to each channel.

NFAEN Bit (Noise Filter A Enable)

This bit disables or enables the noise filter for input from the MTCLKA pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFBEN Bit (Noise Filter B Enable)

This bit disables or enables the noise filter for input from the MTCLKB pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFCEN Bit (Noise Filter C Enable)

This bit disables or enables the noise filter for input from the MTCLKC pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFDEN Bit (Noise Filter D Enable)

This bit disables or enables the noise filter for input from the MTCLKD pin. Since changing the value of the bit may lead to the internal generation of an unexpected edge, do so after stopping the internal counter.

NFCS[1:0] Bits (Noise Filter Clock Select)

These bits set the sampling interval for the noise filters. After setting the NFCS[1:0] bits, wait for two cycles of the selected sampling interval to set the input capture function.

24.2.34 Noise Filter Control Register 5 (NFCR5)

Address(es): MTU5.NFCR5 000C 1A95h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	NFCS[1:0]		—	NFWEN	NFVEN	NFUEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NFUEN	Noise Filter U Enable	0: The noise filter for the MTIC5U pin is disabled. 1: The noise filter for the MTIC5U pin is enabled.	R/W
b1	NFVEN	Noise Filter V Enable	0: The noise filter for the MTIC5V pin is disabled. 1: The noise filter for the MTIC5V pin is enabled.	R/W
b2	NFWEN	Noise Filter W Enable	0: The noise filter for the MTIC5W pin is disabled. 1: The noise filter for the MTIC5W pin is enabled.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	NFCS[1:0]	Noise Filter Clock Select	b5 b4 0 0: PCLKA/1 0 1: PCLKA/8 1 0: PCLKA/32 1 1: Clock source for counting	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

NFUEN Bit (Noise Filter U Enable)

This bit disables or enables the noise filter for input from the MTIC5U pin. Since unexpected edges may be internally generated when the value of this bit is changed, select the output compare function for the relevant pin in the timer I/O control register.

NFVEN Bit (Noise Filter V Enable)

This bit disables or enables the noise filter for input from the MTIC5V pin. Since unexpected edges may be internally generated when the value of this bit is changed, select the output compare function for the relevant pin in the timer I/O control register.

NFWEN Bit (Noise Filter W Enable)

This bit disables or enables the noise filter for input from the MTIC5W pin. Since unexpected edges may be internally generated when the value of this bit is changed, select the output compare function for the relevant pin in the timer I/O control register.

NFCS[1:0] Bits (Noise Filter Clock Select)

These bits set the sampling interval for the noise filters. When setting the NFCS[1:0] bits, wait for two cycles of the selected sampling interval before setting the input-capture function.

24.2.35 Timer A/D Converter Start Request Control Register (TADCR)

- MTU4.TADCR

Address(es): MTU4.TADCR 000C 1240h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BF[1:0]		—	—	—	—	—	—	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ITB4VE	TCIV4 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG4BN and TCIV4 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG4BN and TCIV4 interrupt skipping 1 are linked	R/W
b1	ITB3AE	TGIA3 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG4BN and TGIA3 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG4BN and TGIA3 interrupt skipping 1 are linked	R/W
b2	ITA4VE	TCIV4 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG4AN and TCIV4 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG4AN and TCIV4 interrupt skipping 1 are linked	R/W
b3	ITA3AE	TGIA3 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG4AN and TGIA3 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG4AN and TGIA3 interrupt skipping 1 are linked	R/W
b4	DT4BE	Down-Count TRG4BN Enable*3	0: A/D converter start requests (TRG4BN) disabled during MTU4.TCNT down-count operation 1: A/D converter start requests (TRG4BN) enabled during MTU4.TCNT down-count operation	R/W
b5	UT4BE	Up-Count TRG4BN Enable	0: A/D converter start requests (TRG4BN) disabled during MTU4.TCNT up-count operation 1: A/D converter start requests (TRG4BN) enabled during MTU4.TCNT up-count operation	R/W
b6	DT4AE	Down-Count TRG4AN Enable*3	0: A/D converter start requests (TRG4AN) disabled during MTU4.TCNT down-count operation 1: A/D converter start requests (TRG4AN) enabled during MTU4.TCNT down-count operation	R/W
b7	UT4AE	Up-Count TRG4AN Enable	0: A/D converter start requests (TRG4AN) disabled during MTU4.TCNT up-count operation 1: A/D converter up requests (TRG4AN) enabled during MTU4.TCNT down-count operation	R/W
b13 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15, b14	BF[1:0]	MTU4.TADCOBRA/TADCOBRB Transfer Timing Select	Refer to Table 24.53 for details. These bits specify the transfer timing from MTU4.TADCOBRA and MTU4.TADCOBRB to MTU4.TADCORA and MTU4.TADCORB.	R/W

Note: MTU4.TADCR must not be accessed in 8 bits; it should be accessed in 16 bits.
Note 1. Set to 0 when interrupt skipping is disabled (the T3AEN and T4VEN bits in TITCR1A are set to 0 or the T3ACOR and T4VCOR bits in TITCR1A are set to 0).
Note 2. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D converter start requests will not be issued.
Note 3. Set to 0 when complementary PWM mode is not selected.

TADCR enables or disables A/D converter start requests and specifies whether to link A/D converter start requests with interrupt skipping function. The MTU has one TADCR each for MTU4 and MTU7.

Table 24.53 Setting of Transfer Timing by TADCR.BF[1:0] Bits (MTU4)

Bit 15	Bit 14	Description			
BF[1]	BF[0]	In Complementary PWM Mode	In Reset-Synchronized PWM Mode	In PWM Mode 1	In Normal Mode
0	0	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).	Data is not transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB).
0	1	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) at the crest of the MTU4.TCNT.	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) when a compare match occurs between MTU3.TCNT and MTU3.TGRA.	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) when a compare match occurs between MTU4.TCNT and MTU4.TGRA.	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) when a compare match occurs between MTU4.TCNT and MTU4.TGRA.
1	0	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) at the trough of the MTU4.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited
1	1	Data is transferred from the cycle set buffer register (MTU4.TADCOBRA, MTU4.TADCOBRB) to the cycle set register (MTU4.TADCORA, MTU4.TADCORB) at the crest and trough of the MTU4.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited

- MTU7.TADCR

Address(es): MTU7.TADCR 000C 1A40h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BF[1:0]		—	—	—	—	—	—	UT7AE	DT7AE	UT7BE	DT7BE	ITA6AE	ITA7VE	ITB6AE	ITB7VE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ITB7VE	TCIV7 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG7BN and TCIV7 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG7BN and TCIV7 interrupt skipping 1 are linked	R/W
b1	ITB6AE	TGIA6 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG7BN and TGIA6 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG7BN and TGIA6 interrupt skipping 1 are linked	R/W
b2	ITA7VE	TCIV7 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG7AN and TCIV7 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG7AN and TCIV7 interrupt skipping 1 are linked	R/W
b3	ITA6AE	TGIA6 Interrupt Skipping Link Enable*1, *2, *3	0: A/D converter start request signal TRG7AN and TGIA6 interrupt skipping 1 are not linked 1: A/D converter start request signal TRG7AN and TGIA6 interrupt skipping 1 are linked	R/W
b4	DT7BE	Down-Count TRG7BN Enable*3	0: A/D converter start requests (TRG7BN) disabled during MTU7.TCNT down-count operation 1: A/D converter start requests (TRG7BN) enabled during MTU7.TCNT down-count operation	R/W
b5	UT7BE	Up-Count TRG7BN Enable	0: A/D converter start requests (TRG7BN) disabled during MTU7.TCNT up-count operation 1: A/D converter start requests (TRG7BN) enabled during MTU7.TCNT up-count operation	R/W
b6	DT7AE	Down-Count TRG7AN Enable*3	0: A/D converter start requests (TRG7AN) disabled during MTU7.TCNT down-count operation 1: A/D converter start requests (TRG7AN) enabled during MTU7.TCNT down-count operation	R/W
b7	UT7AE	Up-Count TRG7AN Enable	0: A/D converter start requests (TRG7AN) disabled during MTU7.TCNT up-count operation 1: A/D converter up requests (TRG7AN) enabled during MTU7.TCNT down-count operation	R/W
b13 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15, b14	BF[1:0]	MTU7.TADCOBRA/TADCOBRB Transfer Timing Select	Refer to Table 24.54 for details. These bits specify the transfer timing from MTU7.TADCOBRA and MTU7.TADCOBRB to MTU7.TADCORA and MTU7.TADCORB.	R/W

Note: MTU7.TADCR must not be accessed in 8 bits; it should be accessed in 16 bits.
Note 1. Set to 0 when interrupt skipping is disabled (the T6AEN and T7VEN bits in TITCR1B are set to 0 or the T6ACOR and T7VCOR bits in TITCR1B are set to 0).
Note 2. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D converter start requests will not be issued.
Note 3. Set to 0 when complementary PWM mode is not selected.

Table 24.54 Setting of Transfer Timing by TADCR.BF[1:0] Bits (MTU7)

Bit 15	Bit 14	Description			
BF[1]	BF[0]	In Complementary PWM Mode	In Reset-Synchronized PWM Mode	In PWM Mode 1	In Normal Mode
0	0	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).	Data is not transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB).
0	1	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) at the crest of the MTU7.TCNT.	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) when a compare match occurs between MTU6.TCNT and MTU6.TGRA.	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) when a compare match occurs between MTU7.TCNT and MTU7.TGRA.	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) when a compare match occurs between MTU7.TCNT and MTU7.TGRA.
1	0	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) at the trough of the MTU7.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited
1	1	Data is transferred from the cycle set buffer register (MTU7.TADCOBRA, MTU7.TADCOBRB) to the cycle set register (MTU7.TADCORA, MTU7.TADCORB) at the crest and trough of the MTU7.TCNT.	Setting prohibited	Setting prohibited	Setting prohibited

24.2.36 Timer A/D Converter Start Request Cycle Set Registers (TADCORA, TADCORB)

Address(es): MTU4.TADCORA 000C 1244h, MTU4.TADCORB 000C 1246h, MTU7.TADCORA 000C 1A44h, MTU7.TADCORB 000C 1A46h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TADCORA and TADCORB must not be accessed in 8 bits; it should be accessed in 16 bits.

Note 1. When the A/D converter start request delaying function linked with skipping function 1 (for details, refer to section 24.3.9 (5), A/D Converter Start Request Delaying Function Linked with Interrupt Skipping Function 1) is used, the value of this register should be 0002h to TCDRA setting – 2 in MTU4 and 0002h to TCDRB setting – 2 in MTU7.

Note 2. When interrupt skipping function 2 is used and the difference between the TADCORA value and the TADCORB value is small, the skipping count may not be counted correctly and the A/D converter start request may not be generated with the expected timing in some cases. The TADCORA and TADCORB values should satisfy the following conditions.

(1) When skipping function 2 is specified with the skipping count set to 0
- The difference between the TADCORA and TADCORB values should be equal to or greater than 4.
- The TADCORA compare interval should be equal to or greater than 4 PCLKA cycles (the TADCORA update value should be the previous value + 4 or greater, or previous value – 4 or smaller).
- The TADCORB compare interval should be equal to or greater than 4 PCLKA cycles (the TADCORB update value should be the previous value + 4 or greater, or previous value – 4 or smaller).

(2) When skipping function 2 is specified with the skipping count set to 1 or greater
- The difference between the TADCORA and TADCORB values should be equal to or greater than 2.
- The TADCORB compare interval should be equal to or greater than 2 PCLKA cycles (the TADCORB update value should be the previous value + 2 or greater, or previous value – 2 or smaller)

TADCORA and TADCORB are 16-bit readable/writable registers that issue a corresponding A/D converter start request when the MTUn.TCNT (n = 4, 7) count reaches the value in TADCORA or TADCORB.
MTUn.TADCORA and TADCORB are initialized to FFFFh by a reset.

24.2.37 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOBRA, TADCOBRB)

Address(es): MTU4.TADCOBRA 000C 1248h, MTU4.TADCOBRB 000C 124Ah, MTU7.TADCOBRA 000C 1A48h, MTU7.TADCOBRB 000C 1A4Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TADCOBRA and TADCOBRB must not be accessed in 8 bits; it should be accessed in 16 bits.

TADCOBRA and TADCOBRB are 16-bit readable/writable registers whose values are transferred to TADCORA and TADCORB, respectively, when the crest or trough of the MTUn.TCNT count is reached.
TADCOBRA and TADCOBRB are initialized to FFFFh by a reset.

24.2.38 Timer Interrupt Skipping Mode Registers (TITMRA, TITMRB)

Address(es): MTU.TITMRA 000C 123Ah, MTU.TITMRB 000C 1A3Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	TITM
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TITM	Interrupt Skipping Function Select	Selects one of the two types of interrupt skipping functions. 0: Selects interrupt skipping function 1*1 1: Selects interrupt skipping function 2*2	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Setting the TITCR1A or TITCR1B register enables interrupt skipping function 1.
Note 2. Setting the TITCR2A or TITCR2B register enables interrupt skipping function 2.

TITMRA and TITMRB are used to select either of two skipping functions for the TITMRA and TITMRB registers.

24.2.39 Timer Interrupt Skipping Set Registers 1 (TITCR1A, TITCR1B)

- MTU.TITCR1A

Address(es): MTU.TITCR1A 000C 1230h

	b7	b6	b5	b4	b3	b2	b1	b0
	T3AEN	T3ACOR[2:0]			T4VEN	T4VCOR[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T4VCOR[2:0]	TCIV4 Interrupt Skipping Count Setting	These bits specify the TCIV4 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 24.55.	R/W
b3	T4VEN	T4VEN	0: TCIV4 interrupt skipping disabled 1: TCIV4 interrupt skipping enabled	R/W
b6 to b4	T3ACOR[2:0]	TGIA3 Interrupt Skipping Count Setting	These bits specify the TGIA3 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 24.56.	R/W
b7	T3AEN	T3AEN	0: TGIA3 interrupt skipping disabled 1: TGIA3 interrupt skipping enabled	R/W

Note 1. When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed.
Before changing the interrupt skipping count, be sure to set the TITCR1A.T3AEN and TITCR1A.T4VEN bits to 0 to clear the skipping counter (TITCNT1A).

- MTU.TITCR1B

Address(es): MTU.TITCR1B 000C 1A30h

	b7	b6	b5	b4	b3	b2	b1	b0
	T6AEN	T6ACOR[2:0]			T7VEN	T7VCOR[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T7VCOR[2:0]	TCIV7 Interrupt Skipping Count Setting	These bits specify the TCIV7 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 24.57.	R/W
b3	T7VEN	T7VEN	0: TCIV7 interrupt skipping disabled 1: TCIV7 interrupt skipping enabled	R/W
b6 to b4	T6ACOR[2:0]	TGIA6 Interrupt Skipping Count Setting	These bits specify the TGIA6 interrupt skipping count within the range from 0 to 7.*1 For details, refer to Table 24.58.	R/W
b7	T6AEN	T6AEN	0: TGIA6 interrupt skipping disabled 1: TGIA6 interrupt skipping enabled	R/W

Note 1. When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed.
Before changing the interrupt skipping count, be sure to set the TITCR1B.T6AEN and TITCR1B.T7VEN bits to 0 to clear the skipping counter (TITCNT1B).

Registers TITCR1A and TITCR1B enable or disable interrupt skipping and specify the interrupt skipping count. This setting is valid only while the TITMRA.TITM or TITMRB.TITM bit is set to 0; when the TITMRA.TITM (TITMRB.TITM) bit is set to 1, the setting in the TITCR1A (TITCR1B) register is cleared.

Table 24.55 Setting of Interrupt Skipping Count by T4VCOR[2:0] Bits

Bit 2	Bit 1	Bit 0	
T4VCOR[2]	T4VCOR[1]	T4VCOR[0]	Description
0	0	0	Does not skip TCIV4 interrupts.
0	0	1	Sets the TCIV4 interrupt skipping count to 1.
0	1	0	Sets the TCIV4 interrupt skipping count to 2.
0	1	1	Sets the TCIV4 interrupt skipping count to 3.
1	0	0	Sets the TCIV4 interrupt skipping count to 4.
1	0	1	Sets the TCIV4 interrupt skipping count to 5.
1	1	0	Sets the TCIV4 interrupt skipping count to 6.
1	1	1	Sets the TCIV4 interrupt skipping count to 7.

Table 24.56 Setting of Interrupt Skipping Count by T3ACOR[2:0] Bits

Bit 6	Bit 5	Bit 4	
T3ACOR[2]	T3ACOR[1]	T3ACOR[0]	Description
0	0	0	Does not skip TGIA3 interrupts.
0	0	1	Sets the TGIA3 interrupt skipping count to 1.
0	1	0	Sets the TGIA3 interrupt skipping count to 2.
0	1	1	Sets the TGIA3 interrupt skipping count to 3.
1	0	0	Sets the TGIA3 interrupt skipping count to 4.
1	0	1	Sets the TGIA3 interrupt skipping count to 5.
1	1	0	Sets the TGIA3 interrupt skipping count to 6.
1	1	1	Sets the TGIA3 interrupt skipping count to 7.

Table 24.57 Setting of Interrupt Skipping Count by T7VCOR[2:0] Bits

Bit 2	Bit 1	Bit 0	
T7VCOR[2]	T7VCOR[1]	T7VCOR[0]	Description
0	0	0	Does not skip TCIV7 interrupts.
0	0	1	Sets the TCIV7 interrupt skipping count to 1.
0	1	0	Sets the TCIV7 interrupt skipping count to 2.
0	1	1	Sets the TCIV7 interrupt skipping count to 3.
1	0	0	Sets the TCIV7 interrupt skipping count to 4.
1	0	1	Sets the TCIV7 interrupt skipping count to 5.
1	1	0	Sets the TCIV7 interrupt skipping count to 6.
1	1	1	Sets the TCIV7 interrupt skipping count to 7.

Table 24.58 Setting of Interrupt Skipping Count by T6ACOR[2:0] Bits

Bit 6	Bit 5	Bit 4	
T6ACOR[2]	T6ACOR[1]	T6ACOR[0]	Description
0	0	0	Does not skip TGIA6 interrupts.
0	0	1	Sets the TGIA6 interrupt skipping count to 1.
0	1	0	Sets the TGIA6 interrupt skipping count to 2.
0	1	1	Sets the TGIA6 interrupt skipping count to 3.
1	0	0	Sets the TGIA6 interrupt skipping count to 4.
1	0	1	Sets the TGIA6 interrupt skipping count to 5.
1	1	0	Sets the TGIA6 interrupt skipping count to 6.
1	1	1	Sets the TGIA6 interrupt skipping count to 7.

24.2.40 Timer Interrupt Skipping Counters 1 (TITCNT1A, TITCNT1B)

- MTU.TITCNT1A

Address(es): MTU.TITCNT1A 000C 1231h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	T3ACNT[2:0]			—	T4VCNT[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T4VCNT[2:0]	TCIV4 Interrupt Counter	While the T4VEN bit in TITCR1A is set to 1, the count in these bits is incremented every time a TCIV4 interrupt occurs.	R
b3	—	Reserved	This bit is read as 0.	R
b6 to b4	T3ACNT[2:0]	TGIA3 Interrupt Counter	While the T3AEN bit in TITCR1A is set to 1, the count in these bits is incremented every time a TGIA3 interrupt occurs.	R
b7	—	Reserved	This bit is read as 0.	R

Note: To clear the TITCNT1A, set the TITCR1A.T3AEN and TITCR1A.T4VEN bits to 0.

TITCNT1A and TITCNT1B are 8-bit readable/writable counters. TITCNT1A and TITCNT1B retain their values even after stopping the count operation of MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT).

T4VCNT[2:0] Bits (TCIV4 Interrupt Counter)

[Clearing conditions]

- When the TITM bit in TITMRA is 1
- When the T4VEN bit in TITCR1A is set to 0
- When the T4VCOR[2:0] bits in TITCR1A are set to 000b
- When the T4VCNT[2:0] bits in TITCNT1A match the T4VCOR[2:0] bits in TITCR1A


T3ACNT[2:0] Bits (TGIA3 Interrupt Counter)

[Clearing conditions]

- When the TITM bit in TITMRA is 1
- When the T3AEN bit in TITCR1A is set to 0
- When the T3ACOR[2:0] bits in TITCR1A are set to 000b
- When the T3ACNT[2:0] bits in TITCNT1A match the T3ACOR[2:0] bits in TITCR1A

- MTU.TITCNT1B

Address(es): MTU.TITCNT1B 000C 1A31h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	T7VCNT[2:0]	TCIV7 Interrupt Counter	While the T7VEN bit in TITCR1B is set to 1, the count in these bits is incremented every time a TCIV7 interrupt occurs.	R
b3	—	Reserved	This bit is read as 0.	R
b6 to b4	T6ACNT[2:0]	TGIA6 Interrupt Counter	While the T6AEN bit in TITCR1B is set to 1, the count in these bits is incremented every time a TGIA6 interrupt occurs.	R
b7	—	Reserved	This bit is read as 0.	R

Note: To clear the TITCNT1B, set the TITCR1B.T6AEN and TITCR1B.T7VEN bits to 0.

T7VCNT[2:0] Bits (TCIV7 Interrupt Counter)

[Clearing conditions]

- When the TITM bit in TITMRB is 1
- When the T7VEN bit in TITCR1B is set to 0
- When the T7VCOR[2:0] bits in TITCR1B are set to 000b
- When the T7VCNT[2:0] bits in TITCNT1B match the T7VCOR[2:0] bits in TITCR1B

T6ACNT[2:0] Bits (TGIA6 Interrupt Counter)

[Clearing conditions]

- When the TITM bit in TITMRB is 1
- When the T6AEN bit in TITCR1B is set to 0
- When the T6ACOR[2:0] bits in TITCR1B are set to 000b
- When the T6ACNT[2:0] bits in TITCNT1B match the T6ACOR[2:0] bits in TITCR1B

24.2.41 Timer Interrupt Skipping Set Registers 2 (TITCR2A, TITCR2B)

- MTU.TITCR2A

Address(es): MTU.TITCR2A 000C 123Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TRG4COR[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG4COR[2:0]	TRG4AN/TRG4BN Interrupt Skipping Count Setting	These bits specify the TRG4AN/TRG4BN interrupt skipping count within the range from 0 to 7. For details, refer to Table 24.59.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TITCR2A and TITCR2B specify the interrupt skipping count for TRG4AN and TRG4BN (TRG7AN and TRG7BN). This setting is valid only while TITMRA or TITMRB is set to 1.

Table 24.59 Setting of Interrupt Skipping Count by TRG4COR[2:0] Bits

Bit 2	Bit 1	Bit 0	
TRG4COR[2]	TRG4COR[1]	TRG4COR[0]	Description
0	0	0	Does not skip TRG4AN and TRG4BN interrupts.
0	0	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 1.
0	1	0	Sets the TRG4AN and TRG4BN interrupt skipping count to 2.
0	1	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 3.
1	0	0	Sets the TRG4AN and TRG4BN interrupt skipping count to 4.
1	0	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 5.
1	1	0	Sets the TRG4AN and TRG4BN interrupt skipping count to 6.
1	1	1	Sets the TRG4AN and TRG4BN interrupt skipping count to 7.

- MTU.TITCR2B

Address(es): MTU.TITCR2B 000C 1A3Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TRG7COR[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG7COR[2:0]	TRG7AN/TRG7BN Interrupt Skipping Count Setting	These bits specify the TRG7AN/TRG7BN interrupt skipping count within the range from 0 to 7. For details, refer to Table 24.60.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W


Table 24.60 Setting of Interrupt Skipping Count by TRG7COR[2:0] Bits

Bit 2	Bit 1	Bit 0	
TRG7COR[2]	TRG7COR[1]	TRG7COR[0]	Description
0	0	0	Does not skip TRG7AN and TRG7BN interrupts.
0	0	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 1.
0	1	0	Sets the TRG7AN and TRG7BN interrupt skipping count to 2.
0	1	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 3.
1	0	0	Sets the TRG7AN and TRG7BN interrupt skipping count to 4.
1	0	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 5.
1	1	0	Sets the TRG7AN and TRG7BN interrupt skipping count to 6.
1	1	1	Sets the TRG7AN and TRG7BN interrupt skipping count to 7.

24.2.42 Timer Interrupt Skipping Counters 2 (TITCNT2A, TITCNT2B)

- MTU.TITCNT2A

Address(es): MTU.TITCNT2A 000C 123Ch



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG4CNT[2:0]	TRG4AN/TRG4BN Interrupt Counter	These bits start counting from the value set in TRG4COR[2:0] and the count decrements every time TRG4AN or TRG4BN is generated. When the count reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts become valid.	R
b7 to b3	—	Reserved	These bits are read as 0.	R

TITCNT2A and TITCNT2B start counting from the values set in the TRG4COR[2:0] and TRG7COR[2:0] bits and the count decrements every time TRG4AN or TRG4BN (TITCNT2A) is generated or TRG7AN or TRG7BN (TITCNT2B) is generated. When the count reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts or the TRG7AN and TRG7BN interrupts become valid.

TRG4CNT[2:0] Bits (TRG4AN/TRG4BN Interrupt Counter)

These bits start counting from the value set in the TRG4COR[2:0] bits and the count decrements every time a TRG4AN or TRG4BN interrupt is generated. When the count reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts become valid.

[Clearing conditions]

- When the TITM bit in TITMRA is 0
- When the TRG4COR[2:0] bits in TITCR2A are set to 000b
- When the count of TRG4AN and TRG4BN occurrence matches the TRG4COR[2:0] value in TITCR2A

- MTU.TITCNT2B

Address(es): MTU.TITCNT2B 000C 1A3Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TRG7CNT[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TRG7CNT[2:0]	TRG7AN/TRG7BN Interrupt Counter	These bits start counting from the value set in TRG7COR[2:0] and the count decrements every time TRG7AN or TRG7BN is generated. When the count reaches 0 and is reloaded, the TRG7AN and TRG7BN interrupts become valid.	R
b7 to b3	—	Reserved	These bits are read as 0.	R

TRG7CNT[2:0] Bits (TRG7AN/TRG7BN Interrupt Counter)

These bits start counting from the value set in the TRG7COR[2:0] bits and the count decrements every time a TRG7AN or TRG7BN interrupt is generated. When the count reaches 0 and is reloaded, the TRG7AN and TRG7BN interrupts become valid.

[Clearing conditions]

- When the TITM bit in TITMRB is 0
- When the TRG7COR[2:0] bits in TITCR2B are set to 000b
- When the count of TRG7AN and TRG7BN occurrence matches the TRG7COR[2:0] value in TITCR2B

24.3 Operation

24.3.1 Basic Functions

Each channel has TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, periodic counting, and external event counting.
Each TGR register can be used as an input capture register or an output compare register.

(1) Counter Operation

When one of bits CST0 to CST4 and CST8 in the TSTRA register, bits CST6 and CST7 in the TSTRB register, and bits CSTU5, CSTV5, and CSTW5 in the MTU5.TSTR register is set to 1, TCNT for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

(a) Example of Count Operation Setting Procedure

Figure 24.5 shows an example of the count operation setting procedure.




Figure 24.5 Example of Count Operation Setting Procedure

(b) Free-Running Count Operation and Periodic Count Operation

Immediately after a reset, the TCNT counters are all designated as free-running counters. When the CSTn bit in TSTRA, TSTRB, or MTU5.TSTR is set to 1, the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (from FFFFh to 0000h), an interrupt request is issued to the CPU if the corresponding TIER.TCIEV bit is 1. After an overflow, TCNT starts counting up again from 0000h.
Figure 24.6 illustrates free-running counter operation.




Figure 24.6 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, TCNT for the relevant channel performs periodic count operation. TGR for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR[2:0] in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the CSTn bit in TSTRA, TSTRB or MTU5.TSTR is set to 1. When the count matches the value in TGR, TCNT becomes 0000h.
If the value of the corresponding TIER.TGIE bit is 1 at this point, an interrupt request is issued to the CPU. After a compare match, TCNT starts counting up again from 0000h.
Figure 24.7 illustrates periodic counter operation.




Figure 24.7 Periodic Counter Operation

(2) Waveform Output by Compare Match

Upon compare match, low, high, or toggle output from the corresponding pin can be performed.

(a) Example of Procedure for Setting Waveform Output by Compare Match

Figure 24.8 shows an example of the procedure for setting waveform output by compare match




Figure 24.8 Example of Procedure for Setting Waveform Output by Compare Match

(b) Examples of Waveform Output Operation

Figure 24.9 shows an example of low output and high output.
In this example, TCNT has been designated as a free-running counter, and settings have been made so that high is output by compare match A and low is output by compare match B. When the pin level is the same as the specified level, the pin level does not change.




Figure 24.9 Example of low output and high output Operation (n = 0 to 4, 6, 7, 8)

Figure 24.10 shows an example of toggle output.
In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made so that the output is toggled by both compare match A and compare match B.




Figure 24.10 Example of Toggle Output Operation (n = 0 to 4, 6, 7, 8)

(3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the MTIOCnm pin (n = 0 to 4, 6, 7, 8; m = A to D) or MTIC5m pin (m = U, V, W) input edge.
The rising edge, falling edge, or both edges can be selected as the detection edge. For MTU0 and MTU1, another channel's count clock or compare match signal can also be specified as the input capture source.

Note: When another channel's count clock is used as the input capture input for MTU0 and MTU1, PCLKA/1 should not be selected as the count clock used for input capture input. Input capture will not be generated if PCLKA/1 is selected.

(a) Example of Input Capture Operation Setting Procedure

Figure 24.11 shows an example of the input capture operation setting procedure.




Figure 24.11 Example of Input Capture Operation Setting Procedure

(b) Example of Input Capture Operation

Figure 24.12 shows an example of input capture operation.
In this example, both rising and falling edges have been selected as the MTIOCnA pin input capture input edge, the falling edge has been selected as the MTIOCnB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT. (n = 0 to 4, 6, 7, 8)





Figure 24.12 Example of Input Capture Operation (n = 0 to 4, 6, 7, 8)

24.3.2 Synchronous Operation

In synchronous operation, the values in multiple TCNT counters can be modified simultaneously (synchronous setting). In addition, multiple TCNT counters can be cleared simultaneously (synchronous clearing) by making the appropriate setting in TCR.
Synchronous operation can increase the number of TGR registers assigned to the same time base.
MTU0 to MTU4, MTU6, and MTU7 can all be designated for synchronous operation. MTU5 and MTU8 cannot be used for synchronous operation.

(1) Example of Synchronous Operation Setting Procedure

Figure 24.13 shows an example of the synchronous operation setting procedure.



[1] Set to 1 in the SYNC bits in TSYRA or TSYRB corresponding to the channels to be designated for synchronous operation.
[2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
[3] Use the CCLR[2:0] bits in TCR to specify TCNT clearing by input capture/output compare, etc.
[4] Use the CCLR[2:0] bits in TCR to designate synchronous clearing for the counter clearing source.
[5] Set to 1 in the CSTn bits in TSTRA or TSTRB for the relevant channels, to start the count operation.

Figure 24.13 Example of Synchronous Operation Setting Procedure

(2) Example of Synchronous Operation

Figure 24.14 shows an example of synchronous operation.
In this example, synchronous operation and PWM mode 1 have been designated for MTU0 to MTU 2, MTU0.TGRB compare match has been set as the counter clearing source in MTU0, and synchronous clearing has been set for the counter clearing source in MTU1 and MTU2.
Three-phase PWM waveforms are output from pins MTIOC0A, MTIOC1A, and MTIOC2A. At this time, synchronous setting and synchronous clearing by MTU0.TGRB compare match are performed for the TCNT counters in MTU0 to MTU2, and the data set in MTU0.TGRB is used as the PWM period.
For details of PWM modes, refer to section 24.3.5, PWM Modes.




Figure 24.14 Example of Synchronous Operation

24.3.3 Buffer Operation

Buffer operation, provided for MTU0, MTU3, MTU4, MTU6, MTU7, and MTU8, enables TGRC and TGRD to be used as buffer registers. In MTU0, TGRF can also be used as a buffer register.
Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Note: MTU0.TGRE cannot be designated as an input capture register and can only operate as a compare match register.

Table 24.61 shows the register combinations used in buffer operation.

Table 24.61 Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
MTU0	TGRA	TGRC
	TGRB	TGRD
	TGRE	TGRF
MTU3	TGRA	TGRC
	TGRB	TGRD
MTU4	TGRA	TGRC
	TGRB	TGRD
MTU6	TGRA	TGRC
	TGRB	TGRD
MTU7	TGRA	TGRC
	TGRB	TGRD
MTU8	TGRA	TGRC
	TGRB	TGRD

- When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.
This operation is illustrated in Figure 24.15.




Figure 24.15 Compare Match Buffer Operation

- When TGR is an input capture register

When an input capture occurs, the value in TCNT is transferred to TGR and the value previously held in TGR is transferred to the buffer register.
This operation is illustrated in Figure 24.16.




Figure 24.16 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 24.17 shows an example of the buffer operation setting procedure.




Figure 24.17 Example of Buffer Operation Setting Procedure

(2) Examples of Buffer Operation

(a) When TGR is an Output Compare Register

Figure 24.18 shows an operation example in which PWM mode 1 has been designated for MTU0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, high output at compare match A, and low output at compare match B. In this example, the TTSA bit in TBTM is set to 0. As buffer operation has been set, when compare match A occurs, the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time compare match A occurs.
For details of PWM modes, refer to section 24.3.5, PWM Modes.




Figure 24.18 Example of Buffer Operation (1)

(b) When TGR is an Input Capture Register

Figure 24.19 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the MTIOCnA pin input capture input edge. (n = 0 to 4, 6, 7, 8)

As buffer operation has been set, when the TCNT value is transferred to TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 24.19 Example of Buffer Operation (2) (n = 0 to 4, 6, 7, 8)

(3) Selecting Timing for Transfer from Buffer Registers to Timer General Registers in Buffer Operation

The timing for transfer from buffer registers to timer general registers can be selected in PWM mode 1 or 2 for MTU0 or in PWM mode 1 for MTU3, MTU4, MTU6, and MTU7 by setting the buffer operation transfer mode registers (MTUn.TBTM (n = 0, 3, 4, 6, 7)). Either compare match (value after reset) or TCNT clearing can be selected for the transfer timing. TCNT clearing as transfer timing is one of the following cases.

- When TCNT overflows (FFFFh to 0000h)
- When 0000h is written to TCNT during counting
- When TCNT becomes 0000h under the condition specified in the CCLR[2:0] bits in TCR

Note: TBTM must be modified only while TCNT stops.

Figure 24.20 shows an operation example in which PWM mode 1 is designated for MTU0 and buffer operation is designated for MTU0.TGRA and MTU0.TGRC. The settings used in this example are MTU0.TCNT clearing by compare match B, high output at compare match A, and low output at compare match B. The TTSA bit in MTU0.TBTM is set to 1.




Figure 24.20 Example of Buffer Operation When MTU0.TCNT Clearing is Selected for MTU0.TGRC to MTU0.TGRA Transfer Timing

24.3.4 Cascaded Operation

In cascaded operation, two 16-bit counters in different channels are used together as a 32-bit counter.
There are two functions for connecting MTU1 and MTU2 to use as a 32-bit counter: cascade connection to be set when the MTU1.TMDR3.LWA bit is 0, and cascade connection 32-bit phase counting mode to be set when the MTU1.TMDR3.LWA bit is 1. For details on cascade connection 32-bit phase counting mode, refer to section 24.3.6.2, Cascade Connection 32-Bit Phase Counting Mode. This section describes the cascade connection function to be set when the MTU1.TMDR3.LWA bit is 0.
This function operates when the MTU1.TMDR3.LWA bit is set to 0 and the MTU1.TCR.TPSC[2:0] bits are set so that MTU1.TCNT counts at an overflow/underflow of MTU2.TCNT. Underflow occurs only when the MTU2 to which the lower 16 bits allocated is in phase counting mode.
Table 24.62 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for MTU1, the count clock setting is invalid and the counters operate independently in phase counting mode.

Table 24.62 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
MTU1 and MTU2	MTU1.TCNT	MTU2.TCNT

For simultaneous input capture of MTU1.TCNT and MTU2.TCNT during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). The input-capture condition is of edges in the signal produced by taking the logical OR of the input level on the main input pin and the input level on the added input pin. Accordingly, if either is at the high level, a change in the level of the other will not produce an edge for detection. For details, refer to (4), Cascaded Operation Example (c). For input capture in cascade connection, refer to section 24.6.21, Simultaneous Input Capture in MTU1.TCNT and MTU2.TCNT in Cascade Connection.
Table 24.63 shows the TICCR setting and input capture input pins.

Table 24.63 TICCR Setting and Input Capture Input Pins

Target Input Capture	TICCR Setting	Input Capture Input Pin
Input capture from MTU1.TCNT to MTU1.TGRA	I2AE bit = 0 (Initial value)	MTIOC1A
	I2AE bit = 1	MTIOC1A, MTIOC2A
Input capture from MTU1.TCNT to MTU1.TGRB	I2BE bit = 0 (Initial value)	MTIOC1B
	I2BE bit = 1	MTIOC1B, MTIOC2B
Input capture from MTU2.TCNT to MTU2.TGRA	I1AE bit = 0 (Initial value)	MTIOC2A
	I1AE bit = 1	MTIOC2A, MTIOC1A
Input capture from MTU2.TCNT to MTU2.TGRB	I1BE bit = 0 (Initial value)	MTIOC2B
	I1BE bit = 1	MTIOC2B, MTIOC1B

(1) Example of Cascaded Operation Setting Procedure

Figure 24.21 shows an example of the cascaded operation setting procedure.




Figure 24.21 Cascaded Operation Setting Procedure

(2) Cascaded Operation Example (a)

Figure 24.22 shows the operation when MTU1.TCNT is set for counting at MTU2.TCNT overflow/underflow and MTU2 is set for phase counting mode 1 while MTU1.TCNT and MTU2.TCNT are cascaded.
MTU1.TCNT is incremented by MTU2.TCNT overflow and decremented by MTU2.TCNT underflow.




Figure 24.22 Cascaded Operation Example (a)

(3) Cascaded Operation Example (b)

Figure 24.23 illustrates the operation when MTU1.TCNT and MTU2.TCNT have been cascaded and the I2AE bit in TICCR has been set to 1 to include the MTIOC2A pin in the MTU1.TGRA input capture conditions. In this example, the MTU1.TIOR.IOA[3:0] bits have selected the MTIOC1A rising edge for the input capture timing while the MTU2.TIOR.IOA[3:0] bits have selected the MTIOC2A rising edge for the input capture timing.
Under these conditions, the rising edge of both MTIOC1A and MTIOC2A is used for the MTU1.TGRA input capture condition. For the MTU2.TGRA input capture condition, the MTIOC2A rising edge is used.





Figure 24.23 Cascaded Operation Example (b)

(4) Cascaded Operation Example (c)

Figure 24.24 illustrates the operation when MTU1.TCNT and MTU2.TCNT have been cascaded and the TICCR.I2AE and I1AE bits have been set to 1 to include the MTIOC2A and MTIOC1A pins in the MTU1.TGRA and MTU2.TGRA input capture conditions, respectively. In this example, the IOA[3:0] bits in both MTU1.TIOR and MTU2.TIOR have selected both the rising and falling edges for the input capture timing. Under these conditions, the ORed result of MTIOC1A and MTIOC2A input is used for the MTU1.TGRA and MTU2.TGRA input capture conditions.



Note 1. When either of the input signals is driven high, the selected edge of the other cannot act as the input capture condition.

Figure 24.24 Cascaded Operation Example (c)

(5) Cascaded Operation Example (d)

Figure 24.25 illustrates the operation when MTU1.TCNT and MTU2.TCNT have been cascaded and the TICCR.I2AE bit has been set to 1 to include the MTIOC2A pin in the MTU1.TGRA input capture conditions. In this example, the IOA[3:0] bits in MTU1.TIOR have selected occurrence of MTU0.TGRA compare match or input capture for the input capture timing while the IOA[3:0] bits in MTU2.TIOR have selected the MTIOC2A rising edge for the input capture timing.

Under these conditions, as MTU1.TIOR has selected occurrence of MTU0.TGRA compare match or input capture for the input capture timing, the MTIOC2A edge is not used for MTU1.TGRA input capture condition although the I2AE bit in TICCR has been set to 1.




Figure 24.25 Cascaded Operation Example (d)

24.3.5 PWM Modes

PWM modes are provided to output PWM waveforms from the external pins. The output level can be selected as low, high, or toggle output in response to a compare match of each TGR.
PWM waveforms in the range of 0% to 100% duty cycle can be output according to the TGR settings.
By designating TGR compare match as the counter clearing source, the PWM period can be specified in that register.
Every channel except MTU5 and MTU8 can be set to PWM mode independently. Channels set to PWM mode can perform synchronous operation with each other or other channels set to any other mode.
There are two PWM modes as described below.

(a) PWM Mode 1

PWM waveforms are output from the MTIOCnA and MTIOCnC pins by pairing TGRA with TGRB and TGRC with TGRD. The levels specified by the TIOR.IOA[3:0] and IOC[3:0] bits are output from the MTIOCnA and MTIOCnC pins at compare matches A and C, and the level specified by the TIOR.IOB[3:0] and IOD[3:0] bits are output at compare matches B and D (n = 0 to 4, 6, 7). The initial output value is set in TGRA or TGRC. If the values set in paired TGRs are identical, the output value does not change even when a compare match occurs.
In PWM mode 1, PWM waveforms in up to 12 phases can be output.

(b) PWM Mode 2

PWM waveform output is generated using one TGR as the period register and the others as duty registers. The level specified in TIOR is output at compare matches. Upon counter clearing by a period register compare match, the initial value set in TIOR is output from each pin. If the values set in the period and duty registers are identical, the output value does not change even when a compare match occurs.
Up to eight phases of PWM waveforms can be output by combining synchronous clearing of channels that cannot be set to PWM mode 2 as synchronous operation.
The correspondence between PWM output pins and registers is shown in Table 24.64.

Table 24.64 PWM Output Registers and Output Pins

		Output Pins	
Channel	**Register**	**PWM Mode 1**	**PWM Mode 2**
MTU0	TGRA	MTIOC0A	MTIOC0A
	TGRB		MTIOC0B
	TGRC	MTIOC0C	MTIOC0C
	TGRD		MTIOC0D
MTU1	TGRA	MTIOC1A	MTIOC1A
	TGRB		MTIOC1B
MTU2	TGRA	MTIOC2A	MTIOC2A
	TGRB		MTIOC2B
MTU3	TGRA	MTIOC3A	Setting prohibited
	TGRB		
	TGRC	MTIOC3C	
	TGRD		
MTU4	TGRA	MTIOC4A	
	TGRB		
	TGRC	MTIOC4C	
	TGRD		
MTU6	TGRA	MTIOC6A	
	TGRB		
	TGRC	MTIOC6C	
	TGRD		
MTU7	TGRA	MTIOC7A	
	TGRB		
	TGRC	MTIOC7C	
	TGRD		

Note: In PWM mode 2, PWM waveform output is not possible for the TGR register in which the PWM period is set.

(1) Example of PWM Mode Setting Procedure

Figure 24.26 shows an example of the PWM mode setting procedure.




Figure 24.26 Example of PWM Mode Setting Procedure

(2) Examples of PWM Mode Operation

Figure 24.27 shows an example of operation in PWM mode 1.
In this example, TGRA compare match is set as the TCNT clearing source, 0 is set as the initial output value and output value for TGRA, and 1 is set as the output value for TGRB.
In this case, the value set in TGRA is used as the period, and the value set in TGRB is used as the duty ratio.




Figure 24.27 Example of PWM Mode 1 Operation (n = 0 to 4, 6, 7)

Figure 24.28 shows an example of operation in PWM mode 2.
In this example, synchronous operation is designated for MTU0 and MTU1, MTU1.TGRB compare match is set as the TCNT clearing source, and low is set as the initial output value and high as the output value for the other TGR registers (MTU0.TGRA to MTU0.TGRD and MTU1.TGRA), outputting 5-phase PWM waveforms.
In this case, the value set in MTU1.TGRB is used as the period, and the values set in the other TGRs are used as the duty ratio.




Figure 24.28 Example of PWM Mode 2 Operation

Figure 24.29 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode 1.
In this example, TGRA compare match is set as the TCNT clearing source, a low level is set as the initial output value and output value for TGRA, and a high level is set as the output value for TGRB.




Figure 24.29 Examples of PWM Mode Operation (PWM Waveform Output with 0% Duty and 100% Duty) (n = 0 to 4, 6, 7)

24.3.6 Phase Counting Mode

There are two phase counting modes: 16-bit phase counting mode in which MTU1 and MTU2 operate independently, and cascade connection 32-bit phase counting mode in which MTU1 and MTU2 are cascaded.
In phase counting mode, the phase difference between two external input clocks is detected and the corresponding TCNT is incremented or decremented.
Two external clock input pins for each phase counting mode are not affected by the settings of TCR.TPSC[2:0], TCR2.TPSC2[2:0], and CKEG[1:0]. The two external clock input pins used in 16-bit phase counting mode and cascade connection 32-bit phase counting mode of MTU2 can be selected by MTU1.TMDR3.PHCKSEL. In a phase counting mode other than 16-bit phase counting mode and cascade connection 32-bit phase counting mode of MTU2, MTCLKA and MTCLKB are selected for A-phase and B-phase, respectively. In phase counting mode, the external clock pins MTCLKA, MTCLKB, MTCLKC, and MTCLKD are used for two-phase encoder pulse input.
Table 24.65 lists the external clock input pins to be connected in each phase counting mode.

Table 24.65 Clock Input Pins in Phase Counting Mode

		External Clock Input Pins	
Phase Counting Mode	**TMDR3.PHCKSEL bit**	**A-Phase**	**B-Phase**
MTU1 16-bit phase counting mode	x (Don't care)	MTCLKA	MTCLKB
MTU2 16-bit phase counting mode	0	MTCLKA	MTCLKB
	1 (initial value)	MTCLKC	MTCLKD
Cascade connection 32-bit phase counting mode	0	MTCLKA	MTCLKB
	1 (initial value)	MTCLKC	MTCLKD

24.3.6.1 16-Bit Phase Counting Mode

When the MTU1.TMDR3.LWA is 0, 16-bit phase counting mode can be set individually for MTU1 and MTU2.
In 16-bit phase counting mode, the phase difference between two external input clocks is detected and the 16-bit counter TCNT of the corresponding channel is incremented or decremented.
When 16-bit phase counting mode is specified, an external clock is selected as the count clock and TCNT operates as an up-counter/down-counter regardless of the setting of TCR.TPSC[2:0], TCR2.TPSC2[2:0], and CKEG[1:0]. However, the functions of TCR.CCLR[1:0],TIOR, TIER, and TGR are enabled, and input capture/compare match and interrupt functions can be used.
These external input pins can be used for two-phase encoder pulse input.
When an overflow occurs while TCNT is counting up and the corresponding TIER.TCIEV bit is 1, a TCIV interrupt is generated. When an underflow occurs while TCNT is counting down and the corresponding TIER.TCIEU bit is 1, a TCIU interrupt is generated.
The TSR.TCFD flag is the count direction flag. Read the TCFD flag to check whether TCNT is counting up and down.

(1) Example of 16-Bit Phase Counting Mode Setting Procedure

Figure 24.30 shows an example of the phase counting mode setting procedure.




Figure 24.30 Example of 16-Bit Phase Counting Mode Setting Procedure

(2) Examples of 16-Bit Phase Counting Mode Operation

In phase counting mode, TCNT is incremented or decremented according to the phase difference between two external clocks. There are five modes according to the count conditions. Each mode operates under the condition PHCKSEL = 1, which means the phase clock for MTU1 is input from MTCLKA or MTCLKB and that for MTU2 is input from MTCLKC or MTCLKD.

(a) Phase Counting Mode 1

Figure 24.31 shows an example of operation in phase counting mode 1, and Table 24.66 summarizes the TCNT up-counting and down-counting conditions.




Figure 24.31 Example of Operation in Phase Counting Mode 1

Table 24.66 Up-Counting and Down-Counting Conditions in Phase Counting Mode 1

MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
High	↑	Up-counting
Low	↓	
↑	Low	
↓	High	
High	↓	Down-counting
Low	↑	
↑	High	
↓	Low	

↑ : Rising edge

↓ : Falling edge

(b) Phase Counting Mode 2

Figure 24.32 to Figure 24.34 show the examples of operation in phase counting mode 2 and Table 24.67 summarizes the TCNT up-counting and down-counting conditions.




Figure 24.32 Example of Operation in Phase Counting Mode 2 (When MTUn.TCR2.PCB[1:0] = 00b (n = 1, 2))




Figure 24.33 Example of Operation in Phase Counting Mode 2 (When MTUn.TCR2.PCB[1:0] = 01b (n = 1, 2))




Figure 24.34 Example of Operation in Phase Counting Mode 2 (When MTUn.TCR2.PCB[1:0] = 1xb (n = 1, 2))

Table 24.67 Up-Counting and Down-Counting Conditions in Phase Counting Mode 2

PCB[1:0]	MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
00b	High	↑	Not counted (Don't care)
	Low	↓	
	↑	Low	
	↓	High	Up-counting
	High	↓	Not counted (Don't care)
	Low	↑	
	↑	High	
	↓	Low	Down-counting
01b	High	↑	Not counted (Don't care)
	Low	↓	
	↑	Low	Down-counting
	↓	High	Not counted (Don't care)
	High	↓	
	Low	↑	
	↑	High	Up-counting
	↓	Low	Not counted (Don't care)
1xb	High	↑	Not counted (Don't care)
	Low	↓	
	↑	Low	Down-counting
	↓	High	Up-counting
	High	↓	Not counted (Don't care)
	Low	↑	
	↑	High	Up-counting
	↓	Low	Down-counting

↑ : Rising edge

↓ : Falling edge

(c) Phase Counting Mode 3

Figure 24.35 to Figure 24.37 show the examples of operation in phase counting mode 3 and Table 24.68 summarizes the TCNT up-counting and down-counting conditions.




Figure 24.35 Example of Operation in Phase Counting Mode 3 (When MTUn.TCR2.PCB[1:0] = 00b (n = 1, 2))




Figure 24.36 Example of Operation in Phase Counting Mode 3 (When MTUn.TCR2.PCB[1:0] = 01b (n = 1, 2))




Figure 24.37 Example of Operation in Phase Counting Mode 3 (When MTUn.TCR2.PCB[1:0] = 1xb (n = 1, 2))

Table 24.68 Up-Counting and Down-Counting Conditions in Phase Counting Mode 3

PCB[1:0]	MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
00b	High	↑	Not counted (Don't care)
	Low	↓	
	↑	Low	
	↓	High	Up-counting
	High	↓	Down-counting
	Low	↑	Not counted (Don't care)
	↑	High	
	↓	Low	
01b	High	↑	Down-counting
	Low	↓	Not counted (Don't care)
	↑	Low	
	↓	High	
	High	↓	
	Low	↑	
	↑	High	Up-counting
	↓	Low	Not counted (Don't care)
1xb	High	↑	Down-counting
	Low	↓	Not counted (Don't care)
	↑	Low	
	↓	High	Up-counting
	High	↓	Down-counting
	Low	↑	Not counted (Don't care)
	↑	High	Up-counting
	↓	Low	Not counted (Don't care)

↑ : Rising edge

↓ : Falling edge

(d) Phase Counting Mode 4

Figure 24.38 shows an example of operation in phase counting mode 4, and Table 24.69 summarizes the TCNT up-counting and down-counting conditions.




Figure 24.38 Example of Operation in Phase Counting Mode 4

Table 24.69 Up-Counting and Down-Counting Conditions in Phase Counting Mode 4

MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
High	↑	Up-counting
Low	↓	
↑	Low	Not counted (Don't care)
↓	High	
High	↓	Down-counting
Low	↑	
↑	High	Not counted (Don't care)
↓	Low	

↑ : Rising edge

↓ : Falling edge

(e) Phase Counting Mode 5

Figure 24.39 and Figure 24.40 show the examples of operation in phase counting mode 5 and Table 24.70 summarizes the TCNT up-counting and down-counting conditions.




Figure 24.39 Example of Operation in Phase Counting Mode 5 (When MTUn.TCR2.PCB[1:0] = 0xb (n = 1, 2))




Figure 24.40 Example of Operation in Phase Counting Mode 5 (When MTUn.TCR2.PCB[1:0] = 1xb (n = 1, 2))

Table 24.70 Up-Counting and Down-Counting Conditions in Phase Counting Mode 5

PCB[1:0]	MTCLKA (MTU1) MTCLKC (MTU2)	MTCLKB (MTU1) MTCLKD (MTU2)	Operation
0xb	High	↑	Not counted (Don't care)
	Low	↓	
	↑	Low	
	↓	High	Up-counting
	High	↓	Not counted (Don't care)
	Low	↑	
	↑	High	
	↓	Low	Up-counting
1xb	High	↑	Not counted (Don't care)
	Low	↓	Up-counting
	↑	Low	Not counted (Don't care)
	↓	High	
	High	↓	Up-counting
	Low	↑	Not counted (Don't care)
	↑	High	
	↓	Low	

↑ : Rising edge

↓ : Falling edge

(3) 16-Bit Phase Counting Mode Application Example

Figure 24.41 shows an example in which MTU1 is in phase counting mode, and MTU1 is coupled with MTU0 to input 2-phase encoder pulses of a servo motor in order to detect position or speed.
MTU1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to MTCLKA and MTCLKB.
In MTU0, MTU0.TGRC compare match is specified as the TCNT clearing source and MTU0.TGRA and MTU0.TGRC are used for the compare match function and are set with the speed control period and position control period.
MTU0.TGRB is used for input capture, with MTU0.TGRB and MTU0.TGRD operating in buffer mode. The MTU1 count clock is designated as the MTU0.TGRB input capture source, and the widths of 2-phase encoder 4-multiplication pulses are detected.
MTU1.TGRA and MTU1.TGRB for MTU1 are designated for the input capture function and MTU0.TGRA and MTU0.TGRC compare matches in MTU0 are selected as the input capture sources to store the up/down-counter values for the control periods.
This procedure enables the accurate detection of position and speed.




Figure 24.41 16-Bit Phase Counting Mode Application Example

24.3.6.2 Cascade Connection 32-Bit Phase Counting Mode

When MTU1 is set to phase counting mode by setting MTU1.TMDR3.LWA = 1, MTU1 and MTU2 are connected to operate in cascade connection 32-bit phase counting mode as shown in Figure 24.42. When this mode is used, the TCR, TCR2, TIOR, TIER, TGR, and TSR registers are controlled by MTU1 and the settings of MTU2 are disabled. Refer to Figure 24.43 for the procedure for setting cascade connection 32-bit phase counting mode.

In this mode, three-phase (A, B, and Z) signals can be input. As an encoder pulse signal, the external input phase clocks MTCLKA and MTCLKB or MTCLKC and MTCLKD can be selected for A-phase and B-phase, and MTIOC1A can be selected for Z-phase, respectively. Refer to Table 24.69 for selecting external clock input of A-phase and B-phase. A counter event is generated using an A-phase or B-phase pulse and counted by the 32-bit counter MTU1.TCNTLW.

An input capture can also be generated using a Z-phase signal; thus angular velocity can be measured using the captured value in the general register.

Furthermore, MTU8 can be used as a channel for measuring a 1-ms interval, and a compare match signal can be output at a 1-ms interval to the MTU1 and MTU2, which operate in cascade connection 32-bit phase counting mode. That is, a compare match signal of MTU8 is used as a capture signal of MTU1 and MTU2, and the number of A-phase and B-phase pulses for a 1-ms period can be measured.

When MTU0 or MTU5 is specified as the channel for measuring a Z-phase signal pulse, the compare match signal of the MTU8.TGRC register can be output as a capture signal or clear signal to MTU0 or MTU5, thus the Z-phase count at a 1-ms interval can be measured.

In addition, a counter event signal of combined MTU1 and MTU2 can be used as a capture signal of the MTU8.TGRD register, and measurement can be performed including the intervals of A, B, or both phase pulses. In this case, the MTU8.TGRD register should be set to buffer operation.

Refer to section 24.3.4, Cascaded Operation, for details on the cascade connection function for connecting MTU1 and MTU2 in a mode other than cascade connection 32-bit phase counting mode.




Figure 24.42 Block Diagram for Operation in Cascade Connection 32-Bit Phase Counting Mode

(1) Example of Setting Cascade Connection 32-Bit Phase Counting Mode

Figure 24.43 shows an example of the procedure for setting cascade connection 32-bit phase counting mode.




Figure 24.43 Procedure for Setting Cascade Connection 32-Bit Phase Counting Mode

24.3.7 Reset-Synchronized PWM Mode

In the reset-synchronized PWM mode, six phases of positive and negative PWM waveforms (12 phases in total) that share a common wave transition point can be output by combining MTU3 and MTU4 and MTU6 and MTU7.
When set for reset-synchronized PWM mode, the MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, and MTIOC7D pins function as PWM output pins and timer counters 3 and 6 (MTU3.TCNT and MTU6.TCNT) functions as an up-counter.
Table 24.71 shows the PWM output pins used. Table 24.72 shows the settings of the registers.

Table 24.71 Output Pins for Reset-Synchronized PWM Mode


Channel	Output Pin	Description
MTU3	MTIOC3B	PWM output pin 1
	MTIOC3D	PWM output pin 1' (negative-phase waveform of PWM output 1)
MTU4	MTIOC4A	PWM output pin 2
	MTIOC4C	PWM output pin 2' (negative-phase waveform of PWM output 2)
	MTIOC4B	PWM output pin 3
	MTIOC4D	PWM output pin 3' (negative-phase waveform of PWM output 3)
MTU6	MTIOC6B	PWM output pin 4
	MTIOC6D	PWM output pin 4' (negative-phase waveform of PWM output 4)
MTU7	MTIOC7A	PWM output pin 5
	MTIOC7C	PWM output pin 5' (negative-phase waveform of PWM output 5)
	MTIOC7B	PWM output pin 6
	MTIOC7D	PWM output pin 6' (negative-phase waveform of PWM output 6)

Table 24.72 Register Settings for Reset-Synchronized PWM Mode

Register	Setting
MTU3.TCNT	Initial setting (0000h)
MTU4.TCNT	Initial setting (0000h)
MTU3.TGRA	Set the count period for MTU3.TCNT
MTU3.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC3B and MTIOC3D pins
MTU4.TGRA	Set the transition point of the PWM waveform to be output from the MTIOC4A and MTIOC4C pins
MTU4.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC4B and MTIOC4D pins
MTU6.TCNT	Initial setting (0000h)
MTU7.TCNT	Initial setting (0000h)
MTU6.TGRA	Set the count period for MTU6.TCNT
MTU6.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC6B and MTIOC6D pins
MTU7.TGRA	Set the transition point of the PWM waveform to be output from the MTIOC7A and MTIOC7C pins
MTU7.TGRB	Set the transition point of the PWM waveform to be output from the MTIOC7B and MTIOC7D pins

(1) Example of Procedure for Setting Reset-Synchronized PWM Mode

Figure 24.44 shows an example of procedure for setting the reset-synchronized PWM mode.



[1] Set the TSTRA.CST3 (TSTRB.CST6) and TSTRA.CST4 (TSTRB.CST7) bits to 0 to stop the TCNT count operation. Specify the reset-synchronized PWM mode while MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT) are stopped.

[2] Set the TCR.TPSC[2:0] and TCR.CKEG[1:0] bits of MTU3 (MTU6) to select the count clock source and clock edge for MTU3 (MTU6). Set the TCR.CCLR[2:0] bits to select TGRA compare match as the counter clear source.

[3] To control a brushless DC motor, set the TGCRA.BDC bit and set the feedback signal input source and output chopping or gate signal direct output (only when MTU3 and MTU4 are used).

[4] Set MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT) to 0000h.

[5] MTU3.TGRA (MTU6.TGRA) is the period register. Set the PWM period in MTU3.TGRA (MTU6.TGRA).
Set the PWM output transition timing in MTU3.TGRB (MTU6.TGRB), MTU4.TGRA (MTU7.TGRA), and MTU4.TGRB (MTU7.TGRB).
Note that the setting values should be within the range of compare match with MTU3.TCNT (MTU6.TCNT).

X ≤ MTU3.TGRA (X: Set value)

[6] Set the PSYE bit in the TOCR1A (TOCR1B) register to enable or disable toggle output synchronized with the PWM period, and set the OLSP and OLSN bits to select the PWM output level.
When specifying the PWM output level using the TOCR2A (TOCR2B) and TOLBRA (TOLBRB) in buffer operation, refer to Timer Output Level Buffer Registers (TOLBRA and TOLBRB).

[7] Set the MD[3:0] bits in MTU3.TMDR1 (MTU6.TMDR1) register to 1000b to select the reset-synchronized PWM mode. Specify the buffer operation (BFA = 1) of the MTU3.TGRA (MTU6.TGRA) register and the buffer operation (BFB = 1) of the MTU3.TGRB (MTU6.TGRB) register when necessary. Set the MTU4.TMDR1 (MTU7.TMDR1) register to the initial value (normal operation; BFA = 0 and BFB = 0).

[8] Set the TOERA (TOERB) register to enable or disable output from the PWM output pin. Then, set the MTU3.TIORH (MTU6.TIORH), MTU3.TIORL (MTU6.TIORL), MTU4.TIORH (MTU7.TIORH), and MTU4.TIORL (MTU7.TIORL) registers to 00h.

[9] Set the MPU and the port mode register (PMR) of the I/O ports.

[10] Set the TSTRA.CST3 (TSTRB.CST6) bit to 1 to start count operation.

Note: The output waveform starts to toggle at the point of MTU3.TCNT (MTU6.TCNT) = MTU3.TGRA (MTU6.TGRA) = X by setting X = MTU3.TGRA (MTU6.TGRA), i.e., period = duty ratio.

Figure 24.44 Procedure for Selecting Reset-Synchronized PWM Mode

(2) Example of Reset-Synchronized PWM Mode Operation

Figure 24.45 shows an example of operation in the reset-synchronized PWM mode.
MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) operate as up-counters. The counters are cleared when a compare match occurs between MTU3.TCNT (MTU6.TCNT) and MTU3.TGRA (MTU6.TGRA), and then begin incrementing from 0000h. The output from the PWM pins toggles every time a compare match occurs in MTU3.TGRB (MTU6.TGRB), MTU4.TGRA (MTU7.TGRA), and MTU4.TGRB (MTU7.TGRB) and the counters are cleared.




Figure 24.45 Example of Reset-Synchronized PWM Mode Operation (When OLSN = 1 and OLSP = 1 in MTU3.TOCR1 and MTU4.TOCR1)

24.3.8 Complementary PWM Mode

In complementary PWM mode, dead time can be set for PWM waveforms to be output. The dead time is the period during which the upper and lower arm transistors are set to the inactive level in order to prevent short-circuiting of the arms.
Six positive-phase and six negative-phase PWM waveforms (12 phases in total) with dead time can be output by combining MTU3/ MTU4 and MTU6/MTU7. PWM waveforms without dead time can also be output.
In complementary PWM mode, MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7B, MTIOC7C, and MTIOC7D pins function as PWM output pins, and the MTIOC3A and MTIOC6A pins can be set for toggle output synchronized with the PWM period.
MTU3.TCNT, MTU4.TCNT, MTU6.TCNT, and MTU7.TCNT function as up/down-counters.
Table 24.73 shows the PWM output pins used. Table 24.74 shows the settings of the registers used.
A function to directly cut off the PWM output by using an external signal is supported as a port function.

Table 24.73 Output Pins for Complementary PWM Mode

Channel	Output Pin	Description
MTU3	MTIOC3A	Toggle output synchronized with PWM period (or I/O port)
	MTIOC3B	PWM output pin 1
	MTIOC3C	I/O port*1
	MTIOC3D	PWM output pin 1' (negative-phase waveform output of PWM output 1)
MTU4	MTIOC4A	PWM output pin 2
	MTIOC4C	PWM output pin 2' (negative-phase waveform output of PWM output 1)
	MTIOC4B	PWM output pin 3
	MTIOC4D	PWM output pin 3' (negative-phase waveform output of PWM output 1)
MTU6	MTIOC6A	Toggle output synchronized with PWM period (or I/O port)
	MTIOC6B	PWM output pin 4
	MTIOC6C	I/O port*1
	MTIOC6D	PWM output pin 4' (negative-phase waveform output of PWM output 4)
MTU7	MTIOC7A	PWM output pin 5
	MTIOC7C	PWM output pin 5' (negative-phase waveform output of PWM output 5)
	MTIOC7B	PWM output pin 6
	MTIOC7D	PWM output pin 6' (negative-phase waveform output of PWM output 6)

Note 1. Avoid setting the MTIOC3C and MTIOC6C pins as timer I/O pins in complementary PWM mode.

Table 24.74 Register Settings for Complementary PWM Mode (1/2)

Channel	Counter/ Register	Description	Read/Write from CPU
MTU3	TCNT	Starts up-counting from the value set in the dead time register	Maskable by TRWERA setting*1
	TGRA	Set MTU3.TCNT upper limit value (1/2 carrier period + dead time)	Maskable by TRWERA setting*1
	TGRB	PWM output 1 compare register	Maskable by TRWERA setting*1
	TGRC	MTU3.TGRA buffer register	Readable/writable
	TGRD	PWM output 1/MTU3.TGRB buffer register	Readable/writable
	TGRE	MTU3.TGRB buffer register B (when double buffer function is used)	Readable/writable
MTU4	TCNT	Starts up-counting after being initialized to 0000h	Maskable by TRWERA setting*1
	TGRA	PWM output 2 compare register	Maskable by TRWERA setting*1
	TGRB	PWM output 3 compare register	Maskable by TRWERA setting*1
	TGRC	PWM output 2/MTU4.TGRA buffer register	Readable/writable
	TGRD	PWM output 3/MTU4.TGRB buffer register	Readable/writable
	TGRE	MTU4.TGRA buffer register B (when double buffer function is used)	Readable/writable
	TGRF	MTU4.TGRB buffer register B (when double buffer function is used)	Readable/writable
MTU6	TCNT	Starts up-counting from the value set in the dead time register	Maskable by TRWERB setting*2
	TGRA	Set MTU6.TCNT upper limit value (1/2 carrier period + dead time)	Maskable by TRWERB setting*2
	TGRB	PWM output 4 compare register	Maskable by TRWERB setting*2
	TGRC	MTU6.TGRA buffer register	Readable/writable
	TGRD	PWM output 4/MTU6.TGRB buffer register	Readable/writable
	TGRE	MTU6.TGRB buffer register B (when double buffer function is used)	Readable/writable
MTU7	TCNT	Starts up-counting after being initialized to 0000h	Maskable by TRWERB setting*2
	TGRA	PWM output 5 compare register	Maskable by TRWERB setting*2
	TGRB	PWM output 6 compare register	Maskable by TRWERB setting*2
	TGRC	PWM output 5/MTU7.TGRA buffer register	Readable/writable
	TGRD	PWM output 6/MTU7.TGRB buffer register	Readable/writable
	TGRE	MTU7.TGRA buffer register B (when double buffer function is used)	Readable/writable
	TGRF	MTU7.TGRB buffer register B (when double buffer function is used)	Readable/writable

Note 1. Access can be enabled or disabled according to the setting in TRWERA (timer read/write enable register A).
Note 2. Access can be enabled or disabled according to the setting in TRWERB (timer read/write enable register B).

Table 24.75 Register Settings for Complementary PWM Mode (2/2)

Channel	Counter/ Register	Description	Read/Write from CPU
Timer dead time data register A (TDDRA)		Set MTU4.TCNT and MTU3.TCNT offset value (dead time value)	Maskable by TRWERA setting*1
Timer dead time data register B (TDDRB)		Set MTU7.TCNT and MTU6.TCNT offset value (dead time value)	Maskable by TRWERB setting *2
Timer period data register A (TCDRA)		Set MTU4.TCNT upper limit value (1/2 carrier period)	Maskable by TRWERA setting*1
Timer period data register B (TCDRB)		Set MTU7.TCNT upper limit value (1/2 carrier period)	Maskable by TRWERB setting*2
Timer period buffer register A (TCBRA)		TCDRA buffer register	Readable/writable
Timer period buffer register B (TCBRB)		TCDRB buffer register	Readable/writable
Subcounter A (TCNTSA)		Subcounter A for dead time generation	Read-only
Subcounter B (TCNTSB)		Subcounter B for dead time generation	Read-only
Temporary register 1A (TEMP1A)		PWM output 1/MTU3.TGRB temporary register A	Not readable/writable
Temporary register 1B (TEMP1B)		PWM output 1/MTU3.TGRB temporary register B (when double buffer function is used)	Not readable/writable
Temporary register 2A (TEMP2A)		PWM output 2/MTU4.TGRA temporary register A	Not readable/writable
Temporary register 2B (TEMP2B)		PWM output 2/MTU4.TGRA temporary register B (when double buffer function is used)	Not readable/writable
Temporary register 3A (TEMP3A)		PWM output 3/MTU4.TGRB temporary register A	Not readable/writable
Temporary register 3B (TEMP3B)		PWM output 3/MTU4.TGRB temporary register B (when double buffer function is used)	Not readable/writable
Temporary register 4A (TEMP4A)		PWM output 4/MTU6.TGRB temporary register A	Not readable/writable
Temporary register 4B (TEMP4B)		PWM output 4/MTU6.TGRB temporary register B (when double buffer function is used)	Not readable/writable
Temporary register 5A (TEMP5A)		PWM output 5/MTU7.TGRA temporary register A	Not readable/writable
Temporary register 5B (TEMP5B)		PWM output 5/MTU7.TGRA temporary register B (when double buffer function is used)	Not readable/writable
Temporary register 6A (TEMP6A)		PWM output 6/MTU7.TGRB temporary register A	Not readable/writable
Temporary register 6B (TEMP6B)		PWM output 6/MTU7.TGRB temporary register B (when double buffer function is used)	Not readable/writable

Note 1. Access can be enabled or disabled according to the setting in TRWERA (timer read/write enable register A).
Note 2. Access can be enabled or disabled according to the setting in TRWERB (timer read/write enable register B).




Figure 24.46 Block Diagram of MTU3 and MTU4 in Complementary PWM Mode





Figure 24.47 Block Diagram of MTU6 and MTU7 in Complementary PWM Mode

(1) Example of Complementary PWM Mode Setting Procedure

Figure 24.48 shows an example of the complementary PWM mode setting procedure.



[1] Set the TSTRA.CST3 (TSTRB.CST6) and TSTRA.CST4 (TSTRB.CST7) bits to 0 to stop the TCNT count operation.
Specify complementary PWM mode while MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT) are stopped.

[2] Set the TCR.TPSC[2:0] and TCR.CKEG[1:0] bits of MTU3 and MTU4 (MTU6 and MTU7) to select the same count clock source and clock edge for MTU3 and MTU4 (MTU6 and MTU7).
Set the TCR.CCLR[2:0] bits only when restarting by synchronous clearing with another channel during complementary PWM operation.

[3] To control a brushless DC motor, set the TGCRA.BDC bit and set the feedback signal input source and output chopping or gate signal direct output (only when MTU3 and MTU4 are used).

[4] Set the dead time in MTU3.TCNT (MTU6.TCNT). Set MTU4.TCNT (MTU7.TCNT) to 0000h.

[5] Make this setting only when restarting by synchronous clearing with another channel during complementary PWM mode operation. In this case, set the TSYRA register (TSYRB) to synchronize the channel generating the synchronous clear with MTU3 and MTU4 (MTU6 and MTU7).

[6] When MTU3 and MTU6 are used, set the PWM output duty ratio in the duty registers (MTU3.TGRB, MTU4.TGRA, and MTU4.TGRB) and buffer registers (MTU3.TGRD, MTU4.TGRC, and MTU4.TGRD).
Be sure to set the same value in each pair of the duty registers (MTU3.TGRD, MTU4.TGRC, and MTU4.TGRD) and buffer registers (MTU3.TGRB, MTU4.TGRA, and MTU4.TGRB).
Only when the double buffer function is used, set the PWM output duty value – 1 in the buffer registers (MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF).
When MTU6 and MTU7 are used, set the value to the following registers:
Duty registers (MTU6.TGRB, MTU7.TGRA, and MTU7.TGRB)
Buffer registers (MTU6.TGRD, MTU7.TGRC, and MTU7.TGRD)
Buffer registers when the double buffer function is used (MTU6.TGRE, MTU7.TGRE, and MTU7.TGRF)

[7] This setting is necessary only when no dead time should be generated. Make appropriate settings in the TDERA (TDERB) register so that no dead time generated.

[8] Set the dead time in the TDDRA (TDDRB) register, 1/2 the PWM period in the TCDRA (TCDRB) register and TCBRA (TCBRB) register, and 1/2 the PWM period plus the dead time in MTU3.TGRA (MTU6.TGRA) and MTU3.TGRC (MTU6.TGRC).
When no dead time generation is selected, set 1 in the TDDRA (TDDRB) register and 1/2 the PWM period + 1 in MTU3.TGRA (MTU6.TGRA) and MTU3.TGRC (MTU6.TGRC).

[9] Set the PSYE bit in the TOCR1A (TOCR1B) register to enable or disable toggle output synchronized with the PWM period, and set the OLSP and OLSN bits to select the PWM output level.
When specifying the PWM output level using the TOCR2A (TOCR2B) and TOLBRA (TOLBRA) in buffer operation, refer to Timer Output Level Buffer Registers (TOLBRA and TOLBRB).

[10] Select complementary PWM mode in MTU3.TMDR1 (MTU6.TMDR1). Specify the buffer operation (BFA = 1) of MTU3.TGRA (MTU6.TGRA) and the buffer operation (BFB = 1) of MTU3.TGRB (MTU6.TGRB).
Only when the double buffer function is used, set the TMDR2A (TMDR2B) register to enable the double buffer function.

[11] Set the TOERA (TOERB) register to enable or disable output from the PWM output pin. Then, set the MTU3.TIORH (MTU6.TIORH), MTU3.TIORL (MTU6.TIORL), MTU4.TIORH (MTU7.TIORH), and MTU4.TIORL (MTU7.TIORL) to 00h.

[12] Set the MPU and the port mode register (PMR) of the I/O ports.

[13] Set the TSTRA.CST3 (TSTRB.CST6) and TSTRA.CST4 (TSTRB.CST7) bits to 1 simultaneously to start count operation.

Figure 24.48 Example of Complementary PWM Mode Setting Procedure

(2) Outline of Complementary PWM Mode Operation

In complementary PWM mode, six phases (three positive and three negative) PWM waveforms can be output. Figure 24.49 illustrates counter operation in complementary PWM mode (MTU3 and MTU4), and Figure 24.50 shows an example of operation in complementary PWM mode.

(a) Counter Operation

In complementary PWM mode, three counters—MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB) —in each unit perform up-/down-count operations.
MTU3.TCNT (MTU6.TCNT) is automatically initialized to the value set in TDDRA (TDDRB) when complementary PWM mode is selected and the CST3 bit in TSTRA (TSTRB) is 0. When the CST3 bit is set to 1, MTU3.TCNT (MTU6.TCNT) counts up to the value set in MTU3.TGRA (MTU6.TGRA), then switches to down-counting when it matches MTU3.TGRA (MTU6.TGRA). When the MTU4.TCNT (MTU7.TCNT) value matches 0000h, MTU3.TCNT (MTU6.TCNT) switches to up-counting, and the operation is repeated in this way.
MTU4.TCNT (MTU7.TCNT) should be initialized to 0000h after a reset. When the CST4 bit is set to 1, MTU4.TCNT (MTU7.TCNT) counts up in synchronization with MTU3.TCNT (MTU6.TCNT), and switches to down-counting when MTU3.TCNT (MTU6.TCNT) matches MTU3.TGRA (MTU6.TGRA). On reaching 0000h, MTU4.TCNT (MTU7.TCNT) switches to up-counting, and the operation is repeated in this way. TCNTSA (TCNTSB) is a read-only counter. It does not need to be initialized after a reset.
In counting up by MTU3.TCNT and MTU4.TCNT (or MTU6.TCNT and MTU7.TCNT), MTU3.TCNT (or MTU6.TCNT) starts counting up when it matches TCDRA (or TCDRB) and switches to counting down when it matches MTU3.TGRA (or MTU6.TGRA). Furthermore, when MTU4.TCNT (or MTU7.TCNT) matches TDDRA (or TDDRB), TCNTSA (or TCNTSB) is set to the value in MTU3.TGRA (or MTU6.TGRA) and counting is stopped.
When MTU4.TCNT (MTU7.TCNT) matches TDDRA (TDDRB) during down-counting of MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT), TCNTSA (TCNTSB) starts up-counting, and when MTU4.TCNT (MTU7.TCNT) matches 0000h, the operation switches to down-counting. When MTU3.TCNT (MTU6.TCNT) matches TCDRA (TCDRB), TCNTSA (TCNTSB) becomes 0000h and stops counting.
TCNTSA (TCNTSB) is compared with the compare register and temporary register, in which the PWM duty is specified, only during the count operation.




Figure 24.49 Count Operation in Complementary PWM Mode (MTU3 and MTU4)

(b) Register Operation

In complementary PWM mode, nine registers (compare registers, buffer registers, and temporary registers) are used to control the duty ratio for the PWM output. Figure 24.50 shows an example of operation in complementary PWM mode (MTU3 and MTU4).

MTU3.TGRB, MTU4.TGRA, and MTU4.TGRB (MTU6.TGRB, MTU7.TGRA, and MTU7.TGRB) are constantly compared with the counters to generate PWM waveforms. When these registers match the counter, the value set in the OLSN and OLSP bits in the timer output control registers (TOCR1A and TOCR1B) is output from the PWM output pin.

MTU3.TGRD, MTU4.TGRC, and MTU4.TGRD (MTU6.TGRD, MTU7.TGRC, and MTU7.TGRD) are buffer registers for these compare registers.

When the double buffer function is used, MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF (MTU6.TGRE, MTU7.TGRE, and MTU7.TGRF) are also used as buffer registers B. For details of double buffer operation, refer to section 24.3.8 (2) (s), Double Buffer Function in Complementary PWM Mode.

Data in a compare register can be changed by writing new data to the corresponding buffer register. The buffer registers can be read or written at any time.

When modifying data in a buffer register, write to MTU4.TGRD (MTU7.TGRD) last and enable data transfer from the buffer register to a temporary register. At this time, transfer from the TCBRA (TCBRB) register and MTU3.TGRC (MTU6.TGRC) register, which operate as buffer registers for the timer period registers, to temporary registers is also enabled. Data is transferred to all five temporary registers at the same time.

When transfer is enabled in the Ta interval, data written to a buffer register is transferred to the temporary register. The data is not transferred to the temporary register in the Tb1 and Tb2 intervals. Data enabled for transfer in this interval is transferred to the temporary register at the end of this interval.

The value transferred to a temporary register is transferred to the compare register at the end of the Tb1 interval (when matches MTU3.TGRA (MTU6.TGRA) while TCNTSA (TCNTSB) is counting up), or at the end of the Tb2 interval (when matches 0000h while TCNTSA (TCNTSB) is counting down). The timing for transfer from the temporary register to the compare register can be selected with bits MD[3:0] in the timer mode register 1 (TMDR1). Figure 24.50 shows an example in which the trough is selected for the transfer timing.

In the Tb interval in which data is not transferred to the temporary register (Tb1 in Figure 24.50), the temporary register has the same function as the compare register and is compared with the counter. In this interval, therefore, there are two compare match registers for one output phase; the compare register contains the pre-change data and the temporary register contains new data. In this interval, three counters MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB) and two registers (compare register and temporary register) are compared, and PWM output is controlled accordingly.




Figure 24.50 Example of Operation in Complementary PWM Mode (MTU3 and MTU4)

(c) Initial Setting

In complementary PWM mode, there are nine registers that require initial setting. In addition, there is a register that specifies whether to generate dead time (it should be used only when dead time generation should be disabled).
Before setting complementary PWM mode with MTU3.TMDR1.MD[3:0] (MTU6.TMDR1.MD[3:0]) bits, initial values should be set in the following registers.
The TOCR1A, TOCR2A, TOCR1B, and TOCR2B registers are used to set the PWM output level. MTU3.TGRC (MTU6.TGRC) operates as the buffer register for MTU3.TGRA (MTU6.TGRA), and should be set with 1/2 the PWM period + dead time Td. The timer period buffer register (TCBRA or TCBRB) operates as the buffer register for the timer period data register (TCDRA or TCDRB), and should be set with 1/2 the PWM period. Set dead time Td in the timer dead time data register (TDDRA or TDDRB).
When dead time is not needed, the TDER bit in the timer dead time enable register (TDERA or TDERB) should be set to 0, MTU3.TGRC and MTU3.TGRA (MTU6.TGRC and MTU6.TGRA) should be set to 1/2 the PWM carrier period + 1, and TDDRA (TDDRB) should be set to 1.
Set the respective initial PWM duty values in three buffer registers A (MTU3.TGRD, MTU4.TGRC, and MTU4.TGRD (MTU6.TGRD, MTU7.TGRC, and MTU7.TGRD)).
Set the respective (initial PWM duty – 1) values in three buffer registers B (MTU3.TGRE, MTU4.TGRE, and MTU4.TGRF (MTU6.TGRE, MTU7.TGRE, and MTU7.TGRF)) only when the double buffer function is used.
The values set in the five buffer registers excluding TDDRA (TDDRB) are transferred to the corresponding compare registers as soon as complementary PWM mode is set.
Set MTU4.TCNT (MTU7.TCNT) to 0000h before setting complementary PWM mode.

Table 24.76 Registers and Counters Requiring Initial Setting

Register and Counter	Setting
TOCR1A, TOCR2A, TOCR1B, TOCR2B	PWM output level
MTU3.TGRC MTU6.TGRC	1/2 PWM period + dead time Td (1/2 PWM period + 1 when dead time generation is disabled by TDERA or TDERB)
TDDRA, TDDRB	Dead time Td (1 when dead time generation is disabled by TDERA or TDERB)
TCBRA, TCBRB	1/2 PWM period
MTU3.TGRD, MTU4.TGRC, MTU4.TGRD MTU6.TGRD, MTU7.TGRC, MTU7.TGRD	Initial PWM duty ratio value for each phase
MTU3.TGRE, MTU4.TGRE, MTU4.TGRF MTU6.TGRE, MTU7.TGRE, MTU7.TGRF	Initial PWM duty ratio – 1 value for each phase (only when double buffer function is used)
MTU4.TCNT MTU7.TCNT	0000h

Note: The value set in MTU3.TGRC (MTU6.TGRC) should be the sum of 1/2 the PWM period set in TCBRA (TCBRB) and dead time Td set in TDDRA (TDDRB). When dead time generation is disabled by TDERA (TDERB), TGRC should be set to 1/2 the PWM period + 1.

(d) PWM Output Level Setting

In complementary PWM mode, the PWM output level is set with bits OLSN and OLSP in timer output control register 1 (TOCR1A or TOCR1B) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2A or TOCR2B).
The output level can be set for each of the three positive phases and three negative phases of 6-phase output.
Complementary PWM mode should be cleared before setting or changing output levels.

(e) Dead Time Setting

In complementary PWM mode, dead time can be set for PWM output.
The dead time is set in the timer dead time data register (TDDRA or TDDRB). The value set in TDDRA (TDDRB) is used as the MTU3.TCNT (MTU6.TCNT) counter start value and creates a non-overlapping interval between MTU3.TCNT (MTU6.TCNT) and MTU4.TCNT (MTU7.TCNT). Complementary PWM mode should be cleared before changing the contents of TDDRA (TDDRB).

(f) Dead Time Suppressing

Dead time generation is suppressed by setting the TDER bit in the timer dead time enable register (TDERA or TDERB) to 0. TDERA (TDERB) can be set to 0 only when 0 is written to it after reading TDER = 1.
MTU3.TGRA and MTU3.TGRC (MTU6.TGRA and MTU6.TGRC) should be set to 1/2 PWM period + 1 and the timer dead time data register (TDDRA or TDDRB) should be set to 1.
By the above settings, PWM waveforms without dead time can be obtained. Figure 24.51 shows an example of operation without dead time (MTU3 and MTU4).




Figure 24.51 Example of Operation without Dead Time (MTU3 and MTU4)

(g) PWM Period Setting

In complementary PWM mode, the PWM period is set in two registers—MTU3.TGRA (MTU6.TGRA), in which the MTU3.TCNT (MTU6.TCNT) upper limit value is set, and TCDRA (TCDRB), in which the MTU4.TCNT (MTU7.TCNT) upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

With dead time: MTU3.TGRA (MTU6.TGRA) setting = TCDRA (TCDRB) setting + TDDRA (TDDRB) setting
Without dead time: MTU3.TGRA (MTU6.TGRA) setting = TCDRA (TCDRB) setting + 1

In addition, the settings should be made so as to achieve the following relationship between the TCDRA (TCDRB) register and the TDDRA (TDDRB) register:

TCDRA (TCDRB) setting > TDDRA (TDDRB) setting × 2 + 2

The MTU3.TGRA and TCDRA (MTU6.TGRA and TCDRB) settings are made by setting values in buffer registers MTU3.TGRC and TCBRA (MTU6.TGRC and TCBRB). When data is written to MTU4.TGRD (MTU7.TGRD) to enable transfers, the values set in MTU3.TGRC and TCBRA (MTU6.TGRC and TCBRB) are transferred simultaneously to the MTU3.TGRA and TCDRA (MTU6.TGRA and TCDRB) with the transfer timing selected with the MTU3.TMDR1.MD[3:0] (MTU6.TMDR1.MD[3:0]) bits.
The new PWM period is reflected from the next cycle when data is updated at the crest, or from the current cycle when updated in the trough. Figure 24.52 illustrates the operation when the PWM period is updated at the crest.
Refer to the following section, (h), Register Data Updating, for the method of updating the data in each buffer register.




Figure 24.52 Example of PWM Period Updating (MTU3 and MTU4)

(h) Register Data Updating

The buffer registers are used to update the data in five compare registers for the PWM duty and PWM period in complementary PWM mode. The update data can be written to the buffer register at any time.
There is a temporary register between each of these registers and its buffer register. While subcounter TCNTSA (TCNTSB) is not counting, if buffer register data is updated, the temporary register value also changes. Data is not transferred from buffer registers to temporary registers while TCNTSA (TCNTSB) is counting; in this case, the value written to a buffer register is transferred after TCNTSA (TCNTSB) halts.
The temporary register value is transferred to the compare register at the data update timing set with MTU3.TMDR1.MD[3:0] (MTU6.TMDR1.MD[3:0]) bits. Figure 24.53 shows an example of data updating in complementary PWM mode (MTU3 and MTU4). This example shows the mode in which data is updated at both the counter crest and trough.
When updating buffer register data, be sure to write to MTU4.TGRD (MTU7.TGRD) at the end of the update. Data is transferred from buffer registers to the temporary registers simultaneously for all five registers after the write to MTU4.TGRD (MTU7.TGRD).
Even when not updating all five registers or when not updating the MTU4.TGRD (MTU7.TGRD) data, be sure to write to MTU4.TGRD (MTU7.TGRD) after writing data to the registers to be updated. In this case, the data written to MTU4.TGRD (MTU7.TGRD) should be the same as the data prior to the write operation.
Refer to section 24.3.8 (2) (s), Double Buffer Function in Complementary PWM Mode, for data updating when the double buffer function is used.




Figure 24.53 Example of Data Updating in Complementary PWM Mode (MTU3 and MTU4)

(i) Initial Output in Complementary PWM Mode

In complementary PWM mode, the initial output is determined by the setting of the OLSN and OLSP bits in the TOCR1A (TOCR1B) register or the OLS1N to OLS3N and OLS1P to OLS3P bits in the TOCR2A register (TOCR2B). This initial output is the non-active level of the PWM output and continues from when complementary PWM mode is set with the MTU3.TMDR1 (MTU6.TMDR1) until MTU4.TCNT (MTU7.TCNT) exceeds the value set in the TDDRA (TDDRB) register. Figure 24.54 shows an example of the initial output in complementary PWM mode.
An example of the waveform when the initial PWM duty ratio value is smaller than the TDDRA (TDDRB) value is shown in Figure 24.55.




Figure 24.54 Example of Initial Output in Complementary PWM Mode (MTU3 and MTU4) (1))




Figure 24.55 Example of Initial Output in Complementary PWM Mode (MTU3 and MTU4) (2)

(j) Method for Generating PWM Output in Complementary PWM Mode

In complementary PWM mode, six phases (three positive and three negative) PWM waveforms can be output. Dead time can be set for PWM waveforms to be output.

A PWM waveform is generated by output of the level selected in the timer output control register in the event of a compare match between a counter and a compare register. While TCNTSA (TCNTSB) is counting, the compare register and temporary register values are simultaneously compared to create consecutive PWM output from 0 to 100% duty ratio. The relative timing of turn-on and turn-off compare match occurrence may vary, but the compare match that turns off each phase takes precedence to secure the dead time and ensure that the positive-phase and negative-phase turn-on times do not overlap. Figure 24.56 to Figure 24.58 show examples of waveform generation in complementary PWM mode.

The positive-phase and negative-phase turn-off timing is generated by a compare match with the counter indicated by a solid line, and the turn-on timing is generated by a compare match with the counter indicated by a dotted line, which operates with a delay equal to the dead time behind the counter indicated by a solid line. In the T1 period, compare match a that turns off the negative phase has the highest priority, and compare matches before a are ignored. In the T2 period, compare match c that turns off the positive phase has the highest priority, and compare matches before c are ignored.

In most cases, compare matches occur in the order a → b → c → d (or c → d → a' → b') as shown in Figure 24.56.

If compare matches deviate from the a → b → c → d order, since the time for which the negative phase is off is shorter than twice the dead time, the positive phase is not turned on. If compare matches deviate from the c → d → a' → b' order, since the time for which the positive phase is off is shorter than twice the dead time, the negative phase is not turned on.

As shown in Figure 24.57, if compare match c follows compare match a before compare match b, compare match b is ignored and the negative phase is turned on by compare match d. This is because turning off the positive phase has priority due to the occurrence of compare match c (positive-phase off timing) before compare match b (positive-phase on timing) (consequently, the waveform does not change because the positive phase goes from off to off).

Similarly, in the example in Figure 24.58, turning off the negative phase has priority due to the occurrence of compare match a' (negative-phase off timing) before compare match d (negative-phase on timing). As a result, the negative phase is not turned on.

Thus, in complementary PWM mode, compare matches at turn-off timings take precedence, and turn-on timing compare matches that occur before a turn-off timing compare match are ignored.




Figure 24.56 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (1)




Figure 24.57 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (2)




Figure 24.58 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (3)

(k) 0% and 100% Duty Ratio Output in Complementary PWM Mode

In complementary PWM mode, 0% and 100% duty PWM output can be output as required. Figure 24.59 to Figure 24.63 show output examples.

A 100% duty waveform is output when the compare register value is set to 0000h. The waveform in this case has a positive phase with a 100% on-state. A 0% duty waveform is output when the compare register value is set to the same value as MTU3.TGRA (MTU6.TGRA). The waveform in this case has a positive phase with a 100% off-state.

Turn-on and turn-off compare matches occur simultaneously, but if a turn-on compare match and turn-off compare match for the same phase occur simultaneously, both compare matches are ignored and the waveform does not change.




Figure 24.59 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (1)




Figure 24.60 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (2)




Figure 24.61 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (3)




Figure 24.62 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (4)




Figure 24.63 Example of 0% and 100% Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (5)

(l) Toggle Output Synchronized with PWM Period

In complementary PWM mode, toggle output from the PWM output pin in synchronization with the PWM period can be enabled by setting the PSYE bit in the TOCR1A (TOCR1B) register to 1. An example of a toggle output waveform is shown in Figure 24.64.

This output is toggled by a compare match between MTU3.TCNT and MTU3.TGRA (MTU6.TCNT and MTU6.TGRA) and a compare match between MTU4.TCNT (MTU7.TCNT) and 0000h.

The MTIOC3A (MTIOC6A) pin is assigned for this toggle output. The initial output is high-level output.




Figure 24.64 Example of Toggle Output Waveform Synchronized with PWM Output (MTU3 and MTU4)

(m) Counter Clearing by Another Channel

In complementary PWM mode, MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB) can be cleared by another channel source when a mode for synchronization with another channel is specified through the TSYRA (TSYRB) register and synchronous clearing is selected with MTU3.TCR.CCLR[2:0] (MTU6.TCR.CCLR[2:0]) bits.

Figure 24.65 illustrates an example of this operation.

Use of this function enables a counter to be cleared and restarted through an external signal.




Figure 24.65 Counter Clearing Synchronized with Another Channel (MTU3 and MTU4)

(n) Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Setting the WRE bit in TWCRA (TWCRB) to 1 suppresses initial output when synchronous counter clearing occurs in the Tb interval (Tb2 interval) at the trough in complementary PWM mode and controls abrupt change in duty cycle at synchronous counter clearing.

Initial output suppression through the WRE bit = 1 is applicable only when synchronous clearing occurs in the Tb2 interval as indicated by (10) or (11) in Figure 24.66. When synchronous clearing occurs outside that interval, the initial value specified by the OLSN and OLSP bits in TOCR1A (TOCR1B) is output. Even in the Tb2 interval, if synchronous clearing occurs in the initial value output period (indicated by (1) in Figure 24.66) immediately after the counters start operation, initial value output is not suppressed.

This function can be used in both channel combinations of MTU3 and MTU4, and MTU6 and MTU7. In MTU3 and MTU4, synchronous clearing in any of MTU0 to MTU2 can cause counter clearing; in MTU6 and MTU7,compare match or input capture in any of MTU0 to MTU2 can cause counter clearing.




Figure 24.66 Timing for Synchronous Counter Clearing (MTU3 and MTU4)

- Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode.

An example of the procedure for setting output waveform control at synchronous counter clearing in complementary PWM mode is shown in Figure 24.67.




Figure 24.67 Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode (MTU3 and MTU4)

- Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figure 24.68 to Figure 24.71 show examples of output waveform control in which MTU3 and MTU4 operate in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCRA is set to 1. In the examples shown in Figure 24.68 to Figure 24.71, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in Figure 24.66, respectively.

In MTU6 and MTU7, these examples are equivalent to the cases when MTU6 and MTU7 operate in complementary PWM mode and synchronous counter clearing is generated while the SCC bit is set to 0 and the WRE bit is set to 1 in TWCRB.




Figure 24.68 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 24.66; TWCRA.WRE Bit is 1)




Figure 24.69 Example of Synchronous Clearing in Tb1 interval (Timing (6) in Figure 24.66; TWCRA.WRE Bit is 1)




Figure 24.70 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 24.66; TWCRA.WRE Bit is 1)




Figure 24.71 Example of Synchronous Clearing in Tb2 interval (Timing (11) in Figure 24.66; TWCRA.WRE Bit is 1)

(o) Suppressing Synchronous Counter Clearing for MTU0 to MTU2, and MTU6 and MTU7

In MTU6 and MTU7, setting the SCC bit in TWCRB to 1 suppresses synchronous counter clearing caused by MTU0 to MTU2.

Synchronous counter clearing is suppressed only within the interval shown in Figure 24.72. When using this function, MTU6 and MTU7 should be set to complementary PWM mode.

For details of synchronous clearing caused by MTU0 to MTU2, refer to section 24.3.10 (2), Synchronous Counter Clearing for MTU6 and MTU7.




Figure 24.72 Synchronous Clearing-Suppressed Interval Specified by TWCRB.SCC Bit for MTU0 to MTU2, and MTU6 and MTU7

- Example of Procedure for Suppressing Synchronous Counter Clearing for MTU0 to MTU2, and MTU6 and MTU7

An example of the procedure for suppressing synchronous counter clearing for MTU0 to MTU2, and MTU6 and MTU7 is shown in Figure 24.73.




Figure 24.73 Example of Procedure for Suppressing Synchronous Counter Clearing for MTU0 to MTU2, and MTU6 and MTU7

- Examples of Suppression of Synchronous Counter Clearing for MTU 0 to MTU2, and MTU6 and MTU7

Figure 24.74 to Figure 24.77 show examples of operation in which MTU6 and MTU7 operate in complementary PWM mode and synchronous counter clearing for MTU 0 to MTU2, and MTU6 and MTU7 is suppressed by setting the SCC bit in TWCRB in MTU6 and MTU7 to 1. In the examples shown in Figure 24.74 to Figure 24.77, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in Figure 24.66, respectively. In these examples, the WRE bit in TWCRB in MTU6 and MTU7 is set to 1.




Figure 24.74 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 24.66; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)




Figure 24.75 Example of Synchronous Clearing in Tb1 interval (Timing (6) in Figure 24.66; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)




Figure 24.76 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 24.66; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)




Figure 24.77 Example of Synchronous Clearing in Tb2 interval (Timing (11) in Figure 24.66; TWCRB.WRE Bit is 1 and SCC Bit is 1 in MTU6 and MTU7)

(p) Counter Clearing by MTU3.TGRA (MTU6.TGRA) Compare Match

In complementary PWM mode, MTU3.TCNT, MTU4.TCNT, and TCNTSA (MTU6.TCNT, MTU7.TCNT, and TCNTSB) can be cleared by MTU3.TGRA (MTU6.TGRA) compare match when the TWCRA.CCE (TWCRB.CCE) bit. Figure 24.78 illustrates an operation example.

Note 1. Use this function only in complementary PWM mode 1 (transfer at crest).
Note 2. Do not specify synchronous clearing by another channel (do not set 1 in the SYNC0 to SYNC4, or SYNC6 and SYNC7 bits in the timer synchronous register (TSYRA or TSYRB) and the CE0A to CE0D, CE1A, CE1B, CE2A, or CE2B bits in TSYCR).
Note 3. Do not set the PWM duty value to 0000h.
Note 4. Do not set the PSYE bit in timer output control register 1 (TOCR1A or TOCR1B) to 1.




Figure 24.78 Example of Counter Clearing Operation by MTU3.TGRA Compare Match

(q) Example of Waveform Output for Driving AC Synchronous Motor (Brushless DC Motor)

In complementary PWM mode when MTU3 and MTU4 are used, a brushless DC motor can easily be controlled using the TGCRA register. Figure 24.79 to Figure 24.82 show examples of brushless DC motor driving waveforms created using TGCRA.

To switch the output phases for a 3-phase brushless DC motor by means of external signals detected with a Hall element, etc., set the TGCRA.FB bit to 0. In this case, the external signals indicating the magnetic pole position should be input to timer input pins MTIOC0A, MTIOC0B, and MTIOC0C in MTU0 (make appropriate settings with the MPC and port mode registers (PMR) of the I/O ports). When an edge is detected at pin MTIOC0A, MTIOC0B, or MTIOC0C, the output on/off state is switched automatically.

When the TGCRA.FB bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCRA is set to 0 or 1. The driving waveforms are output from the 6-phase PWM output pins for complementary PWM mode.

With this 6-phase output, while the output is turned on, chopping output is available through complementary PWM mode output function by setting the N bit or P bit in TGCRA to 1. When the N bit or P bit is 0, the level output is selected.

The active level of the 6-phase output (on output level) can be set with the TOCR1A.OLSN and TOCR1A.OLSP bits regardless of the setting of the N and P bits.




Figure 24.79 Example of Output Phase Switching by External Input (1)






Figure 24.80 Example of Output Phase Switching by External Input (2)



- When TGCRA.BDC = 1, TGCRA.N = 0, TGCRA.P = 0, TGCRA.FB = 1, and output active level = high

Figure 24.81 Example of Output Phase Switching through UF, VF, and WF Bit Settings (1)



- When TGCRA.BDC = 1, TGCRA.N = 1, TGCRA.P = 1, TGCRA.FB = 1, and output active level = high

Figure 24.82 Example of Output Phase Switching through UF, VF, and WF Bit Settings (2)

(r) A/D Converter Start Request Setting

In complementary PWM mode, an A/D converter start request can be issued using MTU3.TGRA (MTU6.TGRA) compare match, MTU4.TCNT (MTU7.TCNT) underflow (trough), or compare match on a channel other than MTU3 and MTU4 (MTU6 and MTU7).
When start requests using MTU3.TGRA (MTU6.TGRA) compare match are specified, A/D conversion can be started at the crest of the MTU3.TCNT (MTU6.TCNT) count.
A/D converter start requests can be specified by setting the TIER.TTGE bit. To issue an A/D converter start request at an MTU4.TCNT (MTU7.TCNT) underflow (trough), set the MTU4.TIER.TTGE2 (MTU7.TIER.TTGE2) bit to 1.

(s) Double Buffer Function in Complementary PWM Mode

In complementary PWM mode 3 (transfer at the crest and trough), the PWM output setting resolution can be improved from ±2 to ±1 by setting the TMDR2A.DRS (TMDR2B.DRS) bit to 1.
When setting buffer registers A (MTU3.TGRD, MTU4.TGRC, MTU4.TGRD, MTU6.TGRD, MTU7.TGRC, and MTU7.TGRD), set also buffer registers B (MTU3.TGRE, MTU4.TGRE, MTU4.TGRF, MTU6.TGRE, MTU7.TGRE, and MTU7.TGRF) at the same time. Each buffer register B should be set to the buffer register A value or (buffer register A value – 1). For details of the setting procedure, refer to section 24.3.8 (1), Example of Complementary PWM Mode Setting Procedure

Note: When a buffer register B is set to the buffer register A value, symmetric PWM waveforms are output. When a buffer register B is set to (buffer register A value – 1), asymmetric PWM waveforms are output.

Figure 24.83 shows an example of double buffer operation.
Each register data is transferred as follows.

- After MTU4.TGRD or MTU7.TGRD (buffer A) is written to, data is transferred from MTU4.TGRD or MTU7.TGRD (buffer A) to Temp3A or Temp6A (temporary A) and from MTU4.TGRF or MTU7.TGRF (buffer B) to Temp3B or Temp6B (temporary B).
- With timing (1) in the figure, data is transferred from Temp3A or Temp6A (temporary A) to MTU4.TGRB or MTU7.TGRB (compare).
- With timing (2) in the figure, data is transferred from Temp3B or Temp6B (temporary B) to MTU4.TGRB or MTU7.TGRB (compare).

In the crest interval (Tb1 interval), the compare register and temporary register A are valid; in the trough interval (Tb2 interval), the compare register and temporary register B are valid.




Figure 24.83 Example of Double Buffer Operation

Figure 24.84 shows an example when the buffer write value is smaller than the TDDRA (TDDRB) value, and Figure 24.85 shows an example when the write value is greater than TCDRA (TCDRB).
In the crest interval, the output is controlled according to the compare match with the compare register or temporary register A; in the trough interval, the output is controlled according to the compare match with the compare register or temporary register B.




Figure 24.84 Example of Double Buffer Operation (Buffer Write Value is Smaller than TDDRA)




Figure 24.85 Example of Double Buffer Operation (Buffer Write Value is Greater than TCDRA)

(3) Interrupt Skipping Function 1 in Complementary PWM Mode

Interrupts TGIA3 (TGIA6) (at the crest) and TCIV4 (TCIV7) (at the trough) in MTU3 and MTU4 (MTU6 and MTU7) can be skipped up to seven times by making settings in the TITCR1A (TITCR1B) register.
Transfers from a buffer register to a temporary register or a compare register can be skipped in coordination with interrupt skipping by making settings in the TBTERA (TBTERB) register. For the linkage with buffer registers, refer to description (c), Buffer Transfer Control Linked with Interrupt Skipping, below.
A/D converter start requests generated by the A/D converter start request delaying function can also be skipped in coordination with interrupt skipping by making settings in the MTU4.TADCR (MTU7.TADCR) register. For the linkage with the A/D converter start request delaying function, refer to section 24.3.9, A/D Converter Start Request Delaying Function.
The TITCR1A (TITCR1B) register should be set while interrupt skipping function 1 is selected by setting the TITM bit in the timer interrupt skipping mode register (TITMRA or TITMRB) to 0, TGIA3 (TGIA6) interrupt requests are disabled by setting the MTU3.TIER (MTU6.TIER) register, TCIV4 (TCIV7) interrupt requests are disabled by setting the MTU4.TIER (MTU7.TIER) register, and a compare match is not generated. Before changing the skipping count, be sure to set the T3AEN (T6AEN) and T4VEN (T7VEN) bits to 0 to clear the skipping counter.

(a) Example of Interrupt Skipping Function 1 Setting Procedure

Figure 24.86 shows an example of the interrupt skipping function 1 setting procedure. Figure 24.87 shows the periods during which interrupt skipping count can be changed.




Figure 24.86 Example of Interrupt Skipping Function 1 Setting Procedure




Figure 24.87 Periods during which Interrupt Skipping Count can be Changed

(b) Example of Interrupt Skipping Function 1

Figure 24.88 shows an example of TGIA3 (TGIA6) interrupt skipping in which the interrupt skipping count is set to three by the T3ACOR (T6ACOR) bits and the T3AEN (T6AEN) bit is set to 1 in the TITCR1A (TITCR1B) register.





Figure 24.88 Example of Interrupt Skipping Function 1

(c) Buffer Transfer Control Linked with Interrupt Skipping

In complementary PWM mode, whether to transfer data from a buffer register to a temporary register and whether to link the transfer with interrupt skipping can be specified with the BTE[1:0] bits in the TBTERA (TBTERB) register.
Figure 24.89 shows an example of operation when buffer transfer is disabled (BTE[1:0] = 01b). While this setting is valid, data is not transferred from the buffer register to the temporary register.
Figure 24.90 shows an example of operation when buffer transfer is linked with interrupt skipping (BTE[1:0] = 10b). While this setting is valid, data is not transferred from the buffer register outside the buffer transfer-enabled period. Note that the buffer transfer-enabled period differs depending on whether only the T3AEN (T6AEN) bit in the TITCR1A (TITCR1B) register is set to 1, only the T4VEN (T7VEN) bit in the TITCR1A (TITCR1B) register is set to 1, or both the T3AEN and T4VEN (T6AEN and T7VEN) bits are set to 1. Figure 24.91 shows the relationship between the T3AEN (T6AEN) and T4VEN (T7VEN) bit settings in TITCR1A (TITCR1B) and buffer transfer-enabled period.

Note: This function must be used in combination with interrupt skipping function 1.
When interrupt skipping is disabled (the T3AEN and T4VEN (T6AEN and T7VEN) bits in the timer interrupt skipping set register 1 (TITCR1A or TITCR1B) are set to 0 or the skipping count set bits (T3ACOR and T4VCOR (T6ACOR and T7VCOR)) in TITCR1A (TITCR1B) are set to 0), make sure that buffer transfer is not linked with interrupt skipping (set the BTE1 bit in TBTERA or TBTERB to 0).
If buffer transfer is linked with interrupt skipping while interrupt skipping is disabled, buffer transfer is never performed.



(1) No data is transferred from the buffer register to the temporary register in the buffer transfer-disabled period (bits BTE[1:0] in TBTERA are set to 01b).
(2) Data is transferred from the temporary register to the compare register even in the buffer transfer-disabled period.
(3) After buffer transfer is enabled, data is transferred from the buffer register to the temporary register.

Note 1. When buffer transfer at the crest is selected.

Figure 24.89 Example of Operation When Buffer Transfer is Disabled (BTE[1:0] = 01b)




Figure 24.90 Example of Operation When Buffer Transfer is Linked with Interrupt Skipping (BTE[1:0] = 10b)




Figure 24.91 Relationship between Bits T3AEN and T4VEN in TITCR1A and Buffer Transfer-Enabled Period

(4) Complementary PWM Mode Output Protection Functions

The following output protection functions are provided for complementary PWM mode.

(a) Register and Counter Miswrite Prevention Function

Access from the CPU to the mode registers, control registers, compare registers, and counters can be enabled or disabled by setting the RWE bit in the TRWERA (TRWERB) register. The applicable registers are some of the registers in MTU3, MTU4, MTU6, and MTU7 shown below:
47 registers in total
MTU3.TCR, MTU4.TCR, MTU3.TCR2, MTU4.TCR2, MTU3.TMDR1, MTU4.TMDR1, MTU3.TIORH, MTU4.TIORH, MTU3.TIORL, MTU4.TIORL, MTU3.TIER, MTU4.TIER, MTU3.TCNT, MTU4.TCNT, MTU3.TGRA, MTU4.TGRA, MTU3.TGRB, MTU4.TGRB, MTU.TOERA, MTU.TOCR1A, MTU.TOCR2A, MTU.TGCRA, MTU.TCDRA, MTU.TDDRA,
MTU6.TCR, MTU7.TCR, MTU6.TCR2, MTU7.TCR2, MTU6.TMDR1, MTU7.TMDR1, MTU6.TIORH, MTU7.TIORH, MTU6.TIORL, MTU7.TIORL, MTU6.TIER, MTU7.TIER, MTU6.TCNT, MTU7.TCNT, MTU6.TGRA, MTU7.TGRA, MTU6.TGRB, MTU7.TGRB, MTU.TOERB, MTU.TOCR1B, MTU.TOCR2B, MTU.TCDRB, and MTU.TDDRB
This function can disable CPU access to the mode registers, control registers, and counters to prevent miswriting due to CPU runaway. In the access-disabled state, the applicable registers are read as undefined and writing to these registers is ignored.

(b) Halting of PWM Output by External Signal

The PWM output pins of MTU0, MTU3, MTU4, MTU6, and MTU7 can be set to the high-impedance state automatically.
Refer to section 25, Port Output Enable 3 (POE3a), for details.

24.3.9 A/D Converter Start Request Delaying Function

A/D converter start requests can be issued in MTU4 or MTU7 by making settings in the timer A/D converter start request control register (MTU4.TADCR or MTU7.TADCR), timer A/D converter start request cycle set registers (MTU4.TADCORA and MTU4.TADCORB, or MTU7.TADCORA and MTU7.TADCORB), and timer A/D converter start request cycle set buffer registers (MTU4.TADCOBRA and MTU4.TADCOBRB, or MTU7.TADCOBRA and MTU7.TADCOBRB).
The A/D converter start request delaying function compares MTU4.TCNT with MTU4.TADCORA or MTU4.TADCORB (MTU7.TCNT with MTU7.TADCORA or MTU7.TADCORB), and when their values match, the function issues a respective A/D converter start request (TRG4AN or TRG4BN (TRG7AN or TRG7BN)).
A/D converter start requests (TRG4AN and TRG4BN (TRG7AN and TRG7BN)) can be skipped in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in MTU4.TADCR (the ITA6AE, ITA7VE, ITB6AE, and ITB7VE bits in MTU7.TADCR).

(1) Example of Procedure for Specifying A/D Converter Start Request Delaying Function

Figure 24.92 shows an example of procedure for specifying the A/D converter start request delaying function.





Figure 24.92 Example of Procedure for Specifying A/D Converter Start Request Delaying Function (MTU3 and MTU4)

(2) Basic Example of A/D Converter Start Request Delaying Function Operation

Figure 24.93 shows a basic example of A/D converter start request signal (TRG4AN (TRG7AN)) operation when the trough of MTU4.TCNT (MTU7.TCNT) is specified for the buffer transfer timing and an A/D converter start request signal is output during MTU4.TCNT (MTU7.TCNT) down-counting.



Period in which A/D converter start requests are enabled (UT4AE = 1): 0 ≤ MTU4.TCNT ≤ TCDR – 1
Period in which A/D converter start requests are enabled (DT4AE = 1): TCDR ≥ MTU4.TCNT ≥ 1

UT4AE, DT4AE, BF[1:0]: Bits in TADCR

Figure 24.93 Basic Example of A/D Converter Start Request Signal (TRG4AN) Operation

(3) Period in Which A/D Converter Start Requests are Enabled

When the MTU4.TCNT (MTU7.TCNT) counter and the MTU4.TADCORA or MTU4.TADCORB (MTU7.TADCORA or MTU7.TADCORB) register matches within the period enabled by the UT4AE and UT4BE (UT7AE and UT7BE) bits, the corresponding A/D converter start request (TRG4AN or TRG4BN) is issued.

When the UT4AE and UT4BE (UT7AE and UT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1 in complementary PWM mode, A/D converter start requests are enabled during the MTU4.TCNT (MTU7.TCNT) up-counting (0 ≤ MTU4.TCNT (MTU7.TCNT) ≤ TCDR – 1). When the DT4AE and DT4BE (DT7AE and DT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1, A/D converter start requests are enabled during MTU4.TCNT (MTU7.TCNT) down-counting (TCDR ≥ MTU4.TCNT (MTU7.TCNT) ≥ 1). Refer to Figure 24.93.

(4) Buffer Transfer

The data in the timer A/D converter start request cycle set registers (MTU4.TADCORA and MTU4.TADCORB, or MTU7.TADCORA and MTU7.TADCORB) is updated by writing data to the timer A/D converter start request cycle set buffer registers (MTU4.TADCOBRA and MTU4.TADCOBRB, or MTU7.TADCOBRA and MTU7.TADCOBRB). Data is transferred from the buffer registers to the respective cycle set registers at the timing selected with the BF[1:0] bits in the MTU4.TADCR (MTU7.TADCR) register.

In complementary PWM mode, data is also transferred from the timer A/D converter start request cycle set buffer registers to the timer A/D converter start request cycle set registers when MTU4.TGRD (MTU7.TGRD) register is updated.

There are notes on the timing for transferring data when using buffer transfer in complementary PWM mode.

For details, section 24.6.28, Usage Notes on A/D Converter Delaying Function in Complementary PWM Mode.

In modes other than complementary PWM mode, set the BF1 bit in the MTU4.TADCR (MTU7.TADCR) register to 0.




Figure 24.94 Example of A/D Converter Start Request Signal (TRG4AN) and Buffer Transfer Operation

(5) A/D Converter Start Request Delaying Function Linked with Interrupt Skipping Function 1

In complementary PWM mode, A/D converter start requests (TRG4AN and TRG4BN (TRG7AN and TRG7BN)) can be issued in coordination with interrupt skipping 1 by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the MTU4.TADCR (MTU7.TADCR) register.

Figure 24.95 shows an example of A/D converter start request signal (TRG4AN (TRG7AN)) operation when TRG4AN (TRG7AN) output is enabled during MTU4.TCNT (MTU7.TCNT) up-counting and down-counting and A/D converter start requests are linked with interrupt skipping 1.

Figure 24.96 shows another example of A/D converter start request signal (TRG4AN (TRG7AN)) operation when TRG4AN (TRG7AN) output is enabled during MTU4.TCNT (MTU7.TCNT) up-counting and A/D converter start requests are linked with interrupt skipping 1.

In modes other than complementary PWM mode, do not use the A/D converter start request delaying function linked with the interrupt skipping function 1.

Set the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the MTU4.TADCR (MTU7.TADCR) register to 0.

Note: This function should be used in combination with interrupt skipping 1.
When interrupt skipping is disabled (the T3AEN and T4VEN (T6AEN and T7VEN) bits in the timer interrupt skipping set register (TITCR1A (TITCR1B)) are set to 0 or the skipping count set bits (T3ACOR and T4VCOR (T6ACOR and T7VCOR)) in TITCR1A (TITCR1B) are set to 0), make sure that A/D converter start requests are not linked with interrupt skipping 1 (set the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the timer A/D converter start request control register (MTU4.TADCR (MTU7.TADCR)) to 0).
When this function is used, MTU4.TADCORA and MTU4.TADCORB (MTU7.TADCORA and MTU7.TADCORB) should be set with the value ranging 0002h to the value set in TCDRA minus 2 (value set in TCDRB minus 2).




Figure 24.95 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping Function 1 (UT4AE and DT4AE = 1)




Figure 24.96 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping Function 1 (UT4AE = 1, DT4AE = 0)

(6) A/D Converter Start Request Delaying Function Linked with Interrupt Skipping Function 2

By setting the TITM bit to 1 in the TITMRA (TITMRB) register, the counter starts down-counting from the value (0 to 7) set in the TRG4COR[2:0] (TRG7COR[2:0]) bits in TITCR2A (TITCR2B) register every time an A/D converter start trigger (TRG4AN or TRG4BN (TRG7AN or TRG7BN)) is generated. When the counter value reaches 0 and is reloaded, the TRG4AN and TRG4BN (TRG7AN and TRG7BN) interrupts become valid and an A/D converter start request signal (TRG4ABN (TRG7ABN)) is output.
This function is valid only when the A/D converter request delaying function is enabled.

(a) Example of Procedure for Setting Interrupt Skipping Function 2

Figure 24.97 shows an example of procedure for setting interrupt skipping function 2.




Figure 24.97 Example of Procedure for Setting Interrupt Skipping Function 2

(b) Example of Interrupt Skipping Function 2 Operation

Figure 24.98 shows an example of interrupt skipping function 2 operation.




Figure 24.98 Example of Interrupt Skipping Function 2 Operation (Skipping Count is Set to Four)

24.3.10 Synchronous Operation of MTU0 to MTU4, MTU6, and MTU7

(1) Synchronous Counter Start for MTU0 to MTU4, MTU6, and MTU7

The counters in MTU0 to MTU4, MTU6, and MTU7 can be started synchronously by making the TCSYSTR settings.

(a) Example of Procedure for Setting Synchronous Counter Start for MTU0 to MTU4, MTU6, and MTU7

Figure 24.99 shows an example of procedure for setting synchronous counter start for MTU0 to MTU4, MTU6, and MTU7.




Figure 24.99 Example of Procedure for Setting Synchronous Counter Start for MTU0 to MTU4, MTU6, and MTU7

(b) Examples of Synchronous Counter Start Operation

Figure 24.100 shows an examples of synchronous counter start operation for MTU0 to MTU4, MTU6, and MTU7.




Figure 24.100 Examples of Synchronous Counter Start Operation for MTU0 to MTU4, MTU6, and MTU7

(2) Synchronous Counter Clearing for MTU6 and MTU7

The counters in MTU6 and MTU7 can be cleared by the TGImn interrupt generation timing (m = A to D; n = 0 to 2) through the TSYCR setting.

(a) Example of Procedure for Specifying Synchronous Counter Clearing for MTU6 and MTU7

Figure 24.101 shows an example of procedure for specifying synchronous counter clearing for MTU6 and MTU7 by interrupt generation timing.




Figure 24.101 Example of Procedure for Specifying Synchronous Counter Clearing for MTU6 and MTU7

(b) Examples of Synchronous Counter Clearing for MTU6 and MTU7

Figure 24.102 and Figure 24.103 show examples of synchronous counter clearing for MTU6 and MTU7 by interrupt generation timing.




Figure 24.102 Example of Synchronous Counter Clearing for MTU6 and MTU7 (1)




Figure 24.103 Example of Synchronous Counter Clearing for MTU6 and MTU7 (2)

24.3.11 External Pulse Width Measurement

The pulse widths of up to three external input lines can be measured in MTU5.
When the IOC[4:0] bits in MTU5.TIORU, MTU5.TIORV, MTU5.TIORW are set for pulse width measurement, the pulse width of the signal input to the MTIC5U, MTIC5V, and MTIC5W pins are measured. TCNTU, TCNTV, and TCNTW count up while the level specified by the IOC[4:0] bits is input.
Figure 24.104 shows an example of setting external pulse width measurement, and Figure 24.105 an example of external pulse width measurement.




Figure 24.104 Example of External Pulse Width Measurement Setting Procedure




Figure 24.105 Example of External Pulse Width Measurement (Measuring High Pulse Width)

24.3.12 Dead Time Compensation

A dead time delay (a propagation delay of the inverter output from the complementary PWM output) can be compensated by combining MTU5 with MTU6 and MTU7. Figure 24.106 shows an example of the motor control circuit compensating a dead time delay by combining MTU5 with MTU6 and MTU7. A dead time for the PWM output waveform during complementary PWM operation using MTU6 and MTU7 can be compensated by adjusting a duty ratio set in a compare register for the PWM output after measuring a delay of the inverter output from the complementary PWM output by an external pulse measurement function for MTU5 (Figure 24.107). Figure 24.108 shows the procedure for setting dead time compensation using MTU5 to MTU7. For details on MTU5 operation at this time, refer to section 24.3.13, TCNTU, TCNTV, and TCNTW Capture at Crest and/or Trough in Complementary PWM Mode.




Figure 24.106 Motor Control Circuit Example





Figure 24.107 Delay in Dead Time in Complementary PWM Operation

(1) Example of Dead Time Compensation Setting Procedure

Figure 24.108 shows an example of dead time compensation setting procedure by using three counters in MTU5.



[1] Set MTU6 and MTU7 to complementary PWM mode. For details, refer to section 24.3.8, Complementary PWM Mode.

[2] Specify the external pulse width measurement function for the target TIOR in MTU5. For details, refer to section 24.3.11, External Pulse Width Measurement.

[3] Set bits CST6 and CST7 in TSTRB and bits CSTU5, CSTV5, and CSTW5 in MTU5.TSTR to 1 to start count operation.

[4] When the capture condition specified in TIOR is satisfied, the MTU5.TCNT value is captured in MTU5.TGR.
To prevent the generation of the MTU5.TGIm5 interrupt (m = U, V, W) request under the capture condition specified in TIOR, do not enable interrupt requests in MTU5.TIER.

[5] For U-phase dead time compensation, when an interrupt is generated at the crest (TGIA6) or trough (TCIV7) in complementary PWM mode, read the MTU5.TGRU value, calculate the difference in time between MTU6.TGRB and MTU5.TGRU, and write the corrected value to MTU6.TGRD in the interrupt processing.
For the V phase and W phase, read the MTU5.TGRV and MTU5.TGRW values and write the corrected values to MTU7.TGRC and TGRD, respectively, in the same way as for U-phase compensation.
The MTU5.TCNT value should be cleared through the TCNTCMPCLR setting or by software.

Note: The MPC and port mode registers (PMR) of the I/O ports should be set up in advance.
As the interrupt flag is set under the capture condition specified in TIOR, do not enable interrupt requests in MTU5.TIER.

Figure 24.108 Example of Dead Time Compensation Setting Procedure

24.3.13 TCNTU, TCNTV, and TCNTW Capture at Crest and/or Trough in Complementary PWM Mode

The MTU5 external pulse width measurement function allows to transfer the value in TCNTU, TCNTV, and TCNTW to TGRU, TGRV, and TGRW at the crest, or trough, or crest and trough when MTU6 and MTU7 operate in complementary PWM mode. The transfer timing is set in TIORU, TIORV, and TIORW. When the CMPCLR5U, CMPCLR5V, and CMPCLR5W bits in the TCNTCMPCLR register are set to 1, TCNTU, TCNTV, and TCNTW become 0000h at the transfer timing for TGRU, TGRV, and TGRW.

When MTU3 and MTU4 operate in complementary PWM mode, MTU5 cannot operate a capture operation of TCNTU, TCNTV, and TCNTW at the crest, or trough, or crest and trough in complementary PWM mode.

Figure 24.109 shows an operation example in which TCNTU is used as a free-running counter without being cleared, and the value is captured in TGRU at the crest and trough in complementary PWM mode.




Figure 24.109 TCNTU Capture at Crest and Trough in Complementary PWM Operation

24.3.14 Noise Filter Function

The input capture input pins and external pulse input pins have a noise filter function.
Set the NFCRn register (n = 0 to 7, C) to enable or disable the noise filter function and set the sampling clock. The noise filter for each pin can be enabled or disabled individually, and the sampling clock can be set for each channel.
Figure 24.110 shows the timing of noise filtering.




Figure 24.110 Timing of Noise Filtering

24.4 Interrupt Sources

24.4.1 Interrupt Sources and Priorities

There are three kinds of interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own enable/disable bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt source is generated, if the corresponding enable/disable bit in TIER is set to 1, an interrupt is requested.

Relative channel priorities can be changed by the interrupt controller; however the priority within a channel is fixed. For details, refer to section 15, Interrupt Controller (ICUD). Table 24.77 lists the MTU interrupt sources.

Table 24.77 MTU Interrupt Sources

Channel	Name	Interrupt Source	DMAC/DTC Activation
MTU0	TGIA0	MTU0.TGRA input capture/compare match	Possible
	TGIB0	MTU0.TGRB input capture/compare match	Possible
	TGIC0	MTU0.TGRC input capture/compare match	Possible
	TGID0	MTU0.TGRD input capture/compare match	Possible
	TCIV0	MTU0.TCNT overflow	Not possible
	TGIE0	MTU0.TGRE compare match	Not possible
	TGIF0	MTU0.TGRF compare match	Not possible
MTU1	TGIA1	MTU1.TGRA input capture/compare match	Possible
	TGIB1	MTU1.TGRB input capture/compare match	Possible
	TCIV1	MTU1.TCNT overflow	Not possible
	TCIU1	MTU1.TCNT underflow	Not possible
MTU2	TGIA2	MTU2.TGRA input capture/compare match	Possible
	TGIB2	MTU2.TGRB input capture/compare match	Possible
	TCIV2	MTU2.TCNT overflow	Not possible
	TCIU2	MTU2.TCNT underflow	Not possible
MTU3	TGIA3	MTU3.TGRA input capture/compare match	Possible
	TGIB3	MTU3.TGRB input capture/compare match	Possible
	TGIC3	MTU3.TGRC input capture/compare match	Possible
	TGID3	MTU3.TGRD input capture/compare match	Possible
	TCIV3	MTU3.TCNT overflow	Not possible
MTU4	TGIA4	MTU4.TGRA input capture/compare match	Possible
	TGIB4	MTU4.TGRB input capture/compare match	Possible
	TGIC4	MTU4.TGRC input capture/compare match	Possible
	TGID4	MTU4.TGRD input capture/compare match	Possible
	TCIV4	MTU4.TCNT overflow/underflow*1	Possible
MTU5	TGIU5	MTU5.TGRU input capture/compare match	Possible
	TGIV5	MTU5.TGRV input capture/compare match	Possible
	TGIW5	MTU5.TGRW input capture/compare match	Possible
MTU6	TGIA6	MTU6.TGRA input capture/compare match	Possible
	TGIB6	MTU6.TGRB input capture/compare match	Possible
	TGIC6	MTU6.TGRC input capture/compare match	Possible
	TGID6	MTU6.TGRD input capture/compare match	Possible
	TCIV6	MTU6.TCNT overflow	Not possible
MTU7	TGIA7	MTU7.TGRA input capture/compare match	Possible
	TGIB7	MTU7.TGRB input capture/compare match	Possible
	TGIC7	MTU7.TGRC input capture/compare match	Possible
	TGID7	MTU7.TGRD input capture/compare match	Possible
	TCIV7	MTU7.TCNT overflow/underflow*1	Possible
MTU8	TGIA8	MTU8.TGRA input capture/compare match	Possible
	TGIB8	MTU8.TGRB input capture/compare match	Possible
	TGIC8	MTU8.TGRC input capture/compare match	Possible
	TGID8	MTU8.TGRD input capture/compare match	Possible
	TCIV8	MTU8.TCNT overflow	Not possible

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

Note 1. Underflow is available only in complementary PWM mode.

(1) Input Capture/Compare Match Interrupt

If the TIER.TGIE bit is set to 1 when a TGR input capture/compare match occurs on a channel, an interrupt is requested. The MTU has 33 input capture/compare match interrupts (six for MTU0, four each for MTU3, MTU4, MTU6, MTU7, and MTU8, two each for MTU1 and MTU2, and three for MTU5).

(2) Overflow Interrupt

If the TIER.TCIEV bit is set to 1 when a TCNT overflow occurs on a channel, an interrupt is requested. The MTU has eight overflow interrupts (one for each channel except MTU5).
Note that an overflow interrupt is generated also when an underflow of the MTU4.TCNT and MTU7.TCNT occurs while operating in complementary PWM mode.

(3) Underflow Interrupt

If the TIER.TCIEU bit is set to 1 when a TCNT underflow occurs on a channel, an interrupt is requested. The MTU has two underflow interrupts (one each for MTU1, and MTU2).

24.4.2 DTC/DMAC Trigger Sources

(1) DTC Trigger Sources

The DTC can be triggered by the TGR input capture/compare match interrupt in each channel or the overflow interrupt in MTU4 and MTU7. For details, refer to section 20, Data Transfer Controller (DTCb).
The MTU provides a total of 33 input capture/compare match interrupts and overflow interrupts that can be used as DTC trigger sources: four each for MTU0, MTU3, MTU6, and MTU8, two each for MTU1 and MTU2, five each for MTU4 and MTU7, and three for MTU5.

(2) DMAC Trigger Sources

The DMAC can be triggered by the TGR input capture/compare match interrupt in each channel and the overflow interrupt in MTU4 and MTU7. For details, refer to section 18, DMA Controller (DMACAa).
The MTU provides a total of 33 input capture/compare match interrupts and overflow interrupts that can be used as DMAC trigger sources: four each for MTU0, MTU3, MTU6, and MTU8, two each for MTU1 and MTU2, five each for MTU4 and MTU7, and three for MTU5.
If a DMA transfer is initiated by the MTU, the trigger signal is cleared when the DMAC requests ownership of the internal bus. Accordingly, the state of the internal bus may lead to a wait for the start of DMA transfer.

(3) EXDMAC Initiation

The EXDMAC can be triggered by MTU interrupts. For details, refer to section 19, EXDMA Controller (EXDMACa).

24.4.3 A/D Converter Trigger Sources

The A/D converter can be triggered by one of the following three methods in the MTU. Table 24.78 shows the relationship between interrupt sources and A/D converter start request signals.

(1) A/D Conversion Start by TGRA Input Capture/Compare Match or at Trough of MTU4.TCNT (MTU7.TCNT) in Complementary PWM Mode

The A/D converter can be triggered by the occurrence of a TGRA input capture/compare match in each channel. In addition, if complementary PWM operation is performed while the TTGE2 bit in MTU4.TIER (MTU7.TIER) is set to 1, the A/D converter can be triggered at the trough of MTU4.TCNT (MTU7.TCNT) count (MTU4.TCNT (MTU7.TCNT) = 0000h).
A/D converter start request signal TRGAnN is issued to the A/D converter under either of the following conditions (n = 0 to 4, 6, 7).

- When a TGRA input capture/compare match occurs on a channel while the TIER.TTGE bit is set to 1
- When the MTU4.TCNT (MTU7.TCNT) count reaches the trough (MTU4.TCNT (MTU7.TCNT) = 0000h) during complementary PWM operation while the TTGE2 bit in MTU4.TIER (MTU7.TIER) is set to 1

When either condition is satisfied, if A/D converter start signal TRGAnN from the MTU is selected as the trigger in the A/D converter, A/D conversion will start.

(2) A/D Conversion Start by Compare Match between MTU0.TCNT and MTU0.TGRE

A/D converter start request signal TRG0N is issued to the A/D converter when a compare match occurs between MTU0.TCNT and MTU0.TGRE.
When a compare match occurs between MTU0.TCNT and MTU0.TGRE while the TTGE2 bit in MTU0.TIER2 is set to 1, A/D converter start request TRG0N is issued to the A/D converter. If A/D converter start signal TRG0N from the MTU is selected as the trigger in the A/D converter, A/D conversion will start.

(3) A/D Conversion Start by A/D Converter Start Request Delaying Function

The A/D converter can be triggered by generating A/D converter start request signal TRG4AN or TRG4BN (TRG7AN or TRG7BN) when the MTU4.TCNT (MTU7.TCNT) count matches the MTU4.TADCORA or MTU4.TADCORB (MTU7.TADCORA or MTU7.TADCORB) value if the UT4AE, DT4AE, UT4BE, or DT4BE (UT7AE, DT7AE, UT7BE, or DT7BE) bit in the A/D converter start request control register (MTU4.TADCR (MTU7.TADCR)) is set to 1. For details, refer to section 24.3.9, A/D Converter Start Request Delaying Function.
A/D conversion will start when TRG4AN (TRG7AN) is generated if A/D converter start signal TRG4AN (TRG7AN) from the MTU is selected as the trigger in the A/D converter, when TRG4BN (TRG7BN) is generated if TRG4BN (TRG7BN) from the MTU is selected as the trigger in the A/D converter, or when TRG4ABN (TRG7ABN) is generated if TRG4ABN (TRG7ABN) from the MTU is selected as the trigger in the A/D converter.

Table 24.78 Interrupt Sources and A/D Converter Start Request Signals

Target Registers	Interrupt Source	A/D Converter Start Request Signal
MTU0.TGRA and MTU0.TCNT	Input capture/compare match	TRGA0N
MTU1.TGRA and MTU1.TCNT		TRGA1N
MTU2.TGRA and MTU2.TCNT		TRGA2N
MTU3.TGRA and MTU3.TCNT		TRGA3N
MTU4.TGRA and MTU4.TCNT*1		TRGA4N
MTU4.TCNT	MTU4.TCNT trough in complementary PWM mode	
MTU6.TGRA and MTU6.TCNT	Input capture/compare match	TRGA6N
MTU7.TGRA and MTU7.TCNT*1		TRGA7N
MTU7.TCNT	MTU7.TCNT trough in complementary PWM mode	
MTU0.TGRE and MTU0.TCNT	Compare match	TRG0N
MTU4.TADCORA and MTU4.TCNT		TRG4AN
MTU4.TADCORB and MTU4.TCNT		TRG4BN
MTU7.TADCORA and MTU7.TCNT		TRG7AN
MTU7.TADCORB and MTU7.TCNT		TRG7BN
MTU4.TADCORA and MTU4.TCNT, MTU4.TADCORB and MTU4.TCNT	Compare match (interrupt skipping function 2)	TRG4ABN
MTU7.TADCORA and MTU7.TCNT, MTU7.TADCORB and MTU7.TCNT		TRG7ABN

Note 1. Since PWM waveforms are generated in complementary PWM mode, MTU4.TGRA (MTU7.TGRA) compare match not only with MTU4.TCNT (MTU7.TCNT) but also with MTU3.TCNT (MTU6.TCNT) and TCNTSA (TCNTSB) is detected. Accordingly, when compare match with MTU3.TCNT (MTU6.TCNT) and TCNTSA (TCNTSB) occurs, TRGA4N (TRGA7N) is also generated. When MTU3 and MTU 4 (MTU 6 and MTU7) are made to operate in complementary PWM mode for generating an A/D converter start request, use the A/D converter start request by compare match between MTU4.TCNT (MTU7.TCNT) and MTU4.TADCORA/TADCORB (MTU7.TADCORA/TADCORB).

24.5 Operation Timing

24.5.1 Input/Output Timing

(1) TCNT Count Timing

Figure 24.111 and Figure 24.112 show the TCNT count timing in internal clock operation, Figure 24.113 shows the TCNT count timing in external clock operation (normal mode), and Figure 24.114 shows the TCNT count timing in external clock operation (phase counting mode).




Figure 24.111 Count Timing in Internal Clock Operation (MTU0 to MTU4 and MTU6 to MTU8)




Figure 24.112 Count Timing in Internal Clock Operation (MTU5)




Figure 24.113 Count Timing in External Clock Operation (MTU0 to MTU4 and MTU6 to MTU8)




Figure 24.114 Count Timing in External Clock Operation (Phase Counting Mode)

(2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the value set in TIOR is output from MTIOCnm pin (n = 0 to 4, 6, 7, 8; m = A to D). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT count clock is generated.

Figure 24.115 shows the output compare output timing (normal mode or PWM mode) and Figure 24.116 shows the output compare output timing (complementary PWM mode or reset-synchronized PWM mode).




Figure 24.115 Output Compare Output Timing (Normal Mode or PWM Mode) (n = 0 to 4, 6, 7, 8; m = A to D)




Figure 24.116 Output Compare Output Timing (Complementary PWM Mode or Reset-Synchronized PWM Mode) (n = 0 to 4, 6, 7, 8; m = A to D)

(3) Input Capture Signal Timing

Figure 24.117 shows the input capture signal timing.




Figure 24.117 Input Capture Input Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

FFigure 24.118 and Figure 24.119 show the timing when counter clearing on compare match is specified, and Figure 24.120 shows the timing when counter clearing on input capture is specified.




Figure 24.118 Counter Clear Timing (Compare Match) (MTU0 to MTU4 and MTU6 to MTU8)




Figure 24.119 Counter Clear Timing (Compare Match) (MTU5)




Figure 24.120 Counter Clear Timing (Input Capture) (MTU0 to MTU8)

(5) Buffer Operation Timing

Figure 24.121 to Figure 24.123 show the timing in buffer operation.




Figure 24.121 Buffer Operation Timing (Compare Match)




Figure 24.122 Buffer Operation Timing (Input Capture)




Figure 24.123 Buffer Operation Timing (When TCNT Cleared)

(6) Buffer Transfer Timing (Complementary PWM Mode)

Figure 24.124 to Figure 24.126 show the buffer transfer timing in complementary PWM mode.




Figure 24.124 Transfer Timing from Buffer Register to Temporary Register (TCNTSA Stopped)




Figure 24.125 Transfer Timing from Buffer Register to Temporary Register (TCNTSA Operating)




Figure 24.126 Transfer Timing from Temporary Register to Compare Register

24.5.2 Interrupt Signal Timing

(1) TGI Interrupt Timing by Compare Match

Figure 24.127 and Figure 24.128 show the TGI interrupt request signal timing when a compare match occurs.




Figure 24.127 TGI Interrupt Timing (Compare Match) (MTU0 to MTU4 and MTU6 to MTU8)




Figure 24.128 TGI Interrupt Timing (Compare Match) (MTU5)

(2) TGI Interrupt Timing by Input Capture

Figure 24.129 and Figure 24.130 show the TGI interrupt request signal timing when an input capture occurs.




Figure 24.129 TGI Interrupt Timing (Input Capture) (MTU0 to MTU4 and MTU6 to MTU8)




Figure 24.130 TGI Interrupt Timing (Input Capture) (MTU5)

(3) TCIV and TCIU Interrupt Timing

Figure 24.131 shows the TCIV interrupt request signal timing when an overflow is generated.
Figure 24.132 shows the TCIU interrupt request signal timing when an underflow is generated.




Figure 24.131 TCIV Interrupt Timing




Figure 24.132 TCIU Interrupt Timing

24.6 Usage Notes

24.6.1 Module Stop Function Setting

MTU operation can be disabled or enabled using the module stop control register. MTU operation is stopped with the initial setting. Register access is enabled by releasing the module clock stop state. For details, refer to section 11, Low Power Consumption.

24.6.2 Count Clock Restrictions

The count clock source pulse width must be at least three PCLKA cycles for single-edge detection, and at least five PCLKA cycles for both-edge detection. The MTU will not operate properly at narrower pulse widths.
In phase counting mode, the phase difference and overlap between the two input clocks must be at least three PCLKA cycles, and the pulse width must be at least five PCLKA cycles. Figure 24.133 shows the input clock conditions in phase counting mode.




Figure 24.133 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

24.6.3 Note on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which TCNT updates the matched count value). Consequently, the actual counter frequency is given by the following formula:

- MTU0 to MTU4 and MTU6 to MTU8

$$f = \frac{CNTCLK}{N + 1}$$

- MTU5

$$f = \frac{CNTCLK}{N}$$

f: Counter frequency
CNTCLK: The count clock frequency set by TCR.TPSC[2:0] and TCR2.TPSC2[2:0]
N: TGR setting

24.6.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the TCNT write cycle, TCNT clearing takes precedence and TCNT write operation is not performed.
Figure 24.134 shows the timing in this case.




Figure 24.134 Contention between TCNT Write and Clear Operations

24.6.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in a TCNT write cycle, TCNT write operation takes precedence and TCNT is not incremented.
Figure 24.135 shows the timing in this case.




Figure 24.135 Contention between TCNT Write and Increment Operations

24.6.6 Contention between TGR Write Operation and Compare Match

If a compare match occurs in a TGR write cycle, TGR write operation is executed and the compare match signal is also generated.
Figure 24.136 shows the timing in this case.




Figure 24.136 Contention between TGR Write Operation and Compare Match

24.6.7 Contention between Buffer Register Write Operation and Compare Match

If a compare match occurs in the T2 state in a TGR write cycle, the data before write operation is transferred to TGR by the buffer operation.
Figure 24.137 shows the timing in this case.




Figure 24.137 Contention between Buffer Register Write Operation and Compare Match

24.6.8 Contention between Buffer Register Write and TCNT Clear Operations

When the buffer transfer timing is set at the TCNT clear timing by the timer buffer transfer mode register (TBTM), if TCNT clearing occurs in the TGR write cycle, the data before write operation is transferred to TGR by the buffer operation.
Figure 24.138 shows the timing in this case.




Figure 24.138 Contention between Buffer Register Write and TCNT Clear Operations

24.6.9 Contention between TGR Read Operation and Input Capture

If an input capture signal is generated in a TGR read cycle, the data before input capture transfer is read.
Figure 24.139 shows the timing in this case.




Figure 24.139 Contention between TGR Read Operation and Input Capture (MTU0 to MTU8)

24.6.10 Contention between TGR Write Operation and Input Capture

If an input capture signal is generated in the TGR write cycle, the input capture operation takes precedence and the TGR write operation is not performed in MTU0 to MTU4 and MTU6 to MTU8. In MTU5, the TGR write operation is performed and the input capture signal is generated.
Figure 24.140 and Figure 24.141 show the timing in this case.




Figure 24.140 Contention between TGR Write Operation and Input Capture (MTU0 to MTU4 and MTU6 to MTU8)




Figure 24.141 Contention between TGR Write Operation and Input Capture (MTU5)

24.6.11 Contention between Buffer Register Write Operation and Input Capture

If an input capture signal is generated in the buffer register write cycle, the buffer operation takes precedence and the buffer register write operation is not performed.
Figure 24.142 shows the timing in this case.




Figure 24.142 Contention between Buffer Register Write Operation and Input Capture

24.6.12 Contention between MTU2.TCNT Write Operation and Overflow/Underflow in Cascaded Operation

With timer counters MTU1.TCNT and MTU2.TCNT in a cascade, when a contention occurs between MTU1.TCNT counting (an MTU2.TCNT overflow/underflow) and the MTU2.TCNT write operation, the MTU2.TCNT write operation is performed and the MTU1.TCNT count signal is disabled. In this case, if MTU1.TGRA works as a compare match register and there is a match between the MTU1.TGRA and MTU1.TCNT values, a compare match signal is issued.

Furthermore, when the MTU1.TCNT count clock is selected as the input capture source of MTU0, MTU0.TGRA to MTU0.TGRD work in input capture mode. In addition, when the MTU0.TGRC compare match/input capture is selected as the input capture source of MTU1.TGRB, MTU1.TGRB works in input capture mode.

Figure 24.143 shows the timing in this case.

When setting the TCNT clearing function in cascaded operation, be sure to synchronize MTU1 and MTU2.




Figure 24.143 Contention between MTU2.TCNT Write Operation and Overflow/Underflow in Cascaded Operation

24.6.13 Counter Value When Count Operation is Stopped in Complementary PWM Mode

When counting operation in MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) is stopped in complementary PWM mode, the MTU3.TCNT (MTU6.TCNT) value is set to the timer dead time register (TDDRA (TDDRB)) value and MTU4.TCNT (MTU7.TCNT) is set to 0000h.
When operation is restarted in complementary PWM mode, counting begins automatically from the initial setting state. Figure 24.144 shows this operation.
When counting begins in another operating mode, be sure to make initial settings in MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT).




Figure 24.144 Counter Value When Stopped in Complementary PWM Mode

24.6.14 Buffer Operation Setting in Complementary PWM Mode

When modifying the PWM period set register (MTU3.TGRA or MTU6.TGRA), timer period data register (TCDRA or TCDRB), and duty set registers (MTU3.TGRB, MTU4.TGRA, and MTU4.TGRB (MTU6.TGRB, MTU7.TGRA, and MTU7.TGRB)) in complementary PWM mode, be sure to use buffer operation. In addition, set the BFA and BFB bits in MTU4.TMDR1 (MTU7.TMDR1) to 0. The MTIOC4C (MTIOC7C) pin cannot output waveforms if the BFA bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1. Likewise, the MTIOC4D (MTIOC7D) pin cannot output waveforms if the BFB bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1.
In complementary PWM mode, buffer operation in MTU3 and MTU4 (or MTU6 and MTU7) depends on the settings in bits BFA and BFB of MTU3.TMDR1 (MTU6.TMDR1). When the BFA bit in MTU3.TMDR1 (MTU6.TMDR1) is set to 1, MTU3.TGRC (MTU6.TGRC) functions as a buffer register for MTU3.TGRA (MTU6.TGRA). At the same time, MTU4.TGRC (MTU7.TGRC) functions as a buffer register for MTU4.TGRA (MTU7.TGRA), and TCBRA (TCBRB) functions as a buffer register for TCDRA (TCDRB).

24.6.15 Buffer Operation and Compare Match in Reset-Synchronized PWM Mode

When setting buffer operation in reset-synchronized PWM mode, set the BFA and BFB bits in MTU4.TMDR1 (MTU7.TMDR1) to 0. The MTIOC4C (MTIOC7C) pin cannot output waveforms if the BFA bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1. Likewise, the MTIOC4D (MTIOC7D) pin cannot output waveforms if the BFB bit in MTU4.TMDR1 (MTU7.TMDR1) is set to 1.

In reset-synchronized PWM mode, buffer operation in MTU3 and MTU4 (or MTU 6 and MTU7) depends on the settings in the BFA and BFB bits of MTU3.TMDR1 (MTU6.TMDR1). For example, if the BFA bit in MTU3.TMDR1 (MTU6.TMDR1) is set to 1, MTU3.TGRC (MTU6.TGRC) functions as a buffer register for MTU3.TGRA (MTU6.TGRA). At the same time, MTU4.TGRC (MTU7.TGRC) functions as a buffer register for MTU4.TGRA (MTU7.TGRA).

While the MTU3.TGRC (MTU6.TGRC) and MTU3.TGRD (MTU6.TGRD) are operating as buffer registers, a TGImn interrupt (m = C, D; n = 3, 4 or 6, 7) is not generated.

Figure 24.145 shows an example of MTU3.TGR (MTU6.TGR), MTU4.TGR (MTU7.TGR), MTIOC3 (MTIOC6), and MTIOC4 (MTIOC7) operation with the BFA and BFB bits in MTU3.TMDR1 (MTU6.TMDR1) set to 1 and the BFA and BFB bits in MTU4.TMDR1 (MTU7.TMDR1) set to 0.




Figure 24.145 Buffer Operation and Compare Match in Reset-Synchronized PWM Mode

24.6.16 Overflow in Reset-Synchronized PWM Mode

After reset-synchronized PWM mode is selected, MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) start counting when the CST3 (CST6) bit of TSTRA (TSTRB) is set to 1. In this state, the MTU4.TCNT (MTU7.TCNT) count clock source and count edge are determined by the MTU3.TCR (MTU6.TCR) setting.
In reset-synchronized PWM mode, with period register MTU3.TGRA (MTU6.TGRA) set to FFFFh and the MTU3.TGRA (MTU6.TGRA) compare match selected as the counter clearing source, MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) count up to FFFFh, then a compare match occurs with MTU3.TGRA (MTU6.TGRA), and MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) are both cleared. In this case, a TCIVn interrupt (n = 3, 4 or 6, 7) is not generated.
Figure 24.146 shows an example of operation in reset-synchronized PWM mode with period register MTU3.TGRA (MTU6.TGRA) set to FFFFh and the MTU3.TGRA (MTU6.TGRA) compare match specified for the counter clearing source.




Figure 24.146 Overflow in Reset-Synchronized PWM Mode

24.6.17 Contention between Overflow/Underflow and Counter Clearing

If an overflow/underflow and counter clearing occur simultaneously, a TCIVn interrupt (n = 0 to 4, 6 to 8) nor a TCIUn interrupt (n = 1, 2) is not generated and TCNT clearing takes precedence.
Figure 24.147 shows the operation timing when a TGR compare match is specified as the clearing source and TGR is set to FFFFh.




Figure 24.147 Contention between Overflow and Counter Clearing

24.6.18 Contention between TCNT Write Operation and Overflow/Underflow

If TCNT counts up or down in a TCNT write cycle and an overflow or an underflow occurs, the TCNT write operation takes precedence. A TCIVn interrupt (n = 0 to 4, 6 to 8) nor a TCIUn interrupt (n = 1, 2) is not generated.
Figure 24.148 shows the operation timing when there is contention between TCNT write operation and overflow.




Figure 24.148 Contention between TCNT Write Operation and Overflow

24.6.19 Note on Transition from Normal Mode or PWM Mode 1 to Reset-Synchronized PWM Mode

When making a transition from normal mode or PWM mode 1 to reset-synchronized PWM mode in MTU3 and MTU4 (or MTU6 and MTU7), if the counter is stopped while the output pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, and MTIOC7D) are held at a high level and then operation is started after a transition to reset-synchronized PWM mode, the initial pin output will not be correct.

When making a transition from normal mode to reset-synchronized PWM mode, write 11h to MTU3.TIORH, MTU3.TIORL, MTU4.TIORH, and MTU4.TIORL (MTU6.TIORH, MTU6.TIORL, MTU7.TIORH, and MTU7.TIORL) to initialize the output pin state to a low level, then set the registers to the initial value (00h) before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronized PWM mode, switch to normal mode, initialize the output pin state to a low level, and then set the registers to the initial value (00h) before making the transition to reset-synchronized PWM mode.

24.6.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode

When MTU3 and MTU4 (or MTU6 and MTU7) are in complementary PWM mode or reset-synchronized PWM mode, the PWM waveform output level is determined by the OLSP and OLSN bits in the timer output control register (TOCR1A or TOCR1B). In complementary PWM mode or reset-synchronized PWM mode, TIOR should be set to 00h. The output level in negative phase when the TDERA.TDER (TDERB.TDER) bit is set to 0 in complementary PWM mode (the dead time is not generated) does not depend on the setting of the TOCR1A.OLSN (TOCR1B.OLSN) bit. It is equivalent to the inverted level of positive phase output based on the setting of the TOCR1A.OLSP (TOCR1B.OLSP) bit.

24.6.21 Simultaneous Input Capture in MTU1.TCNT and MTU2.TCNT in Cascade Connection

When timer counters 1 and 2 (MTU1.TCNT and MTU2.TCNT) operate as a 32-bit counter in cascade connection, the cascaded counter value cannot be captured successfully in some cases even if input-capture input is simultaneously done to MTIOC1A and MTIOC2A or to MTIOC1B and MTIOC2B. This is because the input timing of MTIOC1A and MTIOC2A or to MTIOC1B and MTIOC2B may not be the same when external input-capture signals input into MTU1.TCNT and MTU2.TCNT are taken in synchronization with the internal clock.

For example, MTU1.TCNT (the counter for upper 16 bits) does not capture the count-up value by an overflow from MTU2.TCNT (the counter for lower 16 bits) but captures the count value before the up-counting. In this case, the values of MTU1.TCNT = FFF1h and MTU2.TCNT = 0000h should be transferred to MTU1.TGRA and MTU2.TGRA or to MTU1.TGRB and MTU2.TGRB, but the values of MTU1.TCNT = FFF0h and MTU2.TCNT = 0000h are erroneously transferred.

The MTU has a function that allows simultaneous capture of MTU1.TCNT and MTU2.TCNT with a single input capture input. This function can be used to read the 32-bit counter such that MTU1.TCNT and MTU2.TCNT are captured at the same time. For details, refer to section 24.2.11, Timer Input Capture Control Register (TICCR).

24.6.22 Interrupt Skipping Function 2

When interrupt skipping function 2 is in use and the difference between the values in MTU4.TADCORA and MTU4.TADCORB is small, correct counting of the number skipped may not be possible, in which case requests for A/D conversion will not be generated with the expected timing. The conditions listed below thus apply to these settings.
For MTU6 and MTU7, the same conditions apply to the settings of MTU7.TADCORA and MTU7.TADCORB.

(1) When the number skipped is zero for skipping function 2

- The difference between the values in MTU4.TADCORA and MTU4.TADCORB must be at least four.
- The interval of comparison for MTU4.TADCORA must be at least four cycles of PCLKA (the updated value of MTU4.TADCORA is set to the previous value plus or minus at least four).
- The interval of comparison for MTU4.TADCORB must be at least four cycles of PCLKA (the updated value of MTU4.TADCORB is set to the previous value plus or minus at least four).

(2) When the number skipped is one or more for skipping function 2

- The difference between the values in MTU4.TADCORA and MTU4.TADCORB must be at least two.
- The interval of comparison for MTU4.TADCORB must be at least two cycles of PCLKA (the updated value of MTU4.TADCORB is set to the previous value plus or minus at least two).

24.6.23 Notes When Complementary PWM Mode Output Protection Function is Not Used

The complementary PWM mode output protection function is initially enabled. For details, refer to section 25, Port Output Enable 3 (POE3a).

24.6.24 Notes Regarding Timer Counter (MTU5.TCNT) and Timer General Register (MTU5.TGR)

Do not set an MTU5.TGRj (j = U, V, W) bit to the value of the corresponding MTU5.TCNTj (j = U, V, W) plus one while counting by the MTU5.TCNTj (j = U, V, W) register is stopped. If an MTU5.TGRj (j = U, V, W) bit is set to the value of the corresponding MTU5.TCNTj (j = U, V, W) plus one while counting by the MTU5.TCNTj (j = U, V, W) is stopped, a compare-match will be generated even though counting is stopped.
In this case, if the compare match enable bit (MTU5.TIER.TGIE5j (j = U, V, W) bit is set to 1 (enabling interrupts), a compare-match interrupt will also be generated. If the value of the timer compare match clear register is 1 (enabled), the timer is automatically cleared to 0000h when the compare-match is generated, regardless of whether interrupts from the MTU5.TCNTj (j = U, V, W) are enabled or disabled.

24.6.25 Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode

If control of the output waveform is enabled (TWCRA.WRE bit = 1 or TWCRB.WRE bit = 1) at the time of synchronous counter clearing in complementary PWM mode, satisfaction of either condition 1 or 2 below has the following effects.

- Dead time on the PWM output pins is shortened (or disappears).
- The active level is output on the negative phase PWM output pins beyond the period for active-level output.

Condition 1: In portion (10) of the initial output inhibition period in Figure 24.149, synchronous clearing occurs within the dead-time period for PWM output.

Condition 2: In portions (10) and (11) of the initial output inhibition period in Figure 24.150, synchronous clearing occurs when any condition from among MTU3.TGRB (MTU6.TGRB) ≤ TDDRA (TDDRB), MTU4.TGRA (MTU7.TGRA) ≤ TDDRA (TDDRB), or MTU4.TGRB (MTU7.TGRB) ≤ TDDRA (TDDRB) is satisfied.

The following method avoids the above phenomena.
Ensure that synchronous clearing proceeds with the value of each comparison register (MTU3.TGRB (MTU6.TGRB), MTU4.TGRA (MTU7.TGRA), and MTU4.TGRB (MTU7.TGRB)) set to at least double the value of the TDDRA register (TDDRB register).




Figure 24.149 Example of Synchronous Clearing (When Condition 1 Applies)




Figure 24.150 Example of Synchronous Clearing (When Condition 2 Applies)

24.6.26 Notes on Timer Mode Register Setting for ELC Event Input

When MTU is used in ELC operation, set the timer mode register (TMDR) of the relevant channel to its initial value (00h).

24.6.27 Continuous Output of Interrupt Signal in Response to a Compare Match

When the TGR register is set to 0000h, the PCLKA/1 is set as the count clock, and compare match is set as the trigger for clearing of the count clock, the value of the TCNT counter remains 0000h, and the interrupt signal will be output continuously (i.e. its level will be flat) rather than output over a single cycle. Consequently, interrupts will not be detected in response to second and subsequent compare matches.
Figure 24.151 shows the timing for continuous output of the interrupt signal in response to a compare match.




Figure 24.151 Continuous Output of Interrupt Signal in Response to a Compare Match

24.6.28 Usage Notes on A/D Converter Delaying Function in Complementary PWM Mode

- When data is transferred from a buffer register at the trough of the MTU4.TCNT (MTU7.TCNT) counter while the MTU4.TADCOBRA and MTU4.TADCOBRB (MTU7.TADCOBRA and MTU7.TADCOBRB) registers are set to 0 and the UT4AE and UT4BE (UT7AE and UT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1, no A/D converter start request is issued during up-counting immediately after transfer. Refer to Figure 24.152.
- When data is transferred from a buffer register at the crest of the MTU4.TCNT (MTU7.TCNT) counter while the MTU4.TADCOBRA and MTU4.TADCOBRB (MTU7.TADCOBRA and MTU7.TADCOBRB) registers are set to the same value as the TCDR and the UT4AE and UT4BE (UT7AE and UT7BE) bits in the MTU4.TADCR (MTU7.TADCR) register are set to 1, no A/D converter start request is issued during down-counting immediately after transfer. Refer to Figure 24.153.
- To issue an A/D converter start request linked with the interrupt skipping function, set the MTU4.TADCORA and MTU4.TADCORB (MTU7.TADCORA and MTU7.TADCORB) registers so that $2 \leq$ MTUn.TADCORA/TADCORB $\leq$ TCDR – 2 is satisfied (n = 4, 7).




Figure 24.152 A/D Converter Start Request When 0 is Written to MTU4.TADCOBRA




Figure 24.153 A/D Converter Start Request When the Same Value as TCDR is Written to MTU4.TADCOBRA

24.7 MTU Output Pin Initialization

24.7.1 Operating Modes

The MTU has the following six operating modes. Waveforms can be output in any of these modes.

- Normal mode (MTU0 to MTU4 and MTU6 to MTU8)
- PWM mode 1 (MTU0 to MTU4, MTU6, and MTU7)
- PWM mode 2 (MTU0 to MTU2)
- Phase counting modes 1 to 5 (MTU1 and MTU2)
- Complementary PWM mode (MTU3, MTU4, MTU6, and MTU7)
- Reset-synchronized PWM mode (MTU3, MTU4, MTU6, and MTU7)

This section describes how to initialize the MTU output pins in each of these modes.

24.7.2 Operation in Case of Re-Setting Due to Error during Operation

If an error occurs during MTU operation, MTU output should be cut off by the system. The output can be cut off by allowing non-active level output from the pins by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports. MTU output can be disabled through TIOR settings. Complementary PWM output (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7B, MTIOC7C, and MTIOC7D) should be specified through TOERA and TOERB settings. For PWM output pins, output can also be cut by hardware, using port output enable 3 (POE3). The pin initialization procedures for re-setting due to an error during operation and the procedures for restarting in a different mode after re-setting are described below.

The MTU has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Available mode transition combinations are shown in Table 24.79.

Table 24.79 Mode Transition Combinations

	Normal	PWM1	PWM2	PCM	CPWM	RPWM
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	Not available	Not available
PCM	(17)	(18)	(19)	(20)	Not available	Not available
CPWM	(21)	(22)	Not available	Not available	(23) (24)	(25)
RPWM	(26)	(27)	Not available	Not available	(28)	(29)

Normal: Normal mode
PWM1: PWM mode 1
PWM2: PWM mode 2
PCM: Phase counting modes 1 to 5
CPWM: Complementary PWM mode
RPWM: Reset-synchronized PWM mode

24.7.3 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation

- When making a transition to a mode (Normal, PWM1, PWM2, or PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of TIOR setting.
- In PWM mode 1, waveforms are not output to the MTIOCnB and MTIOCnD (n = 3, 4, 6, 7) pins. When a pin is configured for MTIOCnB or MTIOCnD, it enters high-impedance state. To output a specified level, set the pin to general output port.
- In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. When a pin is configured for MTIOCnm (n = 0 to 2; m = A to D), it enters high-impedance state. To output a specified level, set the pin to general output port.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, waveforms are not output to the corresponding pins (MTIOCnC or MTIOCnD (n = 0, 3, 4, 6, 7)). When a pin is configured for MTIOCnC or MTIOCnD, it enters high-impedance state. To output a specified level, set the pin to general output port.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, waveforms are not output to the corresponding pins (MTIOCnC or MTIOCnD (n = 0, 3, 4, 6, 7)). When a pin is configured for MTIOCnC or MTIOCnD, it enters high-impedance state. To output a specified level, set the pin to general output port.
- When making a transition to a mode (CPWM or RPWM) in which the pin output level is selected by the timer output control register (TOCR1A, TOCR2A, TOCR1B, or TOCR2B) setting, temporarily disable output in MTU3 and MTU4 (or MTU6 and MTU7) with the timer output master enable register (TOERA or TOERB). At this time, when a pin is configured for MTIOCnm (n = 3, 4, 6, 7; m = A to D), it enters high-impedance state. To output a specified level, set the pin to general output port. Switch to normal mode, perform initialization with TIOR, restore TIOR to its initial value, then operate the MTU in accordance with the mode setting procedure (TOCR1A setting, TOCR2A setting, TMDR1 setting, and TOERA setting (TOCR1B setting, TOCR2B setting, TMDR1 setting, and TOERB setting)).

Note: Channel number is substituted for “n” indicated in this section.

Pin initialization procedures are described below for the numbered combinations in Table 24.79. The active level is assumed to be low.

(1) Operation When Error Occurs in Normal Mode and Operation is Restarted in Normal Mode

Figure 24.154 shows a case in which an error occurs in normal mode and operation is restarted in normal mode after re-setting.




Figure 24.154 Error Occurrence in Normal Mode, Recovery in Normal Mode

(1) After a reset, the MTU output goes low and the ports enter high-impedance state.
(2) After a reset, the TMDR1 setting is for normal mode.
(3) For MTU3 and MTU4 (MTU6 and MTU7), enable output with the TOERA (TOERB) register before initializing the pins with the TIOR register.
(4) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence.)
(5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(6) Start count operation by setting the TSTRA (TSTRB) register.
(7) Output goes low on compare match occurrence.
(8) An error occurs.
(9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
(10) Stop count operation by setting the TSTRA (TSTRB) register.
(11) This step is not necessary when restarting in normal mode.
(12) Initialize the pins with the TIOR register.
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA (TSTRB) register.

(2) Operation When Error Occurs in Normal Mode and Operation is Restarted in PWM Mode 1

Figure 24.155 shows a case in which an error occurs in normal mode and operation is restarted in PWM mode 1 after re-setting.




Figure 24.155 Error Occurrence in Normal Mode, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 24.154.
(11) Set PWM mode 1.
(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA (TSTRB) register.

(3) Operation When Error Occurs in Normal Mode and Operation is Restarted in PWM mode 2

Figure 24.156 shows a case in which an error occurs in normal mode and operation is restarted in PWM mode 2 after re-setting.




Figure 24.156 Error Occurrence in Normal Mode, Recovery in PWM Mode 2

(1) to (10) are the same as in Figure 24.154.
(11) Set PWM mode 2.
(12) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA register.

Note: PWM mode 2 can only be selected for MTU0 to MTU2, and therefore the TOERA register setting is not necessary.

(4) Operation When Error Occurs in Normal Mode and Operation is Restarted in Phase Counting Mode

Figure 24.157 shows a case in which an error occurs in normal mode and operation is restarted in phase counting mode after re-setting.




Figure 24.157 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode

(1) to (10) are the same as in Figure 24.154.
(11) Set the phase counting mode.
(12) Initialize the pins with the TIOR register.
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA register.

Note: The phase counting mode can only be selected for MTU1 and MTU2, and therefore the TOERA register setting is not necessary.

(5) Operation When Error Occurs in Normal Mode and Operation is Restarted in Complementary PWM Mode

Figure 24.158 shows a case in which an error occurs in normal mode and operation is restarted in complementary PWM mode after re-setting.




Figure 24.158 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode

(1) to (10) are the same as in Figure 24.154.
(11) Initialize the normal mode waveform generation block with the TIOR register.
(12) Disable operation of the normal mode waveform generation block with the TIOR register.
(13) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(14) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
(15) Set complementary PWM mode.
(16) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(17) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(18) Restart operation by setting the TSTRA (TSTRB) register.

(6) Operation When Error Occurs in Normal Mode and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 24.159 shows a case in which an error occurs in normal mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 24.159 Error Occurrence in Normal Mode, Recovery in Reset-Synchronized PWM Mode

(1) to (13) are the same as in Figure 24.158.

(14) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).

(15) Set reset-synchronized PWM mode.

(16) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.

(17) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(18) Restart operation by setting the TSTRA (TSTRB) register.

(7) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Normal Mode

Figure 24.160 shows a case in which an error occurs in PWM mode 1 and operation is restarted in normal mode after re-setting.




Figure 24.160 Error Occurrence in PWM Mode 1, Recovery in Normal Mode

(1) After a reset, the MTU output goes low and the ports enter high-impedance state.
(2) Set PWM mode 1.
(3) For MTU3 and MTU4 (MTU6 and MTU7), enable output with the TOERA (TOERB) register before initializing the pins with the TIOR register.
(4) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence. In PWM mode 1, the MTIOCnB side is not initialized.)
(5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(6) Start count operation by setting the TSTRA (TSTRB) register.
(7) Output goes low on compare match occurrence.
(8) An error occurs.
(9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
(10) Stop count operation by setting the TSTRA (TSTRB) register.
(11) Set normal mode.
(12) Initialize the pins with the TIOR register.
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA (TSTRB) register.

(8) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in PWM mode 1

Figure 24.161 shows a case in which an error occurs in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting.




Figure 24.161 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 24.160.
(11) This step is not necessary when restarting in PWM mode 1.
(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA (TSTRB) register.

(9) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in PWM mode 2

Figure 24.162 shows a case in which an error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.




Figure 24.162 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

(1) to (10) are the same as in Figure 24.160.
(11) Set PWM mode 2.
(12) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA register.

Note: PWM mode 2 can only be selected for MTU0 to MTU2, and therefore the TOERA register setting is not necessary.

(10) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Phase Counting Mode

Figure 24.163 shows a case in which an error occurs in PWM mode 1 and operation is restarted in phase counting mode after re-setting.




Figure 24.163 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode

(1) to (10) are the same as in Figure 24.160.
(11) Set the phase counting mode.
(12) Initialize the pins with the TIOR register.
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA register.

Note: The phase counting mode can only be selected for MTU1 and MTU2, and therefore the TOERA register setting is not necessary.

(11) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Complementary PWM Mode

Figure 24.164 shows a case in which an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after re-setting.




Figure 24.164 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

(1) to (10) are the same as in Figure 24.160.
(11) Set normal mode to initialize the normal mode waveform generation block.
(12) Initialize the PWM mode 1 waveform generation block with the TIOR register.
(13) Disable operation of the PWM mode 1 waveform generation block with the TIOR register.
(14) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(15) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TSTRB).
(16) Set complementary PWM mode.
(17) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(18) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(19) Restart operation by setting the TSTRA (TSTRB) register.

(12) Operation When Error Occurs in PWM Mode 1 and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 24.165 shows a case in which an error occurs in PWM mode 1 and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 24.165 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronized PWM Mode

(1) to (14) are the same as in Figure 24.164.

(15) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).

(16) Set reset-synchronized PWM mode.

(17) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.

(18) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(19) Restart operation by setting the TSTRA (TSTRB) register.

(13) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in Normal Mode

Figure 24.166 shows a case in which an error occurs in PWM mode 2 and operation is restarted in normal mode after re-setting.




Figure 24.166 Error Occurrence in PWM Mode 2, Recovery in Normal Mode

(1) After a reset, the MTU output goes low and the ports enter high-impedance state.
(2) Set PWM mode 2.
(3) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence. In PWM mode 2, the pin that corresponds to the TGR register used as a period register is not initialized. In the example, the MTUn.TGRA register is used as a period register.)
(4) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(5) Start count operation by setting the TSTRA register.
(6) Output goes low on compare match occurrence.
(7) An error occurs.
(8) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
(9) Stop count operation by setting the TSTRA register.
(10) Set normal mode.
(11) Initialize the pins with the TIOR register.
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(14) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in PWM Mode 1

Figure 24.167 shows a case in which an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.




Figure 24.167 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1

(1) to (9) are the same as in Figure 24.166.
(10) Set PWM mode 1.
(11) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(15) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in PWM Mode 2

Figure 24.168 shows a case in which an error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.




Figure 24.168 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2

(1) to (9) are the same as in Figure 24.166.
(10) This step is not necessary when restarting in PWM mode 2.
(11) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(16) Operation When Error Occurs in PWM Mode 2 and Operation is Restarted in Phase Counting Mode

Figure 24.169 shows a case in which an error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting.




Figure 24.169 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode

(1) to (9) are the same as in Figure 24.166.
(10) Set the phase counting mode.
(11) Initialize the pins with the TIOR register.
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(17) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in Normal Mode

Figure 24.170 shows a case in which an error occurs in phase counting mode and operation is restarted in normal mode after re-setting.




Figure 24.170 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode

(1) After a reset, the MTU output goes low and the ports enter high-impedance state.
(2) Set phase counting mode.
(3) Initialize the pins with the TIOR register. (In the example, the initial output is a high level, and a low level is output on compare match occurrence.)
(4) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(5) Start count operation by setting the TSTRA register.
(6) Output goes low on compare match occurrence.
(7) An error occurs.
(8) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
(9) Stop count operation by setting the TSTRA register.
(10) Set normal mode.
(11) Initialize the pins with the TIOR register.
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(18) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in PWM Mode 1

Figure 24.171 shows a case in which an error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting.




Figure 24.171 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1

(1) to (9) are the same as in Figure 24.170.
(10) Set PWM mode 1.
(11) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(19) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in PWM Mode 2

Figure 24.172 shows a case in which an error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting.




Figure 24.172 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2

(1) to (9) are the same as in Figure 24.170.
(10) Set PWM mode 2.
(11) Initialize the pins with the TIOR register. (In PWM mode 2, a waveform is not output to the pin that corresponds to the TGR register used as a period register. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(20) Operation When Error Occurs in Phase Counting Mode and Operation is Restarted in Phase Counting Mode

Figure 24.173 shows a case in which an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting.




Figure 24.173 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

(1) to (9) are the same as in Figure 24.170.
(10) This step is not necessary when restarting in phase counting mode.
(11) Initialize the pins with the TIOR register.
(12) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(13) Restart operation by setting the TSTRA register.

(21) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Normal Mode

Figure 24.174 shows a case in which an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.




Figure 24.174 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

(1) After a reset, the MTU3 output goes low and the ports enter high-impedance state.
(2) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
(3) Set complementary PWM mode.
(4) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(6) Start count operation by setting the TSTRA (TSTRB) register.
(7) The complementary PWM waveform is output on compare match occurrence.
(8) An error occurs.
(9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
(10) Stop count operation by setting the TSTRA (TSTRB) register. (MTU output becomes the initial complementary PWM output value).
(11) Set normal mode (MTU output goes low).
(12) Initialize the pins with the TIOR register.
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA (TSTRB) register.

(22) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in PWM Mode 1

Figure 24.175 shows a case in which an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 24.175 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 24.174.
(11) Set PWM mode 1 (MTU output goes low).
(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA (TSTRB) register.

(23) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Complementary PWM Mode

Figure 24.176 shows a case in which an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the period and duty settings at the time of stopping the counter).




Figure 24.176 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode (1)

(1) to (10) are the same as in Figure 24.174.
(11) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(12) Restart operation by setting the TSTRA (TSTRB) register.
(13) The complementary PWM waveform is output on compare match occurrence.

(24) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Complementary PWM Mode with New Settings

Figure 24.177 shows a case in which an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (operation is restarted using new period and duty ratio settings).




Figure 24.177 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode (2)

(1) to (10) are the same as in Figure 24.174.
(11) Set normal mode and make new settings (MTU output goes low).
(12) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(13) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
(14) Set complementary PWM mode.
(15) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(16) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(17) Restart operation by setting the TSTRA (TSTRB) register.

(25) Operation When Error Occurs in Complementary PWM Mode and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 24.178 shows a case in which an error occurs in complementary PWM mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 24.178 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronized PWM Mode

(1) to (10) are the same as in Figure 24.174.
(11) Set normal mode (MTU output goes low).
(12) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(13) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
(14) Set reset-synchronized PWM mode.
(15) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(16) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(17) Restart operation by setting the TSTRA (TSTRB) register.

(26) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in Normal Mode

Figure 24.179 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in normal mode after re-setting.




Figure 24.179 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode

(1) After a reset, the MTU output goes low and the ports enter high-impedance state.
(2) Select the reset-synchronized PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
(3) Set reset-synchronized PWM mode.
(4) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(5) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(6) Start count operation by setting the TSTRA (TSTRB) register.
(7) The reset-synchronized PWM waveform is output on compare match occurrence.
(8) An error occurs.
(9) Allow non-active level output by setting the pins as general output ports using the port direction registers (PDR), port output data registers (PODR), and port mode registers (PMR) of the I/O ports.
(10) Stop count operation by setting the TSTRA (TSTRB) register. (MTU output becomes the initial reset-synchronized PWM output value.)
(11) Set normal mode (positive-phase MTU output goes low, and negative-phase output goes high).
(12) Initialize the pins with the TIOR register.
(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(14) Restart operation by setting the TSTRA (TSTRB) register.

(27) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in PWM Mode 1

Figure 24.180 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 24.180 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1

(1) to (10) are the same as in Figure 24.179.

(11) Set PWM mode 1 (positive-phase MTU output goes low, and negative-phase output goes high).

(12) Initialize the pins with the TIOR register. (In PWM mode 1, waveforms are not output to the MTIOCnB (MTIOCnD) pins. To output a specified level, make necessary settings for general output ports in the port direction registers (PDR) and port output data registers (PODR) of the I/O ports.)

(13) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.

(14) Restart operation by setting the TSTRA (TSTRB) register.

(28) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in Complementary PWM Mode

Figure 24.181 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in complementary PWM mode after re-setting.




Figure 24.181 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode

(1) to (10) are the same as in Figure 24.179.
(11) Disable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(12) Select the complementary PWM output level and enable or disable cyclic output with registers TOCR1A and TOCR2A (TOCR1B and TOCR2B).
(13) Set complementary PWM mode (MTU cyclic output pin goes low).
(14) Enable output in MTU3 and MTU4 (MTU6 and MTU7) with the TOERA (TOERB) register.
(15) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(16) Restart operation by setting the TSTRA (TSTRB) register.

(29) Operation When Error Occurs in Reset-Synchronized PWM Mode and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 24.182 shows a case in which an error occurs in reset-synchronized PWM mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 24.182 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Reset-Synchronized PWM Mode

(1) to (10) are the same as in Figure 24.179.
(11) Set MTU output using the MPC and port mode registers (PMR) corresponding to the I/O ports.
(12) Restart operation by setting the TSTRA (TSTRB) register.
(13) The reset-synchronized PWM waveform is output on compare match occurrence.

24.8 Operations Linked by the ELC

24.8.1 Event Signal Output to the ELC

The MTU is capable of operation linked with another module set in advance when its interrupt request signal is used as an event signal by the event link controller (ELC).
The MTU outputs the event signal regardless of the setting of the corresponding interrupt request enable bit.

24.8.2 MTU Operations in Response to Receiving Event Signals from the ELC

The MTU can perform the following operations in response to the event set in advance in the ELSRn register of the event link controller (ELC).

(1) Start Counting Operation

Select “counting is started” as the operation of the MTU by setting the ELOPA or ELOPB register in the ELC. The ELOPA register controls the operation of MTU0 and MTU3 and the ELOPB register controls the operation of MTU4. When the event specified in the ELSRn register occurs, the CSTn bit in the TSTRA register shown in Table 24.80 is set to 1, and the MTU counter starts.
However, when the specified event is generated while the CSTn bit in the TSTRA register has already been set to 1, the event has no effect. Table 24.80 lists the TSTRA register bits used for each channel.

Table 24.80 Counter Start Bit Set by the ELC

Channel No.	Counter Start Bit
MTU0	TSTRA.CST0 bit
MTU3	TSTRA.CST3 bit
MTU4	TSTRA.CST4 bit

(2) Input Capture Operation

Select “input capture” as the operation of the MTU by setting the ELOPA or ELOPB register in the ELC. The ELOPA register controls the operation of MTU0 and MTU3 and the ELOPB register controls the operation of MTU4. When the event specified in the ELSRn register occurs, the value of the TCNT register is captured in the TGR register. When using input capture in response to an event, the corresponding bit of the TIOR register in the MTU should be set for input capture and the CSTn bit of TSTRA register should be set to 1 to start counting by the counter.
In this case, the TIOCnA pin (input capture pin) input has no effect.
Table 24.81 lists the timer general register and I/O control bit used for each channel in input capture operations in response to the ELC.

Table 24.81 Timer General Register and I/O Control Bit Used in the Input Capture Operation

Channel No.	Timer General Register	I/O Control Bit
MTU0	MTU0.TGRA	MTU0.TIORH.IOA[3:0] bits
MTU3	MTU3.TGRA	MTU3.TIORH.IOA[3:0] bits
MTU4	MTU4.TGRA	MTU4.TIORH.IOA[3:0] bits

(3) Restart Counting (Clear Counter) Operation

Select “counting is restarted” as the operation of the MTU by setting the ELOPA or ELOPB register in the ELC. The ELOPA register controls the operation of MTU0 and MTU3 and the ELOPB register controls the operation of MTU4. When the event specified in the ELSRn register occurs, the TCNT register is cleared. If the corresponding CSTn bit in the TSTRA register is set to 1, counting continues. For the CSTn bits in the TSTRA register, refer to Table 24.80.

24.8.3 Usage Notes on MTU Operation by Event Signal Reception from the ELC

The following notes on usage apply when the MTU is used in event link operation.

(1) Start Counting

If the event specified in the ELSRn register occurs during a cycle of writing to a CSTn bit in the TSTRA register, writing to the CSTn bit in the TSTRA register does not proceed because setting of the bit to 1 due to the event takes priority.

(2) Restart Counting (Clear Counter)

If the event specified in the ELSRn register occurs during a cycle of writing to the TCNT counter, writing to the TCNT counter does not proceed because clearing of the counter due to the event takes priority.
In addition, for MTU3 and MTU4 in complementary PWM mode, do not use the counter restarting by the ELC.

25. Port Output Enable 3 (POE3a)

This MCU incorporates a port output enable 3 (POE3a) which can be used to, under various conditions, disable output signals for the MTU. Every output signal is put in the high-impedance state when the output is disabled.
In this section, “PCLK” is used to refer to PCLKB.

25.1 Overview

Table 25.1 lists the specifications of the POE3, and Figure 25.1 shows a block diagram of the POE3.

Table 25.1 POE3 Specifications

Item	Description
Pin status while output is disabled	• High-impedance
Target pins for switching to high-impedance state	• MTU output pins MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D) MTU3 pins (MTIOC3B, MTIOC3D) MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) MTU6 pins (MTIOC6B, MTIOC6D) MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D)
Generating conditions of request for switching to high-impedance state	• Input signal detection: Detection of the POE0#, POE4#, POE8#, POE10#, and POE11# signal level. • Simultaneous conduction between output pins: A match (simultaneous conduction) between the output signal levels at the active level over one or more cycles on the following combination of pins • The SPOER register setting • Detection that the main clock oscillator had stopped oscillating
Function	• Each of the POE0#, POE4#, POE8#, POE10#, and POE11# input pins can be set for falling edge, PCLK/8 × 16, PCLK/16 × 16, or PCLK/128 × 16 low-level sampling. • The outputs of the target pins can be in the high-impedance state by falling-edge or low-level sampling of the POE0#, POE4#, POE8#, POE10#, or POE11# pin. • The outputs of the target pins can be in the high-impedance state when oscillation stop is detected by the oscillation stop detection function of the clock generator. • The MTU complementary PWM outputs can be in the high-impedance state when output levels of the MTU complementary PWM output pins are compared and simultaneous active-level output continues for one cycle or more. • The outputs of the target pins can be in the high-impedance state by modifying the settings of the POE3 registers. • Interrupts can be generated by input-level sampling or output-level comparison results.

	MTU Complementary PWM Output Pins
1	MTIOC3B and MTIOC3D
2	MTIOC4A and MTIOC4C
3	MTIOC4B and MTIOC4D
4	MTIOC6B and MTIOC6D
5	MTIOC7A and MTIOC7C
6	MTIOC7B and MTIOC7D

The POE3 has input-level detection circuits, pin selection circuits, output-level comparison circuits, and a high-impedance request/interrupt request generating circuit as shown in Figure 25.1.




Figure 25.1 POE3 Block Diagram

Table 25.2 shows I/O pins to be used by the POE3.

Table 25.2 POE3 I/O Pins

Pin Name	I/O	Description
POE0#	Input	Request signal to put the outputs of the MTU complementary PWM output pins (MTU3, MTU4 pins) in the high-impedance state, and is also capable of controlling the other target pins by register settings.
POE4#	Input	Request signal to put the output of the MTU complementary PWM output pins (MTU6, MTU7 pins) in the high-impedance state, and is also capable of controlling the other target pins by register settings.
POE8#	Input	Request signal to put the output of the MTU0 pins in the high-impedance state, and is also capable of controlling the other target pins by register settings.
POE10#	Input	Is capable of controlling every target pins by register settings.
POE11#	Input	Is capable of controlling every target pins by register settings.

Table 25.3 shows output-level comparisons with pin combinations.

Table 25.3 Pin Combinations

Pin Combination	I/O	Description
MTIOC3B and MTIOC3D	Output	The MTU complementary PWM output pins (MTU3 and MTU4 pins) set in the M3SELR, M4SELR1, and M4SELR2 registers are in the high-impedance state when two pins of the set simultaneously output the active level (low level when the MTU.TOCR1A.OLSP bit is 0 or high level when the OLSP bit is 1 while the OLSEN bit in the ALR1 register is 0 and the MTU.TOCR1A.TOCS bit is 0, low level when the OLS1P, OLS1N, OLS2P, OLS2N, OLS3P, and OLS3N bits in the MTU.TOCR2A register are 0 or high level when these bits are 1 while the OLSEN bit in the ALR1 register is 0 and the MTU.TOCR1A.TOCS bit is 1, or low level when the OLSG0A, OLSG0B, OLSG1A, OLSG1B, OLSG2A, and OLSG2B bits in the ALR1 register are 0 and high level when these bits are 1 while the OLSEN bit in the ALR1 register is 1) for at least one cycle of the peripheral module clock (PCLK). Pin combinations for output comparison can be selected by registers of POE3.
MTIOC4A and MTIOC4C	Output	
MTIOC4B and MTIOC4D	Output	
MTIOC6B and MTIOC6D	Output	The MTU complementary PWM output pins (MTU6 and MTU7 pins) are in the high-impedance state when two pins of the set simultaneously output the active level (low level when the MTU.TOCR1B.OLSP bit is 0 or high level when the OLSP bit is 1 while the MTU.TOCR1B.TOCS bit is 0, or low level when the OLS1P, OLS1N, OLS2P, OLS2N, OLS3P, and OLS3N bits in the MTU.TOCR2B register are 0 or high level when these bits are 1 while the MTU.TOCR1B.TOCS bit is 1) for at least one cycle of the peripheral module clock (PCLK). Pin combinations for output comparison can be selected by registers of POE3.
MTIOC7A and MTIOC7C	Output	
MTIOC7B and MTIOC7D	Output	

25.2 Register Descriptions

The POE3 registers are initialized by a reset.

25.2.1 Input Level Control/Status Register 1 (ICSR1)

Address(es): POE3.ICSR1 0008 C4C0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	POE0F	—	—	—	PIE1	—	—	—	—	—	—	POE0M[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	POE0M[1:0]	POE0 Mode Select	b1 b0 0 0: Accepts a request on the falling edge of POE0# pin input. 0 1: Accepts a request when POE0# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a request when POE0# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a request when POE0# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	R/W*1
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	PIE1	Port Interrupt Enable 1	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE0F	POE0 Flag	0: Indicates that a high-impedance request has not been input to the POE0# pin. 1: Indicates that a high-impedance request has been input to the POE0# pin.	R/(W)*2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR1 register selects the POE0# pin input modes, controls the enable/disable of interrupts, and indicates status.

POE0M[1:0] Bits (POE0 Mode Select)

These bits select the input mode of the POE0# pin.

PIE1 Bit (Port Interrupt Enable 1)

This bit enables or disables interrupt requests when the POE0F flag is set to 1.

POE0F Flag (POE0 Flag)

This flag indicates that a high-impedance request has been input to the POE0# pin.

[Setting condition]

- When the input set by the POE0M[1:0] bits occurs at the POE0# pin

[Clearing condition]

- By writing 0 to the POE0F flag after reading POE0F = 1
  When low-level sampling is set by the POE0M[1:0] bits, the high level needs to be input to the POE0# pin to write 0 to this flag.
  For details, refer to section 25.3.7, Recover from High-Impedance State.

25.2.2 Input Level Control/Status Register 2 (ICSR2)

Address(es): POE3.ICSR2 0008 C4C4h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	POE4F	—	—	—	PIE2	—	—	—	—	—	—	POE4M[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	POE4M[1:0]	POE4 Mode Select	b1 b0 0 0: Accepts a request on the falling edge of POE4# pin input. 0 1: Accepts a request when POE4# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a request when POE4# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a request when POE4# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	R/W*1
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	PIE2	Port Interrupt Enable 2	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE4F	POE4 Flag	0: Indicates that a high-impedance request has not been input to the POE4# pin. 1: Indicates that a high-impedance request has been input to the POE4# pin.	R/(W) *2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR2 register selects the POE4# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE4M[1:0] Bits (POE4 Mode Select)

These bits select the input mode of the POE4# pin.

PIE2 Bit (Port Interrupt Enable 2)

This bit enables or disables interrupt requests when the POE4F flag is set to 1.

POE4F Flag (POE4 Flag)

This flag indicates that a high-impedance request has been input to the POE4# pin.
[Setting condition]

- When the input set by POE4M[1:0] occurs at the POE4# pin

[Clearing condition]

- By writing 0 to POE4F after reading POE4F = 1
  When low-level sampling is set by the POE4M[1:0] bits, the high level needs to be input to the POE4# pin to write 0 to this flag.
  For details, refer to section 25.3.7, Recover from High-Impedance State.

25.2.3 Input Level Control/Status Register 3 (ICSR3)

Address(es): POE3.ICSR3 0008 C4C8h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	POE8F	—	—	POE8E	PIE3	—	—	—	—	—	—	POE8M[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	POE8M[1:0]	POE8 Mode Select	b1 b0 0 0: Accepts a request on the falling edge of POE8# pin input. 0 1: Accepts a request when POE8# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a request when POE8# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a request when POE8# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	R/W*1
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	PIE3	Port Interrupt Enable 3	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE8E	POE8 High-Impedance Enable	0: Does not put the output in the high-impedance state by POE8# signal. 1: Put the output in the high-impedance state by POE8# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE8F	POE8 Flag	0: Indicates that a high-impedance request has not been input to the POE8# pin. 1: Indicates that a high-impedance request has been input to the POE8# pin.	R/(W)*2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR3 register selects the POE8# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE8M[1:0] Bits (POE8 Mode Select)

These bits select the input mode of the POE8# pin.

PIE3 Bit (Port Interrupt Enable 3)

This bit enables or disables interrupt requests when the POE8F flag is set to 1.

POE8E Bit (POE8 High-Impedance Enable)

This bit specifies whether to put the output of the corresponding pin in the high-impedance state when the POE8F flag is set to 1.

POE8F Flag (POE8 Flag)

This flag indicates that a high-impedance request has been input to the POE8# pin.
[Setting condition]

- When the input set by the POE8M[1:0] bits occurs at the POE8# pin

[Clearing condition]

- By writing 0 to the POE8F flag after reading POE8F = 1
  When low-level sampling is set by the POE8M[1:0] bits, the high level needs to be input to the POE8# pin to write 0 to this flag.

For details, refer to section 25.3.7, Recover from High-Impedance State.

25.2.4 Input Level Control/Status Register 4 (ICSR4)

Address(es): POE3.ICSR4 0008 C4D6h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	POE10F	—	—	POE10E	PIE4	—	—	—	—	—	—	POE10M[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	POE10M[1:0]	POE10 Mode Select	b1 b0 0 0: Accepts a request on the falling edge of POE10# pin input. 0 1: Accepts a request when POE10# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a request when POE10# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a request when POE10# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	R/W*1
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	PIE4	Port Interrupt Enable 4	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE10E	POE10 High-Impedance Enable	0: Does not put the output in the high-impedance state by POE10# signal. 1: Put the output in the high-impedance state by POE10# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE10F	POE10 Flag	0: Indicates that a high-impedance request has not been input to the POE10# pin. 1: Indicates that a high-impedance request has been input to the POE10# pin.	R/(W)*2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR4 register selects the POE10# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE10M[1:0] Bits (POE10 Mode Select)

These bits select the input mode of the POE10# pin.

PIE4 Bit (Port Interrupt Enable 4)

This bit enables or disables interrupt requests when the POE10F flag is set to 1.

POE10E Bit (POE10 High-Impedance Enable)

This bit specifies whether to put the output of the corresponding pin in the high-impedance state when the POE10F flag is set to 1.

POE10F Flag (POE10 Flag)

This flag indicates that a high-impedance request has been input to the POE10# pin.
[Setting condition]

- When the input set by the POE10M[1:0] bits occurs at the POE10# pin

[Clearing condition]

- By writing 0 to the POE10F flag after reading POE10F = 1
  When low-level sampling is set by the POE10M[1:0] bits, the high level needs to be input to the POE10# pin to write 0 to this flag.
  For details, refer to section 25.3.7, Recover from High-Impedance State.

25.2.5 Input Level Control/Status Register 5 (ICSR5)

Address(es): POE3.ICSR5 0008 C4D8h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	POE11F	—	—	POE11E	PIE5	—	—	—	—	—	—	POE11M[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	POE11M[1:0]	POE11 Mode Select	b1 b0 0 0: Accepts a request on the falling edge of POE11# pin input. 0 1: Accepts a request when POE11# pin input has been sampled 16 times at PCLK/8 clock pulses and all are low level. 1 0: Accepts a request when POE11# pin input has been sampled 16 times at PCLK/16 clock pulses and all are low level. 1 1: Accepts a request when POE11# pin input has been sampled 16 times at PCLK/128 clock pulses and all are low level.	R/W*1
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	PIE5	Port Interrupt Enable 5	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	POE11E	POE11 High-Impedance Enable	0: Does not put the output in the high-impedance state by POE11# signal. 1: Put the output in the high-impedance state by POE11# signal.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	POE11F	POE11 Flag	0: Indicates that a high-impedance request has not been input to the POE11# pin. 1: Indicates that a high-impedance request has been input to the POE11# pin.	R/(W)*2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR5 register selects the POE11# pin input mode, controls the enable/disable of interrupts, and indicates status.

POE11M[1:0] Bits (POE11 Mode Select)

These bits select the input mode of the POE11# pin.

PIE5 Bit (Port Interrupt Enable 5)

This bit enables or disables interrupt requests when the POE11F flag is set to 1.

POE11E Bit (POE11 High-Impedance Enable)

This bit specifies whether to put the output of the corresponding pin in the high-impedance state when the POE11F flag is set to 1.

POE11F Flag (POE11 Flag)

This flag indicates that a high-impedance request has been input to the POE11# pin.
[Setting condition]

- When the input set by the POE11M[1:0] bits occurs at the POE11# pin

[Clearing condition]

- By writing 0 to the POE11F flag after reading POE11F = 1
  When low-level sampling is set by the POE11M[1:0] bits, the high level needs to be input to the POE11# pin to write 0 to this flag.
  For details, refer to section 25.3.7, Recover from High-Impedance State.

25.2.6 Input Level Control/Status Register 6 (ICSR6)

Address(es): POE3.ICSR6 0008 C4DCh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	OSTSTF	—	—	OSTSTE	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b8 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9	OSTSTE	Oscillation Stop High-Impedance Enable	0: Does not put the output in the high-impedance state when the oscillation stop is detected. 1: Put the output in the high-impedance state when the oscillation stop is detected.	R/W*1
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	OSTSTF	Oscillation Stop Detection Flag	0: Indicates that a high-impedance request by oscillation stop has not been generated. 1: Indicates that a high-impedance request by oscillation stop has been generated.	R/W*2
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The ICSR6 register controls the oscillation stop high-impedance and indicates status.

OSTSTE Bit (Oscillation Stop High-Impedance Enable)

This bit specifies whether to put the output of the target pin in the high-impedance state when oscillation stop is detected.

OSTSTF Flag (Oscillation Stop Detection Flag)

This flag indicates that a high-impedance request by the oscillation stop has been generated.
When the main clock oscillation stops, this flag is set to 1. To clear this flag, wait for at least 10 cycles of PCLK after this flag becomes 1 and write 0 to this flag while the OSTDSR.OSTDF flag is 0. Writing 0 to this flag while the OSTDSR.OSTDF flag is 1 cannot clear this flag. After clearing this flag, confirm that the flag has actually been modified to 0.
[Setting condition]

- When oscillation stop is detected

[Clearing condition]

- By writing 0 to the OSTSTF flag after reading OSTSTF = 1

25.2.7 Output Level Control/Status Register 1 (OCSR1)

Address(es): POE3.OCSR1 0008 C4C2h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OSF1	—	—	—	—	—	OCE1	OIE1	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	OIE1	Simultaneous Conduction Interrupt Enable 1	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	OCE1	Simultaneous Conduction High-Impedance Enable 1	0: Does not put the outputs in the high-impedance state when they simultaneously go to an active level. 1: Put the outputs in the high-impedance state when they simultaneously go to an active level.	R/W*1
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	OSF1	Simultaneous Conduction Flag 1	0: Indicates that outputs have not simultaneously become an active level. 1: Indicates that outputs have simultaneously become an active level.	R/(W)*2

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The OCSR1 register controls the enable/disable of output-level comparison and interrupts, and indicates status.

OIE1 Bit (Simultaneous Conduction Interrupt Enable 1)

This bit enables or disables interrupt requests when the OSF1 flag is set to 1.

OCE1 Bit (Simultaneous Conduction High-Impedance Enable 1)

This bit specifies whether to put the output of the target pin in the high-impedance state when the OSF1 flag is set to 1.

OSF1 Flag (Simultaneous Conduction Flag 1)

This flag indicates that at least one of the three pairs of two-phase output pins for MTU complementary PWM output (MTU3 and MTU4) has simultaneously become at the active level. If the high-impedance control for the corresponding pins is not enabled, this flag does not become 1.
For setting the active level, refer to section 25.2.9, Active Level Setting Register 1 (ALR1).
[Setting condition]

- When the MTIOC3B and MTIOC3D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the POECR2.MTU3BDZE bit is 1.
- When the MTIOC4A and MTIOC4C pins simultaneously go to the active level*1 for at least one cycle of PCLK while the POECR2.MTU4ACZE bit is 1.
- When the MTIOC4B and MTIOC4D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the POECR2.MTU4BDZE bit is 1.

Note 1. The setting condition is judged only by the level of the pin regardless the setting of the MPC.PmnPFS register.

[Clearing condition]

- By writing 0 to the OSF1 flag after reading OSF1 = 1

To write 0 to this flag, the inactive level needs to be output from MTU complementary PWM output pins. For details,

refer to section 25.3.7, Recover from High-Impedance State.

25.2.8 Output Level Control/Status Register 2 (OCSR2)

Address(es): POE3.OCSR2 0008 C4C6h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OSF2	—	—	—	—	—	OCE2	OIE2	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	OIE2	Simultaneous Conduction Interrupt Enable 2	0: Interrupt requests disabled 1: Interrupt requests enabled	R/W
b9	OCE2	Simultaneous Conduction High-Impedance Enable 2	0: Does not put the outputs in the high-impedance state when they simultaneously go to an active level. 1: Put the outputs in the high-impedance state when they simultaneously go to an active level.	R/W*1
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	OSF2	Simultaneous Conduction Flag 2	0: Indicates that outputs have not simultaneously become an active level. 1: Indicates that outputs have simultaneously become an active level.	R/(W)*2

Note 1. Can be modified only once after a reset.
Note 2. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

The OCSR2 register controls the enable/disable of output-level comparison and interrupts, and indicates status.

OIE2 Bit (Simultaneous Conduction Interrupt Enable 2)

This bit enables or disables interrupt requests when the OSF2 flag is set to 1.

OCE2 Bit (Simultaneous Conduction High-Impedance Enable 2)

This bit specifies whether to put the output of the target pin in the high-impedance state when the OSF2 flag is set to 1.

OSF2 Flag (Simultaneous Conduction Flag 2)

This flag indicates that at least one of the three pairs of two-phase output pins for MTU complementary PWM output (MTU6 and MTU7) has simultaneously become an active level. If the high-impedance control for the corresponding pins is not enabled, this flag does not become 1.
For setting the active level, refer to section 24, Multi-Function Timer Pulse Unit 3 (MTU3a).
[Setting condition]

- When the MTIOC6B and MTIOC6D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the POECR2.MTU6BDZE bit is 1.
- When the MTIOC7A and MTIOC7C pins simultaneously go to the active level*1 for at least one cycle of PCLK while the POECR2.MTU7ACZE bit is 1.
- When the MTIOC7B and MTIOC7D pins simultaneously go to the active level*1 for at least one cycle of PCLK while the POECR2.MTU7BDZE bit is 1.

Note 1. The setting condition is judged only by the level of the pin regardless the setting of the MPC.PmnPFS register.

[Clearing condition]

- By writing 0 to the OSF2 flag after reading OSF2 = 1

To write 0 to this flag, the inactive level needs to be output from MTU complementary PWM output pins. For details, refer to section 25.3.7, Recover from High-Impedance State.

25.2.9 Active Level Setting Register 1 (ALR1)

Address(es): POE3.ALR1 0008 C4DAh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	OLSEN	—	OLSG2B	OLSG2A	OLSG1B	OLSG1A	OLSG0B	OLSG0A
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OLSG0A	MTIOC3B Pin Active Level Setting	0: Active low 1: Active high	R/W*1
b1	OLSG0B	MTIOC3D Pin Active Level Setting	0: Active low 1: Active high	R/W*1
b2	OLSG1A	MTIOC4A Pin Active Level Setting	0: Active low 1: Active high	R/W*1
b3	OLSG1B	MTIOC4C Pin Active Level Setting	0: Active low 1: Active high	R/W*1
b4	OLSG2A	MTIOC4B Pin Active Level Setting	0: Active low 1: Active high	R/W*1
b5	OLSG2B	MTIOC4D Pin Active Level Setting	0: Active low 1: Active high	R/W*1
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	OLSEN	Active Level Setting Enable	0: Disabled 1: Enabled	R/W*1
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The ALR1 register specifies the active levels of the MTU outputs for detection of simultaneous conduction of those outputs as reflected in the OCSR1 register.

OLSG0A Bit (MTIOC3B Pin Active Level Setting)

This bit sets the active level of the MTIOC3B output. Specifically, setting the OLSG0A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG0B Bit (MTIOC3D Pin Active Level Setting)

This bit sets the active level of the MTIOC3D output. Specifically, setting the OLSG0B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1A Bit (MTIOC4A Pin Active Level Setting)

This bit sets the active level of the MTIOC4A output. Specifically, setting the OLSG1A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG1B Bit (MTIOC4C Pin Active Level Setting)

This bit sets the active level of the MTIOC4C output. Specifically, setting the OLSG1B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2A Bit (MTIOC4B Pin Active Level Setting)

This bit sets the active level of the MTIOC4B output. Specifically, setting the OLSG2A bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSG2B Bit (MTIOC4D Pin Active Level Setting)

This bit sets the active level of the MTIOC4D output. Specifically, setting the OLSG2B bit to 0 sets the low level and to 1 sets the high level as the active level for detection of simultaneous conduction.

OLSEN Bit (Active Level Setting Enable)

This bit enables or disables of the active-level settings in the OLSGnm bits (n = 0 to 2; m = A, B). Clearing the OLSEN bit to 0 disables the OLSGnm bits, in which case the active levels of the MTU output are determined by the MTU.TOCR1j and MTU.TOCR2j registers (j = A, B). Setting the OLSEN bit to 1 enables the OLSGnm bits, in which case the active levels of the MTU output are as selected by the OLSGnm bits in this register.

25.2.10 Software Port Output Enable Register (SPOER)

Address(es): POE3.SPOER 0008 C4CAh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	MTUCH0HIZ	MTUCH67HIZ	MTUCH34HIZ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MTUCH34HIZ	MTU3 and MTU4 Pin High-Impedance Enable	0: Does not put the outputs in the high-impedance state. 1: Put the outputs in the high-impedance state.	R/W
b1	MTUCH67HIZ	MTU6 and MTU7 Pin High-Impedance Enable	0: Does not put the output in the high-impedance state. 1: Put the output in the high-impedance state.	R/W
b2	MTUCH0HIZ	MTU0 Pin High-Impedance Enable	0: Does not put the outputs in the high-impedance state. 1: Put the outputs in the high-impedance state.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPOER register is used to put the outputs of the corresponding pins in the high-impedance state.

MTUCH34HIZ Bit (MTU3 and MTU4 Pin High-Impedance Enable)

This bit specifies whether to put the outputs of the MTU complementary PWM output pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4B, MTIOC4C, and MTIOC4D) in the high-impedance state.

[Setting condition]

- By writing 1 to the MTUCH34HIZ bit

[Clearing conditions]

- Reset
- By writing 0 to the MTUCH34HIZ bit after reading MTUCH34HIZ = 1

MTUCH67HIZ Bit (MTU6 and MTU7 Pin High-Impedance Enable)

This bit specifies whether to put the outputs of the MTU complementary PWM output pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7B, MTIOC7C, and MTIOC7D) in the high-impedance state.

[Setting condition]

- By writing 1 to the MTUCH67HIZ bit

[Clearing conditions]

- Reset
- By writing 0 to the MTUCH67HIZ bit after reading MTUCH67HIZ = 1

MTUCH0HIZ Bit (MTU0 Pin High-Impedance Enable)

This bit specifies whether to put the outputs of the MTU0 pins in the high-impedance state.

[Setting condition]

- By writing 1 to the MTUCH0HIZ bit

[Clearing conditions]

- Reset
- By writing 0 to the MTUCH0HIZ bit after reading MTUCH0HIZ = 1

25.2.11 Port Output Enable Control Register 1 (POECR1)

Address(es): POE3.POECR1 0008 C4CBh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	MTU0DZE	MTU0CZE	MTU0BZE	MTU0AZE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MTU0AZE	MTIOC0A Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b1	MTU0BZE	MTIOC0B Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b2	MTU0CZE	MTIOC0C Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b3	MTU0DZE	MTIOC0D Pin High-Impedance Enable	0: Does not switch the pin to high-impedance state. 1: Switch the pin to high-impedance state.	R/W*1
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR1 register controls high-impedance state of the MTU0 pins.

MTU0AZE Bit (MTIOC0A Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0A output to the high-impedance state when any of the ICSR3.POE8F flag, SPOER.MTUCH0HIZ bit, and ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR5 register, the ICSRn.POEmF flag (n = 1, 2, 4, 5; m = 0, 4, 10, 11), is set to 1.

MTU0BZE Bit (MTIOC0B Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0B output to the high-impedance state when any of the ICSR3.POE8F flag, SPOER.MTUCH0HIZ bit, and ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR5 register, the ICSRn.POEmF flag (n = 1, 2, 4, 5; m = 0, 4, 10, 11), is set to 1.

MTU0CZE Bit (MTIOC0C Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0C output to the high-impedance state when any of the ICSR3.POE8F flag, SPOER.MTUCH0HIZ bit, and ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR5 register, the ICSRn.POEmF flag (n = 1, 2, 4, 5; m = 0, 4, 10, 11), is set to 1.

MTU0DZE Bit (MTIOC0D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC0D output to the high-impedance state when any of the ICSR3.POE8F flag, SPOER.MTUCH0HIZ bit, and ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR5 register, the ICSRn.POEmF flag (n = 1, 2, 4, 5; m = 0, 4, 10, 11), is set to 1.

25.2.12 Port Output Enable Control Register 2 (POECR2)

Address(es): POE3.POECR2 0008 C4CCh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	MTU3BDZE	MTU4ACZE	MTU4BDZE	—	—	—	—	—	MTU6BDZE	MTU7ACZE	MTU7BDZE
Value after reset:	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	MTU7BDZE	MTIOC7B/MTIOC7D Pin High-Impedance Enable*2	0: Does not switch the pins to high-impedance state. 1: Switch the pins to high-impedance state.	R/W*1
b1	MTU7ACZE	MTIOC7A/MTIOC7C Pin High-Impedance Enable*2	0: Does not switch the pins to high-impedance state. 1: Switch the pins to high-impedance state.	R/W*1
b2	MTU6BDZE	MTIOC6B/MTIOC6D Pin High-Impedance Enable*2	0: Does not switch the pins to high-impedance state. 1: Switch the pins to high-impedance state.	R/W*1
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	MTU4BDZE	MTIOC4B/MTIOC4D Pin High-Impedance Enable	0: Does not switch the pins to high-impedance state. 1: Switch the pins to high-impedance state.	R/W*1
b9	MTU4ACZE	MTIOC4A/MTIOC4C Pin High-Impedance Enable	0: Does not switch the pins to high-impedance state. 1: Switch the pins to high-impedance state.	R/W*1
b10	MTU3BDZE	MTIOC3B/MTIOC3D Pin High-Impedance Enable	0: Does not switch the pins to high-impedance state. 1: Switch the pins to high-impedance state.	R/W*1
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.
Note 2. Set this bit to 0 when MTU6 or MTU7 is not used.

The POECR2 register controls high-impedance state of the MTU complementary PWM output pins (MTU3, MTU4, MTU6, and MTU7 pins).

MTU7BDZE Bit (MTIOC7B/MTIOC7D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC7B output and MTIOC7D output to the high-impedance state when at least one of the OCSR2.OSF2 flag, ICSR2.POE4F flag, SPOER.MTUCH67HIZ bit, ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR4 register, the ICSRn.POEmF flag (n = 1, 3 to 5; m = 0, 8, 10, 11), is set to 1.

MTU7ACZE Bit (MTIOC7A/MTIOC7C Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC7A output and MTIOC7C output to the high-impedance state when at least one of the OCSR2.OSF2 flag, ICSR2.POE4F flag, SPOER.MTUCH67HIZ bit, ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR4 register, the ICSRn.POEmF flag (n = 1, 3 to 5; m = 0, 8, 10, 11), is set to 1.

MTU6BDZE Bit (MTIOC6B/MTIOC6D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC6B output and MTIOC6D output to the high-impedance state when at least one of the OCSR2.OSF2 flag, ICSR2.POE4F flag, SPOER.MTUCH67HIZ bit, ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR4 register, the ICSRn.POEmF flag (n = 1, 3 to 5; m = 0, 8, 10, 11), is set to 1.

MTU4BDZE Bit (MTIOC4B/MTIOC4D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC4B output and MTIOC4D output to the high-impedance state when at least one of the OCSR1.OSF1 flag, ICSR1.POE0F flag, SPOER.MTUCH34HIZ bit, ICSR6.OSTSTF flag (when the

OSTSTE bit is 1), or, as additionally specified in the POECR4 register, the ICSRn.POEmF flag (n = 2 to 5; m = 4, 8, 10, 11), is set to 1.

MTU4ACZE Bit (MTIOC4A/MTIOC4C Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC4A output and MTIOC4C output to the high-impedance state when at least one of the OCSR1.OSF1 flag, ICSR1.POE0F flag, SPOER.MTUCH34HIZ bit, ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR4 register, the ICSRn.POEmF flag (n = 2 to 5; m = 4, 8, 10, 11), is set to 1.

MTU3BDZE Bit (MTIOC3B/MTIOC3D Pin High-Impedance Enable)

This bit specifies whether to switch the MTIOC3B output and MTIOC3D output to the high-impedance state when at least one of the OCSR1.OSF1 flag, ICSR1.POE0F flag, SPOER.MTUCH34HIZ bit, ICSR6.OSTSTF flag (when the OSTSTE bit is 1), or, as additionally specified in the POECR4 register, the ICSRn.POEmF flag (n = 2 to 5; m = 4, 8, 10, 11), is set to 1.

25.2.13 Port Output Enable Control Register 4 (POECR4)

Address(es): POE3.POECR4 0008 C4D0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	IC5ADDMT67ZE	IC4ADDMT67ZE	IC3ADDMT67ZE	—	IC1ADDMT67ZE	—	—	—	IC5ADDMT34ZE	IC4ADDMT34ZE	IC3ADDMT34ZE	IC2ADDMT34ZE	—	—
Value after reset:	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b2	IC2ADDMT34ZE	MTU3 and MTU4 High-Impedance Condition POE4F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b3	IC3ADDMT34ZE	MTU3 and MTU4 High-Impedance Condition POE8F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b4	IC4ADDMT34ZE	MTU3 and MTU4 High-Impedance Condition POE10F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b5	IC5ADDMT34ZE	MTU3 and MTU4 High-Impedance Condition POE11F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b8 to b6	—	Reserved	These bits are read as 0. The write value should be 0	R/W
b9	IC1ADDMT67ZE	MTU6 and MTU7 High-Impedance Condition POE0F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b10	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b11	IC3ADDMT67ZE	MTU6 and MTU7 High-Impedance Condition POE8F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b12	IC4ADDMT67ZE	MTU6 and MTU7 High-Impedance Condition POE10F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b13	IC5ADDMT67ZE	MTU6 and MTU7 High-Impedance Condition POE11F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR4 register is used to extend the control conditions to put the output of the MTU complementary PWM output pins (MTU3, MTU4, MTU6, and MTU7) in the high-impedance state.

IC2ADDMT34ZE Bit (MTU3 and MTU4 High-Impedance Condition POE4F Add)

Adds the ICSR2.POE4F flag to the high-impedance control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC3ADDMT34ZE Bit (MTU3 and MTU4 High-Impedance Condition POE8F Add)

Adds the ICSR3.POE8F flag to the high-impedance control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC4ADDMT34ZE Bit (MTU3 and MTU4 High-Impedance Condition POE10F Add)

Adds the ICSR4.POE10F flag to the high-impedance control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC5ADDMT34ZE Bit (MTU3 and MTU4 High-Impedance Condition POE11F Add)

Adds the ICSR5.POE11F flag to the high-impedance control conditions for the MTU3 and MTU4 pins (MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4C, MTIOC4B, MTIOC4D).

IC1ADDMT67ZE Bit (MTU6 and MTU7 High-Impedance Condition POE0F Add)

Adds the ICSR1.POE0F flag to the high-impedance control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC3ADDMT67ZE Bit (MTU6 and MTU7 High-Impedance Condition POE8F Add)

Adds the ICSR3.POE8F flag to the high-impedance control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC4ADDMT67ZE Bit (MTU6 and MTU7 High-Impedance Condition POE10F Add)

Adds the ICSR4.POE10F flag to the high-impedance control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

IC5ADDMT67ZE Bit (MTU6 and MTU7 High-Impedance Condition POE11F Add)

Adds the ICSR5.POE11F flag to the high-impedance control conditions for the MTU6 and MTU7 pins (MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7C, MTIOC7B, MTIOC7D).

25.2.14 Port Output Enable Control Register 5 (POECR5)

Address(es): POE3.POECR5 0008 C4D2h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	IC5ADDMT0ZE	IC4ADDMT0ZE	—	IC2ADDMT0ZE	IC1ADDMT0ZE	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	IC1ADDMT0ZE	MTU0 High-Impedance Condition POE0F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b2	IC2ADDMT0ZE	MTU0 High-Impedance Condition POE4F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b3	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b4	IC4ADDMT0ZE	MTU0 High-Impedance Condition POE10F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b5	IC5ADDMT0ZE	MTU0 High-Impedance Condition POE11F Add	0: Does not add the flag to the conditions to put the output in the high-impedance state. 1: Adds the flag to the conditions to put the output in the high-impedance state.	R/W*1
b15 to b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Can be modified only once after a reset.

The POECR5 register is used to extend the control conditions to put the output of the MTU0 pins in the high-impedance state.

IC1ADDMT0ZE Bit (MTU0 High-Impedance Condition POE0F Add)

Adds the ICSR1.POE0F flag to the high-impedance control conditions for the MTU0 pin (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC2ADDMT0ZE Bit (MTU0 High-Impedance Condition POE4F Add)

Adds the ICSR2.POE4F flag to the high-impedance control conditions for the MTU0 pin (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC4ADDMT0ZE Bit (MTU0 High-Impedance Condition POE10F Add)

Adds the ICSR4.POE10F flag to the high-impedance control conditions for the MTU0 pin (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

IC5ADDMT0ZE Bit (MTU0 High-Impedance Condition POE11F Add)

Adds the ICSR5.POE11F flag to the high-impedance control conditions for the MTU0 pin (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D).

25.2.15 MTU0 Pin Select Register 1 (M0SELR1)

Address(es): POE3.M0SELR1 0008 C4E4h

	b7	b6	b5	b4	b3	b2	b1	b0
	M0BSEL[3:0]				M0ASEL[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M0ASEL[3:0]	MTU0-A (MTIOC0A) Pin Select	b3 b0 0000: Controls the high-impedance state of P34 on the assumption that the MTIOC0A pin is assigned to P34. 0010: Controls the high-impedance state of PB3 on the assumption that the MTIOC0A pin is assigned to PB3. Settings other than above are prohibited.	R/W*1
b7 to b4	M0BSEL[3:0]	MTU0-B (MTIOC0B) Pin Select	b7 b4 0000: Controls the high-impedance state of P13 on the assumption that the MTIOC0B pin is assigned to P13. 0001: Controls the high-impedance state of P15 on the assumption that the MTIOC0B pin is assigned to P15. 0010: Controls the high-impedance state of PA1 on the assumption that the MTIOC0B pin is assigned to PA1. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The M0SELR1 register is an 8-bit readable/writable register that selects the MTU0-A/B pins as targets for high-impedance control.

M0ASEL[3:0] Bits (MTU0-A (MTIOC0A) Pin Select)

These bits select the target MTIOC0A pin for high-impedance control.

M0BSEL[3:0] Bits (MTU0-B (MTIOC0B) Pin Select)

These bits select the target MTIOC0B pin for high-impedance control.

25.2.16 MTU0 Pin Select Register 2 (M0SELR2)

Address(es): POE3.M0SELR2 0008 C4E5h

	b7	b6	b5	b4	b3	b2	b1	b0
	M0DSEL[3:0]				M0CSEL[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M0CSEL[3:0]	MTU0-C (MTIOC0C) Pin Select	b3 b0 0000: Controls the high-impedance state of P32 on the assumption that the MTIOC0C pin is assigned to P32. 0010: Controls the high-impedance state of PB1 on the assumption that the MTIOC0C pin is assigned to PB1. Settings other than above are prohibited.	R/W*1
b7 to b4	M0DSEL[3:0]	MTU0-D (MTIOC0D) Pin Select	b7 b4 0000: Controls the high-impedance state of P33 on the assumption that the MTIOC0D pin is assigned to P33. 0010: Controls the high-impedance state of PA3 on the assumption that the MTIOC0D pin is assigned to PA3. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.

The M0SELR2 register is an 8-bit readable/writable register that selects the MTU0-C/D pins as targets for high-impedance control.

M0CSEL[3:0] Bits (MTU0-C (MTIOC0C) Pin Select)


These bits select the target MTIOC0C pin for high-impedance control.

M0DSEL[3:0] Bits (MTU0-D (MTIOC0D) Pin Select)

These bits select the target MTIOC0D pin for high-impedance control.

25.2.17 MTU3 Pin Select Register (M3SELR)

Address(es): POE3.M3SELR 0008 C4E6h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M3BSEL[3:0]	MTU3-B (MTIOC3B) Pin Select	b3 b0 0000: Controls the high-impedance state of PE1 on the assumption that the MTIOC3B pin is assigned to PE1. 0001: Controls the high-impedance state of P22 on the assumption that the MTIOC3B pin is assigned to P22. 0010: Controls the high-impedance state of P80 on the assumption that the MTIOC3B pin is assigned to P80.*2 0011: Controls the high-impedance state of PC5 on the assumption that the MTIOC3B pin is assigned to PC5. 0100: Controls the high-impedance state of PB7 on the assumption that the MTIOC3B pin is assigned to PB7. 0101: Controls the high-impedance state of P17 on the assumption that the MTIOC3B pin is assigned to P17. Settings other than above are prohibited.	R/W*1
b7 to b4	M3DSEL[3:0]	MTU3-D (MTIOC3D) Pin Select	b7 b4 0000: Controls the high-impedance state of PE0 on the assumption that the MTIOC3D pin is assigned to PE0. 0001: Controls the high-impedance state of P23 on the assumption that the MTIOC3D pin is assigned to P23. 0010: Controls the high-impedance state of PC4 on the assumption that the MTIOC3D pin is assigned to PC4. 0011: Controls the high-impedance state of P81 on the assumption that the MTIOC3D pin is assigned to P81.*2 0100: Controls the high-impedance state of PB6 on the assumption that the MTIOC3D pin is assigned to PB6. 0101: Controls the high-impedance state of P16 on the assumption that the MTIOC3D pin is assigned to P16. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.
Note 2. This selection is only usable in products with at least 144 pins.

The M3SELR register is an 8-bit readable/writable register that selects the MTU3-B/D pins as targets for high-impedance control.

M3BSEL[3:0] Bits (MTU3-B (MTIOC3B) Pin Select)


These bits select the target MTIOC3B pin for high-impedance control.

M3DSEL[3:0] Bits (MTU3-D (MTIOC3D) Pin Select)

These bits select the target MTIOC3D pin for high-impedance control.

25.2.18 MTU4 Pin Select Register 1 (M4SELR1)

Address(es): POE3.M4SELR1 0008 C4E7h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M4ASEL[3:0]	MTU4-A (MTIOC4A) Pin Select	b3 b0 0000: Controls the high-impedance state of PE2 on the assumption that the MTIOC4A pin is assigned to PE2. 0001: Controls the high-impedance state of P21 on the assumption that the MTIOC4A pin is assigned to P21. 0010: Controls the high-impedance state of PB3 on the assumption that the MTIOC4A pin is assigned to PB3. 0011: Controls the high-impedance state of P82 on the assumption that the MTIOC4A pin is assigned to P82.*2 0100: Controls the high-impedance state of PA0 on the assumption that the MTIOC4A pin is assigned to PA0. 0101: Controls the high-impedance state of P24 on the assumption that the MTIOC4A pin is assigned to P24. Settings other than above are prohibited.	R/W*1
b7 to b4	M4CSEL[3:0]	MTU4-C (MTIOC4C) Pin Select	b7 b4 0000: Controls the high-impedance state of PE5 on the assumption that the MTIOC4C pin is assigned to PE5. 0001: Controls the high-impedance state of P87 on the assumption that the MTIOC4C pin is assigned to P87.*2 0010: Controls the high-impedance state of PB1 on the assumption that the MTIOC4C pin is assigned to PB1. 0011: Controls the high-impedance state of P83 on the assumption that the MTIOC4C pin is assigned to P83.*2 0100: Controls the high-impedance state of PE1 on the assumption that the MTIOC4C pin is assigned to PE1. 0101: Controls the high-impedance state of P25 on the assumption that the MTIOC4C pin is assigned to P25. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.
Note 2. This selection is only usable in products with at least 144 pins.

The M4SELR1 register is an 8-bit readable/writable register that selects the MTU4-A/C pins as targets for high-impedance control.

M4ASEL[3:0] Bits (MTU4-A (MTIOC4A) Pin Select)


These bits select the target MTIOC4A pin for high-impedance control.

M4CSEL[3:0] Bits (MTU4-C (MTIOC4C) Pin Select)

These bits select the target MTIOC4C pin for high-impedance control.

25.2.19 MTU4 Pin Select Register 2 (M4SELR2)

Address(es): POE3.M4SELR2 0008 C4E8h



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M4BSEL[3:0]	MTU4-B (MTIOC4B) Pin Select	b3 b0 0000: Controls the high-impedance state of PE3 on the assumption that the MTIOC4B pin is assigned to PE3. 0001: Controls the high-impedance state of P17 on the assumption that the MTIOC4B pin is assigned to P17. 0010: Controls the high-impedance state of P54 on the assumption that the MTIOC4B pin is assigned to P54. 0011: Controls the high-impedance state of PC2 on the assumption that the MTIOC4B pin is assigned to PC2. 0100: Controls the high-impedance state of PD1 on the assumption that the MTIOC4B pin is assigned to PD1. 0101: Controls the high-impedance state of P30 on the assumption that the MTIOC4B pin is assigned to P30. Settings other than above are prohibited.	R/W*1
b7 to b4	M4DSEL[3:0]	MTU4-D (MTIOC4D) Pin Select	b7 b4 0000: Controls the high-impedance state of PE4 on the assumption that the MTIOC4D pin is assigned to PE4. 0001: Controls the high-impedance state of P86 on the assumption that the MTIOC4D pin is assigned to P86.*2 0010: Controls the high-impedance state of P55 on the assumption that the MTIOC4D pin is assigned to P55. 0011: Controls the high-impedance state of PC3 on the assumption that the MTIOC4D pin is assigned to PC3. 0100: Controls the high-impedance state of PD2 on the assumption that the MTIOC4D pin is assigned to PD2. 0101: Controls the high-impedance state of P31 on the assumption that the MTIOC4D pin is assigned to P31. Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.
Note 2. This selection is only usable in products with at least 144 pins.

The M4SELR2 register is an 8-bit readable/writable register that selects the MTU4-B/D pins as targets for high-impedance control.

M4BSEL[3:0] Bits (MTU4-B (MTIOC4B) Pin Select)

These bits select the target MTIOC4A pin for high-impedance control.

M4DSEL[3:0] Bits (MTU4-D (MTIOC4D) Pin Select)

These bits select the target MTIOC4C pin for high-impedance control.

25.2.20 MTU6 Pin Select Register (M6SELR)

Address(es): POE3.M6SELR 0008 C4EAh



Bit	Symbol	Bit Name	Description	R/W
b3 to b0	M6BSEL[3:0]	MTU6-B (MTIOC6B) Pin Select*2	b3 b0 0000: Controls the high-impedance state of PA5 on the assumption that the MTIOC6B pin is assigned to PA5. 0001: Controls the high-impedance state of PJ0 on the assumption that the MTIOC6B pin is assigned to PJ0.*3 Settings other than above are prohibited.	R/W*1
b7 to b4	M6DSEL[3:0]	MTU6-D (MTIOC6D) Pin Select*2	b7 b4 0000: Controls the high-impedance state of PA0 on the assumption that the MTIOC6D pin is assigned to PA0. 0001: Controls the high-impedance state of P84 on the assumption that the MTIOC6D pin is assigned to P84.*3 Settings other than above are prohibited.	R/W*1

Note 1. Can be modified only once after a reset.
Note 2. These bits are only effective in products with at least 176 pins. Set these bits to 0000b in products with fewer pins.
Note 3. This selection is only usable in products with at least 176 pins.

The M6SELR register is an 8-bit readable/writable register that selects the MTU6-B/D pins as targets for high-impedance control.

M6BSEL[3:0] Bits (MTU6-B (MTIOC6B) Pin Select)

These bits select the target MTIOC6B pin for high-impedance control.

M6DSEL[3:0] Bits (MTU6-D (MTIOC6D) Pin Select)

These bits select the target MTIOC6D pin for high-impedance control.

25.3 Operation

The following shows the target pins and conditions for high-impedance control.

(1) MTU3 pins (MTIOC3B, MTIOC3D)

When one of the following conditions is satisfied while the POECR2.MTU3BDZE bit is 1, the pins become high-impedance.

- Operation for detection of the POE0# input level
  When the ICSR1.POE0F flag becomes 1.
- Operation for comparison of the output levels on the MTIOC3B and MTIOC3D pins
  When the OCSR1.OSF1 flag becomes 1 while the OCSR1.OCE1 bit is 1.
- SPOER setting
  When the SPOER.MTUCH34HIZ bit is set to 1.
- Conditions added by POECR4
  When the ICSR2.POE4F flag becomes 1 while the POECR4.IC2ADDMT34ZE bit is 1.
  When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT34ZE bit and the ICSR3.POE8E bit are 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT34ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT34ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(2) MTU4 pins (MTIOC4A, MTIOC4C)

When one of the following conditions is satisfied while the POECR2.MTU4ACZE bit is 1, the pins become high-impedance.

- Operation for detection of the POE0# input level
  When the ICSR1.POE0F flag becomes 1.
- Operation for comparison of the output levels on the MTIOC4A and MTIOC4C pins
  When the OCSR1.OSF1 flag becomes 1 while the OCSR1.OCE1 bit is 1.
- SPOER setting
  When the SPOER.MTUCH34HIZ bit is set to 1.
- Conditions added by POECR4
  When the ICSR2.POE4F flag becomes 1 while the POECR4.IC2ADDMT34ZE bit is 1.
  When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT34ZE bit and the ICSR3.POE8E bit are 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT34ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT34ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(3) MTU4 pins (MTIOC4B, MTIOC4D)

When one of the following conditions is satisfied while the POECR2.MTU4BDZE bit is 1, the pins become high-impedance.

- Operation for detection of the POE0# input level
  When the ICSR1.POE0F flag becomes 1.
- Operation for comparison of the output levels on the MTIOC4B and MTIOC4D pins

When the OCSR1.OSF1 flag becomes 1 while the OCSR1.OCE1 bit is 1.

- SPOER setting
  When the SPOER.MTUCH34HIZ bit is set to 1.
- Conditions added by POECR4
  When the ICSR2.POE4F flag becomes 1 while the POECR4.IC2ADDMT34ZE bit is 1.
  When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT34ZE bit and the ICSR3.POE8E bit are 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT34ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT34ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(4) MTU6 pins (MTIOC6B, MTIOC6D)

When one of the following conditions is satisfied while the POECR2.MTU6BDZE bit is 1, the pins become high-impedance.

- Operation for detection of the POE4# input level
  When the ICSR2.POE4F flag becomes 1.
- Operation for comparison of the output levels on the MTIOC6B and MTIOC6D pins
  When the OCSR2.OSF2 flag becomes 1 while the OCSR2.OCE2 bit is 1.
- SPOER setting
  When the SPOER.MTUCH67HIZ bit is set to 1.
- Conditions added by POECR4
  When the ICSR1.POE0F flag becomes 1 while the POECR4.IC1ADDMT67ZE bit is 1.
  When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT67ZE bit and the ICSR3.POE8E bit are 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT67ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT67ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(5) MTU7 pins (MTIOC7A, MTIOC7C)

When one of the following conditions is satisfied while the POECR2.MTU7ACZE bit is 1, the pins become high-impedance.

- Operation for detection of the POE4# input level
  When the ICSR2.POE4F flag becomes 1.
- Operation for comparison of the output levels on the MTIOC7A and MTIOC7C pins
  When the OCSR2.OSF2 flag becomes 1 while the OCSR2.OCE2 bit is 1.
- SPOER setting
  When the SPOER.MTUCH67HIZ bit is set to 1.
- Conditions added by POECR4
  When the ICSR1.POE0F flag becomes 1 while the POECR4.IC1ADDMT67ZE bit is 1.
  When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT67ZE bit and the ICSR3.POE8E bit are 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT67ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT67ZE bit and the ICSR5.POE11E bit are 1.

- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(6) MTU7 pins (MTIOC7B, MTIOC7D)

When one of the following conditions is satisfied while the POECR2.MTU7BDZE bit is 1, the pins become high-impedance.

- Operation for detection of the POE4# input level
  When the ICSR2.POE4F flag becomes 1.
- Operation for comparison of the output levels on the MTIOC7B and MTIOC7D pins
  When the OCSR2.OSF2 flag becomes 1 while the OCSR2.OCE2 bit is 1.
- SPOER setting
  When the SPOER.MTUCH67HIZ bit is set to 1.
- Conditions added by POECR4
  When the ICSR1.POE0F flag becomes 1 while the POECR4.IC1ADDMT67ZE bit is 1.
  When the ICSR3.POE8F flag becomes 1 while the POECR4.IC3ADDMT67ZE bit and the ICSR3.POE8E bit are 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR4.IC4ADDMT67ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR4.IC5ADDMT67ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(7) MTU0 pin (MTIOC0A)

When one of the following conditions is satisfied while the POECR1.MTU0AZE bit is 1, the pin becomes high-impedance.

- Operation for detection of the POE8# input level
  When the ICSR3.POE8F flag becomes 1 while the ICSR3.POE8E bit is 1.
- SPOER setting
  When the SPOER.MTUCH0HIZ bit is set to 1.
- Conditions added by POECR5
  When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.
  When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(8) MTU0 pin (MTIOC0B)

When one of the following conditions is satisfied while the POECR1.MTU0BZE bit is 1, the pin becomes high-impedance.

- Operation for detection of the POE8# input level
  When the ICSR3.POE8F flag becomes 1 while the ICSR3.POE8E bit is 1.
- SPOER setting
  When the SPOER.MTUCH0HIZ bit is set to 1.
- Conditions added by POECR5
  When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.

When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.
When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.
When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.

- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(9) MTU0 pin (MTIOC0C)

When one of the following conditions is satisfied while the POECR1.MTU0CZE bit is 1, the pin becomes high-impedance.

- Operation for detection of the POE8# input level
  When the ICSR3.POE8F flag becomes 1 while the ICSR3.POE8E bit is 1.
- SPOER setting
  When the SPOER.MTUCH0HIZ bit is set to 1.
- Conditions added by POECR5
  When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.
  When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.

(10) MTU0 pin (MTIOC0D)

When one of the following conditions is satisfied while the POECR1.MTU0DZE bit is 1, the pin becomes high-impedance.

- Operation for detection of the POE8# input level
  When the ICSR3.POE8F flag becomes 1 while the ICSR3.POE8E bit is 1.
- SPOER setting
  When the SPOER.MTUCH0HIZ bit is set to 1.
- Conditions added by POECR5
  When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.
  When the ICSR2.POE4F flag becomes 1 while the POECR5.IC2ADDMT0ZE bit is 1.
  When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are 1.
  When the ICSR5.POE11F flag becomes 1 while the POECR5.IC5ADDMT0ZE bit and the ICSR5.POE11E bit are 1.
- Detection of oscillation stop
  When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.




Figure 25.2 Target Pins and Conditions for High-Impedance Control

25.3.1 MTU Pin Selection

In this MCU, the pin functions for MTU are respectively multiplexed with multiple sets of port pins. The target pins for high-impedance control can be selected by the pin select register in POE3 (M0SELR1, M0SELR2, M3SELR, M4SELR1, M4SELR2, or M6SELR register). Table 25.4 shows the correspondence between MTU pins and select registers.

Note that settings for pins to be used as MTU must be separately made in the registers of the multi-function pin controller (MPC). Take care so that there are no differences between the pins selected in the POE3 registers and the pins selected in the MPC registers.

Table 25.4 Correspondence between MTU Pins

MTU Pin Functions	Corresponding Ports	Select Registers
MTIOC0A	P34	M0SELR1
	PB3	
MTIOC0B	P13	
	P15	
	PA1	
MTIOC0C	P32	M0SELR2
	PB1	
MTIOC0D	P33	
	PA3	
MTIOC3B	PE1	M3SELR
	P22	
	P80*1	
	PC5	
	PB7	
	P17	
MTIOC3D	PE0	
	P23	
	PC4	
	P81*1	
	PB6	
	P16	
MTIOC4A	PE2	M4SELR1
	P21	
	PB3	
	P82*1	
	PA0	
	P24	
MTIOC4C	PE5	
	P87*1	
	PB1	
	P83*1	
	PE1	
	P25	
MTIOC4B	PE3	M4SELR2
	P17	
	P54	
	PC2	
	PD1	
	P30	
MTIOC4D	PE4	
	P86*1	
	P55	
	PC3	
	PD2	
	P31	
MTIOC6B	PA5	M6SELR
	PJ0*2	
MTIOC6D	PA0	
	P84*2	
MTIOC7A	PA2	—
MTIOC7C*1	P67*1	
MTIOC7B	PA1	
MTIOC7D*1	P66*1	

Note 1. This is only present in products with at least 144 pins.
Note 2. This is only present in products with at least 176 pins.

25.3.2 Input-Level Detection Operation

If the input conditions set by ICSR1 to ICSR5 occur on the POE0#, POE4#, POE8#, POE10#, and POE11# pins, the outputs of the MTU complementary PWM output pins (MTU3 and MTU4 or MTU6 and MTU7) and MTU0 pins are in the high-impedance state. Note however, that these outputs are still in the high-impedance state even when the MTU functions are not selected for the pins.

(1) Falling Edge Detection

When a change from a high to low level is input to the POE0#, POE4#, POE8#, POE10#, and POE11# pins, the outputs of the pins multiplexed with MTU complementary PWM output pins and MTU0 pins are in the high-impedance state. The falling edge is detected after the level is sampled with PCLK. Input a low level for at least one PCLK clock to the POE0#, POE4#, POE8#, POE10#, and POE11# pins.

Figure 25.3 shows a sample timing after the level changes in input to the POE0#, POE4#, POE8#, POE10#, and POE11# pins until the respective pins become high-impedance.





Figure 25.3 Operation when A Falling Edge Detection is Selected

(2) Low-Level Detection

Figure 25.4 shows an example of operation when a pin is placed in the high-impedance state in response to low-level detection. When 16 continuous low levels are sampled with the sampling clock selected by the ICSR1 to ICSR5 registers, the low level is recognized and the outputs of the MTU complementary PWM output pins and MTU0 pins are in the high-impedance state. If even one high level is detected during this interval, the low level is not recognized.
The timing when the outputs of the MTU complementary PWM output pins and MTU0 pins are in the high-impedance state after the sampling clock is input is the same in both falling-edge detection and in low-level detection.




Note 1. Other pins also become high-impedance at the same timing.

Figure 25.4 Operation when A Low-Level Detection is Selected

25.3.3 Output-Level Compare Operation

Figure 25.5 shows an example of the output-level compare operation for the combination of MTIOC3B and MTIOC3D. The operation is the same for the other pin combinations.



Note 1. When the active level of both MTIOC3B and MTIOC3D pins is set to low.

Figure 25.5 Output-Level Compare Operation

25.3.4 High-Impedance Control Using Registers

The high-impedance request of the MTU pins (MTU0, MTU3, MTU4, MTU6, and MTU7) can be directly controlled by using the SPOER register.
For instance, setting the SPOER.MTUCH34HIZ bit to 1 switches the MTU3 and MTU4 pins specified by the POECR2 register to the high-impedance state.
The high-impedance request of other pins can also be controlled by setting the appropriate bits in the SPOER register.

25.3.5 High-Impedance Control through Detection of Oscillation Stop

When oscillation stop is detected by the oscillation stop detection function of the clock generator while the ICSR6.OSTSTE bit is 1, the MTU complementary PWM output pins specified by the POECR2 register and the MTU0 pins specified by the POECR1 register are switched to the high-impedance state.

25.3.6 Additional Functions for High-Impedance Control

High-impedance control conditions for the MTU complementary PWM output pins and MTU0 pins can be added by setting the POECR4 and POECR5 registers.
For instance, the settings listed below can be added as high-impedance control conditions for the MTU3 and MTU4 pins.

- Setting the POECR4.IC2ADDMT34ZE bit to 1 adds the input-level detection by the POE4# pin
- Setting the POECR4.IC3ADDMT34ZE bit to 1 and adds the input-level detection by the POE8# pin
- Setting the POECR4.IC4ADDMT34ZE bit to 1 and adds the input-level detection by the POE10# pin
- Setting the POECR4.IC5ADDMT34ZE bit to 1 and adds the input-level detection by the POE11# pin


The high-impedance control of other pins can also be controlled by setting the appropriate bits in the POECR4 and POECR5 registers.

25.3.7 Recover from High-Impedance State

The outputs which have been in the high-impedance state due to input-level detection can be recovered from the state either by returning them to their initial state with a reset, or by clearing all of the ICSR1.POE0F, ICSR2.POE4F, ICSR3.POE8F, ICSR4.POE10F, and ICSR5.POE11F flags. However, note that when low-level sampling is selected with the ICSR1.POE0M[1:0], ICSR2.POE4M[1:0], ICSR3.POE8M[1:0], ICSR4.POE10M[1:0], and ICSR5.POE11M[1:0] bits, just writing 0 to a flag is ignored (the flag is not set to 0); flags can be cleared by writing 0 to it only after a high level is input to the POE0#, POE4#, POE8#, POE10#, and POE11# pins and is detected.
The outputs which have been in the high-impedance state due to output-level detection can be recovered from the state either by returning them to their initial state with a reset, or by setting the OCSR1.OSF1 flag or the OCSR2.OSF2 flag to 0. However, note that just writing 0 to a flag is ignored (the flag is not set to 0); the flags can be cleared by writing 0 to it only after setting the inactive level to be output from the pin. In the MTU, the inactive level (initial output level) can be output by stopping the count operation.
The outputs which have been in the high-impedance state due to oscillation stop detection can be recovered from the state either by returning them to their initial state with a reset or by setting the SYSTEM.OSTDSR.OSTDF flag to 0 to set the ICSR6.OSTSTF flag to 0.

25.4 POE3 Setting Procedure

Figure 25.6 shows the procedure for setting the POE3. It illustrates an example of high-impedance control in response to comparison of the output levels on the MTU3 pins (MTIOC3B/MTIOC3D). In the figure, P22 is used as the MTIOC3B pin and P23 is used as the MTIOC3D pin.



Set the MTU3 pins (P22 and P23) for the peripheral function by the PMR register of the I/O port before making the following settings.

[1] Set the ALR1.OLSG0A and OLSG0B bits to 0 and the ALR1.OLSEN bit to 1 to set MTIOC3B and MTIOC3D pins as active low.

[2] Set the POECR2.MTU3BDZE bit to 1 to enable high-impedance control on the MTIOC3B and MTIOC3D pins.

[3] Make the setting to operate MTU3 pin.

After the above settings, if MTIOC3B (P22) and MTIOC3D (P23) pins are simultaneously at the low level, then the pins become high-impedance and the OCSR1.OSF1 flag is set to 1.
For the method for releasing high-impedance, refer to section 25.3.7, Recover from High-Impedance State.

Figure 25.6 Procedure for Setting the POE3

25.5 Interrupts

The POE3 issues a request to generate an interrupt when the specified condition is satisfied during input-level detection or output-level comparison. Table 25.5 shows the interrupt sources and their conditions.

Table 25.5 Interrupt Sources and Conditions

Name	Interrupt Source	Interrupt Flag	Condition
OEI1	Output enable interrupt 1	POE0F OSF1	When the ICSR1.POE0F flag becomes 1 while the ICSR1.PIE1 bit is 1 or when the OCSR1.OSF1 flag becomes 1 while the OCSR1.OIE1 bit is 1
OEI2	Output enable interrupt 2	POE4F OSF2	When the ICSR2.POE4F flag becomes 1 while the ICSR2.PIE2 bit is 1 or when the OCSR2.OSF2 flag becomes 1 while the OCSR2.OIE2 bit is 1
OEI3	Output enable interrupt 3	POE8F	When the ICSR3.POE8F flag becomes 1 while the ICSR3.PIE3 bit is 1
OEI4	Output enable interrupt 4	POE10F POE11F	When the ICSR4.POE10F flag is set to 1 while the ICSR4.PIE4 bit is 1 or when the ICSR5.POE11F flag becomes 1 while the ICSR5.PIE5 bit is 1

25.6 Usage Notes

25.6.1 Transition to Low Power Consumption Mode

When the POE3 is used, do not make a transition to software standby mode or deep software standby mode. In these modes, the POE3 stops and thus the high-impedance control of pins cannot operate.

25.6.2 High-Impedance Control When the MTU is Not Selected

If high-impedance control for a pin having a multiplexed MTU pin function is enabled by setting the POECR1 and POECR2 registers and the high-impedance control condition is satisfied, the output is to be in the high-impedance state even if the MTU function is not selected for the pin on which it is multiplexed.
To avoid unintended high-impedance, ensure that there are no differences between the settings for MTU pin selection in the PmnPFS registers of the MPC and for MTU pin selection in the pin select register of the POE3.

25.6.3 When the POE3 is Not Used

The high-impedance control of some pins can be enabled using the POE3 after a reset. When the POE3 is not used, write 0 to the target bits in the POECR1 and POECR2 registers.

26. General PWM Timer (GPTW)

This MCU has a general PWM timer (GPTW) consisting of a four-channel 32-bit timer.

26.1 Overview

Table 26.1 lists the specifications for the GPTW, and Table 26.2 shows the functions of the GPTW. Figure 26.1 shows a block diagram of the GPTW.


Table 26.1 GPTW Specifications

Item	Description
Functions	• 32 bits × 4 channels • Up-counting or down-counting (sawtooth waves) or up/down-counting (triangle waves) for each counter. • Clock sources independently selectable for each channel • Two I/O pins per channel • Two output compare/input capture registers per channel • For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. • In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms. • Registers for setting up frame cycles in each channel (with capability for generating interrupts at overflow or underflow) • Generation of dead times in PWM operation • Simultaneous start/stop/clearing of desired channel counters • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by maximum of eight ELC events based on the ELC setting • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by detecting two input signal conditions • Operation of count start/count stop/counter clearing/up-counting/down-counting/input capture by maximum of four external triggers • Function to control output negation by requests for disabling of output from the POEG • A/D converter start trigger generation function • Event signals for compare match A to F and for overflow/underflow can be output to the ELC • Input capture input can select noise filter function • Bus clock: PCLKA, GPTW count reference clock: PCLKA

Table 26.2 GPTW Functions

Item		Description
Count clocks		PCLKA, PCLKA/2, PCLKA/4, PCLKA/8, PCLKA/16, PCLKA/32, PCLKA/64, PCLKA/256, PCLKA/1024, GTETRGA, GTETRGB, GTETRGC, GTETRGD
Output compare/input capture registers (GTCCR)		GTCCRA, GTCCRB
Compare/buffer registers		GTCCRC, GTCCRD, GTCCRE, GTCCRF
PWM period setting register		GTPR
PWM period setting buffer registers		GTPBR, GTPDBR
Input capture input/ compare match output/ PWM output pin		GTIOCnA, GTIOCnB
External trigger input pin (via the POEG)		GTETRGA, GTETRGB, GTETRGC, GTETRGD
Counter clear sources		Compare match for the GTPR register, input capture, ELC input, the state of input pins, and external trigger input
Compare match output	Low output	✓
	High output	✓
	Toggle output	✓
Input capture function		✓
Automatic addition of dead time		✓
PWM mode		✓
Phase counting function		✓
Buffer operation		Double buffer (Simultaneous operation disable control for multiple channels)
One-shot operation		✓
DMAC/DTC activation		All interrupt sources
A/D converter start trigger		Compare match of GTADTRA or GTADTRB register
Interrupt sources		Nine sources • GTCCRA register compare match/input capture (GTCIAn) • GTCCRB register compare match/input capture (GTCIBn) • GTCCRC register compare match (GTCICn) • GTCCRD register compare match (GTCIDn) • Dead time error (GDTEn) • GTCCRE register compare match (GTCIEn) • GTCCRF register compare match (GTCIFn) • GTCNT counter overflow (GTPR register compare match) (GTCIVn) • GTCNT counter underflow (GTCIUn)
Interrupt skipping function		• Skipping of interrupts of GTCNT counter overflow (GTPR register compare match) (GTCIVn) and GTCNT counter underflow (GTCIUn) (interlocked with other interrupts and A/D conversion start requests) • Buffer transfer skipping function
Event operation by the ELC		✓
Noise filter function		✓

✓: Possible
n = 0 to 3



GTWP: General PWM Timer Write-Protection Register
GTSTR: General PWM Timer Software Start Register
GTSTP: General PWM Timer Software Stop Register
GTCLR: General PWM Timer Software Clear Register
GTSSR: General PWM Timer Start Source Select Register
GTPSR: General PWM Timer Stop Source Select Register
GTCSR: General PWM Timer Clear Source Select Register
GTUPSR: General PWM Timer Count-Up Source Select Register
GTDNSR: General PWM Timer Count-Down Source Select Register
GTICASR: General PWM Timer Input Capture Source Select Register A
GTICBSR: General PWM Timer Input Capture Source Select Register B
GTCR: General PWM Timer Control Register
GTUDDTYC: General PWM Timer Count Direction and Duty Setting Register
GTIOR: General PWM Timer I/O Control Register
GTINTAD: General PWM Timer Interrupt Output Setting Register
GTST: General PWM Timer Status Register
GTBER: General PWM Timer Buffer Enable Register
GTITC: General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register
GTCNT: General PWM Timer Counter
GTCCRA: General PWM Timer Compare Capture Register A
GTCCRB: General PWM Timer Compare Capture Register B
GTCCRC: General PWM Timer Compare Capture Register C
GTCCRD: General PWM Timer Compare Capture Register D
GTCCRE: General PWM Timer Compare Capture Register E
GTCCRF: General PWM Timer Compare Capture Register F
GTPR: General PWM Timer Period Setting Register

GTPBR: General PWM Timer Period Setting Buffer Register
GTPDBR: General PWM Timer Period Setting Double-Buffer Register
GTADTRA: A/D Converter Start Request Timing Register A
GTADTRB: A/D Converter Start Request Timing Register B
GTADTBRA: A/D Converter Start Request Timing Buffer Register A
GTADTBRB: A/D Converter Start Request Timing Buffer Register B
GTADTDBRA: A/D Converter Start Request Timing Double-Buffer Register A
GTADTDBRB: A/D Converter Start Request Timing Double-Buffer Register B
GTDTCR: General PWM Timer Dead Time Control Register
GTDVU: General PWM Timer Dead Time Value Register U
GTDVD: General PWM Timer Dead Time Value Register D
GTDBU: General PWM Timer Dead Time Value Buffer Register U
GTDBD: General PWM Timer Dead Time Value Buffer Register D
GTSOS: General PWM Timer Output Protection Function Status Register
GTSOTR: General PWM Timer Output Protection Function Temporary Release Register
GTADSMR: General PWM Timer A/D Converter Start Request Signal Monitoring Register
GTEITC: General PWM Timer Extended Interrupt Skipping Counter Control Register
GTEITLI1: General PWM Timer Extended Interrupt Skipping Setting Register 1
GTEITLI2: General PWM Timer Extended Interrupt Skipping Setting Register 2
GTEITLB: General PWM Timer Extended Buffer Transfer Skipping Setting Register
GTSECSR: General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register
GTSECR: General PWM Timer Operation Enable Bit Simultaneous Control Register

Figure 26.1 GPTW Block Diagram (n = 0 to 3)

Table 26.3 lists the I/O pins used in the GPTW.

Table 26.3 GPTW I/O Pins

Channel	Pin Name	I/O	Function
GPTW	GTETRGA	Input	External trigger input pin A (input via the POEG)
	GTETRGB	Input	External trigger input pin B (input via the POEG)
	GTETRGC	Input	External trigger input pin C (input via the POEG)
	GTETRGD	Input	External trigger input pin D (input via the POEG)
	GTADSM0	Output	A/D conversion start request monitor 0 output pin
	GTADSM1	Output	A/D conversion start request monitor 1 output pin
GPTWn	GTIOCnA	I/O	GTCCRA register input capture input/output compare output/PWM output pin
	GTIOCnB	I/O	GTCCRB register input capture input/output compare output/PWM output pin

n = 0 to 3

26.2 Register Descriptions

26.2.1 General PWM Timer Write-Protection Register (GTWP)

Address(es): GPTW0.GTWP 000C 2000h, GPTW1.GTWP 000C 2100h, GPTW2.GTWP 000C 2200h, GPTW3.GTWP 000C 2300h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PRKEY[7:0]								—	—	—	CMNWP	CLRWP	STPWP	STRWP	WP
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	WP	Register Write Disabled	0: Write to the register is enabled 1: Write to the register is disabled	R/W
b1	STRWP	GTSTR.CSTRT Bit Write Disabled	0: Write to the bit is enabled 1: Write to the bit is disabled	R/W
b2	STPWP	GTSTP.CSTOP Bit Write Disabled	0: Write to the bit is enabled 1: Write to the bit is disabled	R/W
b3	CLRWP	GTCLR.CCLR Bit Write Disabled	0: Write to the bit is enabled 1: Write to the bit is disabled	R/W
b4	CMNWP	Common Register Write Disabled	0: Write to the register is enabled 1: Write to the register is disabled	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	PRKEY[7:0]	GTWP Key Code	These bits are read as 0. To modify the WP, STRWP, STPWP, CLRWP, and CMNWP bits, write A5h.	R/W
b31 to b16	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

GTWP enables or disables writing to registers to prevent accidental modification.
Protection by the GTWP register only covers the CPU write operation.
Such protection does not cover a register updating generated in coordination with the CPU write.
For registers that are write enabled or disabled depending on the setting of the GTWP register, see section 26.8.1, Write-Protection for Registers.

WP Bit (Register Write Disabled)

Write enable/disable to the GPTW can be selected with this bit.
Registers which are targets of write enable/disable are as follows:
GTSSR, GTPSR, GTCSR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTITC, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTPDBR, GTADTRA, GTADTBRA, GTADTDBRA, GTADTRB, GTADTBRB, GTADTDBRB, GTDTCR, GTDVU, GTDVD, GTDBU, GTDBD, GTSOS, GTSOTR, GTADSMR, GTEITC, GTEITLI1, GTEITLI2, GTEITLB

STRWP Bit (GTSTR.CSTRT Bit Write Disabled)

The STRWP bits enable or disable starting the updating of counter values by writing to the CSTRTn bit corresponding to a channel number in the GTSTR register.
The bit position of each CSTRTn bit in the GTSTR registers is allocated to the channel with the corresponding number, and writing to the GTSTR register for any channel results in writing to the registers of all channels. The STRWP bit for

each channel does not control writing but only controls updating of the CSTRT bit for the corresponding channel in the case of simultaneous writing to all channels.
Thus, in the case of writing to the CSTRT bits of a channel for which the setting of the STRWP bit is 1 (disabling writing), the CSTRT bit for the given channel will not be updated, but the CSTRT bits corresponding to channel for which the setting of the STRWP bit is 0 (enabling writing) will be updated. For example, when the setting of the GPTW0.GTWP.STRWP bit is 0 (enabling writing), writing 1 to the GPTW1.GTSTR.CSTRT0 bit when its current setting is 0 will lead to updating of the value, and the GPTW0.GTCNT counter starts running. When the setting of the GPTW0.GTWP.STRWP bit is 1 (disabling writing), writing 1 to the GPTW1.GTSTR.CSTRT0 bit when its current setting is 0 will leave the bit with the value 0, and the GPTW0.GTCNT counter will not start running.
If you want to protect all bits in the GTSTR register from being updated, set the STRWP bits of all channels to 1.

STPWP Bit (GTSTP.CSTOP Bit Write Disabled)

The STPWP bits enable or disable starting the updating of counter values by writing to the CSTOPn bit corresponding to a channel number in the GTSTP register.
The bit position of each CSTOPn bit in the GTSTP registers is allocated to the channel with the corresponding number, and writing to the GTSTP register for any channel results in writing to the registers of all channels. The STPWP bit for each channel does not control writing but only controls updating of the CSTOP bit for the corresponding channel in the case of simultaneous writing to all channels.
Thus, in the case of writing to the CSTOP bits of a channel for which the setting of the STPWP bit is 1 (disabling writing), the CSTOP bit for the given channel will not be updated, but the CSTOP bits corresponding to channel for which the setting of the STPWP bit is 0 (enabling writing) will be updated. For example, when the setting of the GPTW0.GTWP.STPWP bit is 0 (enabling writing), writing 1 to the GPTW1.GTSTP.CSTOP0 bit when its current setting is 0 will lead to updating of the value, and the GPTW0.GTCNT counter is stopped. When the setting of the GPTW0.GTWP.STPWP bit is 1 (disabling writing), writing 1 to the GPTW1.GTSTP.CSTOP0 bit when its current setting is 0 will leave the bit with the value 0, and the GPTW0.GTCNT counter will not be stopped.
If you want to protect all bits in the GTSTP register from being updated, set the STPWP bits of all channels to 1.

CLRWP Bit (GTCLR.CCLR Bit Write Disabled)

The CLRWP bits enable or disable starting the updating of counter values by writing to the CCLRn bit corresponding to a channel number in the GTCLR register.
The bit position of each CCLRn bit in the GTCLR registers is allocated to the channel with the corresponding number, and writing to the GTCLR register for any channel results in writing to the registers of all channels. The CLRWP bit for each channel does not control writing but only controls updating of the CCLR bit for the corresponding channel in the case of simultaneous writing to all channels.
Thus, in the case of writing to the CCLR bits of a channel for which the setting of the CLRWP bit is 1 (disabling writing), the CCLR bit for the given channel will not be updated, but the CCLR bits corresponding to channel for which the setting of the CLRWP bit is 0 (enabling writing) will be updated. For example, when the setting of the GPTW0.GTWP.CLRWP bit is 0 (enabling writing), writing 1 to the GPTW1.GTCLR.CCLR0 bit when its current setting is 0 will lead to updating of the value, and the GPTW0.GTCNT counter is cleared.
If you want to protect all bits in the GTCLR register from being updated, set the CLRWP bits of all channels to 1.

CMNWP Bit (Common Register Write Disabled)

The CMNWP bit enables or disables starting the updating of counter values by writing to the SECSELn bit (n = 0 to 3) corresponding to a channel number in the GTSECSR register or to the GTSECR register.
The bit position of each SECSEL bit in the GTSECSR registers is allocated to the channel with the corresponding number, and writing to the GTSECSR register for any channel results in writing to the registers of all channels. Writing to the GTSECR register of any channel leads to writing to the registers of all channels. The CMNWP bit for each channel does not control writing but only controls updating of the SECSEL bit and the GTSECR register value for the corresponding channel in the case of simultaneous writing to all channels.

Thus, in the case of writing to the SECSEL bit and the GTSECR register value of a channel for which the setting of the CMNWP bit is 1 (disabling writing), the SECSEL bit and the GTSECR register value for the given channel will not be updated, but the SECSEL bit and the GTSECR register value corresponding to channel for which the setting of the CMNWP bit is 0 (enabling writing) will be updated.
For example, when the setting of the GPTW0.GTWP.CMNWP bit is 0 (enabling writing), writing to the GPTW1.GTSECSR.SECSEL0 bit will lead to updating of the value of the GPTW0.GTSECSR.SECSEL0 bit. In the same way, writing to the GPTW1.GTSECR register will update the value of the GPTW0.GTSECR register. When the setting of the GPTW0.GTWP.CMNWP bit is 1 (disabling writing), writing to the GPTW1.GTSECSR.SECSEL0 bit will not lead to updating of the value of the GPTW0.GTSECSR.SECSEL0 bit. In the same way, writing to the GPTW1.GTSECR register will not lead to updating of the value of the GPTW0.GTSECR register.
If you want to protect all bits in the GTSECSR and GTSECR registers from being updated, set the CMNWP bits of all channels to 1.

PRKEY[7:0] Bits (GTWP Key Code)

This bit controls whether the WP, STRWP, STPWP, CLRWP, and CMNWP bits can be overwritten.

26.2.2 General PWM Timer Software Start Register (GTSTR)

Address(es): GPTW0.GTSTR 000C 2004h, GPTW1.GTSTR 000C 2104h, GPTW2.GTSTR 000C 2204h, GPTW3.GTSTR 000C 2304h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	CSTRT3	CSTRT2	CSTRT1	CSTRT0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CSTRT0	Channel 0 Count Start	When reading 0: The counter is stopped. 1: The counter is running. When writing 0: Ignored. 1: The counter starts running.	R/W
b1	CSTRT1	Channel 1 Count Start		R/W
b2	CSTRT2	Channel 2 Count Start		R/W
b3	CSTRT3	Channel 3 Count Start		R/W
b31 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSTR register starts the GTCNT counter operation.
A bit position of the GTSTR register indicates a channel number. The GTSTR register of each channel is a common register, and writing 1 to the GTSTR register in any channel and updating it can start operation of the GTCNT counter in all the channels related to the position of the bit written with 1. A change in counter operation and the register value is not generated by writing 0 to the bit.

CSTRTn Bit (Channel n Count Start) (n = 0 to 3)

This bit starts the GTCNT counter for channel n.
A read value indicates the state of the counter operation in a corresponding channel (GTCR.CST bit). The bit with 0 indicates that the counter is stopped, while the bit with 1 indicates that the counter is in operation.

26.2.3 General PWM Timer Software Stop Register (GTSTP)

Address(es): GPTW0.GTSTP 000C 2008h, GPTW1.GTSTP 000C 2108h, GPTW2.GTSTP 000C 2208h, GPTW3.GTSTP 000C 2308h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	CSTOP3	CSTOP2	CSTOP1	CSTOP0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	CSTOP0	Channel 0 Count Stop	When reading 0: The counter is operating. 1: The counter is stopped. When writing 0: Ignored. 1: The counter is stopped.	R/W
b1	CSTOP1	Channel 1 Count Stop		R/W
b2	CSTOP2	Channel 2 Count Stop		R/W
b3	CSTOP3	Channel 3 Count Stop		R/W
b31 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSTP register stops the GTCNT counter operation.
A bit position of the GTSTP register indicates a channel number. The GTSTP register of each channel is a common register, and writing 1 to the GTSTP register in any channel and updating it can stop operation of the GTCNT counter in all the channels related to the position of the bit written with 1. A change in counter operation and the register value is not generated by writing 0 to the bit.

CSTOPn Bit (Channel n Count Stop) (n = 0 to 3)

This bit stops the GTCNT counter for channel n.
A read value indicates the state of the counter operation in a corresponding channel (inverted GTCR.CST bit). The bit with 0 indicates that the counter is in operation, while the bit with 1 indicates that the counter is stopped.

26.2.4 General PWM Timer Software Clear Register (GTCLR)

Address(es): GPTW0.GTCLR 000C 200Ch, GPTW1.GTCLR 000C 210Ch, GPTW2.GTCLR 000C 220Ch, GPTW3.GTCLR 000C 230Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	CCLR3	CCLR2	CCLR1	CCLR0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CCLR0	Channel 0 Counter Clear	0: Ignored. 1: The counter is to be cleared.	W
b1	CCLR1	Channel 1 Counter Clear		W
b2	CCLR2	Channel 2 Counter Clear		W
b3	CCLR3	Channel 3 Counter Clear		W
b31 to b4	—	Reserved	The write value should be 0.	W

The GTCLR register is a write-only register which sets clearing of the GTCNT counter.
A bit position of the GTCLR register indicates a channel number. The GTCLR register of each channel is a common register, and writing 1 to the GTCLR register in any channel and updating it changes to 0 of the GTCNT counter in all the channels related to the position of the bit written with 1. A change in counter operation and the register value is not generated by writing 0 to the bit.

CCLRn Bit (Channel n Counter Clear) (n = 0 to 3)

When the counting direction flag is set for decrementation (GTST.TUCF flag = 0) with sawtooth-wave mode selected in the GTCR.MD[2:0] bits, the value of the GTCNT counter becomes that of the corresponding GTPR register in response to writing 1 to the CCLRn bit. The value of the counter becomes 0000 0000h with other settings.

26.2.5 General PWM Timer Start Source Select Register (GTSSR)

Address(es): GPTW0.GTSSR 000C 2010h, GPTW1.GTSSR 000C 2110h, GPTW2.GTSSR 000C 2210h, GPTW3.GTSSR 000C 2310h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	CSTRT	—	—	—	—	—	—	—	SSELCH	SSELCG	SSELCF	SSELCE	SSELCD	SSELCC	SSELCB	SSELCA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SSCBFAH	SSCBFAL	SSCBRAH	SSCBRAL	SSCAFBH	SSCAFBL	SSCARBH	SSCARBL	SSGTRGDF	SSGTRGDR	SSGTRGCF	SSGTRGCR	SSGTRGBF	SSGTRGBR	SSGTRGAF	SSGTRGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGA signal. 1 0: The counter starts at a falling edge of the GTETRGA signal. 1 1: The counter starts at both edges of the GTETRGA signal.	R/W
b1	SSGTRGAF			R/W
b2	SSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGB signal. 1 0: The counter starts at a falling edge of the GTETRGB signal. 1 1: The counter starts at both edges of the GTETRGB signal.	R/W
b3	SSGTRGBF			R/W
b4	SSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGC signal. 1 0: The counter starts at a falling edge of the GTETRGC signal. 1 1: The counter starts at both edges of the GTETRGC signal.	R/W
b5	SSGTRGCF			R/W
b6	SSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTETRGD signal. 1 0: The counter starts at a falling edge of the GTETRGD signal. 1 1: The counter starts at both edges of the GTETRGD signal.	R/W
b7	SSGTRGDF			R/W
b8	SSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter starts at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter starts at a rising edge of the GTIOCnA signal.	R/W
b9	SSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	SSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to start counting. 0 1: The counter starts at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter starts at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter starts at a falling edge of the GTIOCnA signal.	R/W
b11	SSCAFBH			R/W
b12	SSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to start counting. 0 1: The counter starts at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter starts at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter starts at a rising edge of the GTIOCnB signal.	R/W
b13	SSCBRAH			R/W
b14	SSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to start counting. 0 1: The counter starts at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter starts at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter starts at a falling edge of the GTIOCnB signal.	R/W
b15	SSCBFAH			R/W
b16	SSELCA	ELCA Event Source Count Start Enable	0: Disables count start by the ELCA event input 1: Enables count start by the ELCA event input	R/W
b17	SSELCB	ELCB Event Source Count Start Enable	0: Disables count start by the ELCB event input 1: Enables count start by the ELCB event input	R/W
b18	SSELCC	ELCC Event Source Count Start Enable	0: Disables count start by the ELCC event input 1: Enables count start by the ELCC event input	R/W
b19	SSELCD	ELCD Event Source Count Start Enable	0: Disables count start by the ELCD event input 1: Enables count start by the ELCD event input	R/W
b20	SSELCE	ELCE Event Source Count Start Enable	0: Disables count start by the ELCE event input 1: Enables count start by the ELCE event input	R/W
b21	SSELCF	ELCF Event Source Count Start Enable	0: Disables count start by the ELCF event input 1: Enables count start by the ELCF event input	R/W
b22	SSELCG	ELCG Event Source Count Start Enable	0: Disables count start by the ELCG event input 1: Enables count start by the ELCG event input	R/W
b23	SSELCH	ELCH Event Source Count Start Enable	0: Disables count start by the ELCH event input 1: Enables count start by the ELCH event input	R/W
b30 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	CSTRT	Software Source Count Start Enable	0: Disables count start by the GTSTR register 1: Enables count start by the GTSTR register	R/W

n = 0 to 3

The GTSSR register sets a count start source for the GTCNT counter.

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

26.2.6 General PWM Timer Stop Source Select Register (GTPSR)

Address(es): GPTW0.GTPSR 000C 2014h, GPTW1.GTPSR 000C 2114h, GPTW2.GTPSR 000C 2214h, GPTW3.GTPSR 000C 2314h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	CSTOP	—	—	—	—	—	—	—	PSELCH	PSELCG	PSELCF	PSELCE	PSELCD	PSELCC	PSELCB	PSELCA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PSCBFAH	PSCBFAL	PSCBRAH	PSCBRAL	PSCAFBH	PSCAFBL	PSCARBH	PSCARBL	PSGTRGDF	PSGTRGDR	PSGTRGCF	PSGTRGCR	PSGTRGBF	PSGTRGBR	PSGTRGAF	PSGTRGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGA signal. 1 0: The counter stops at a falling edge of the GTETRGA signal. 1 1: The counter stops at both edges of the GTETRGA signal.	R/W
b1	PSGTRGAF			R/W
b2	PSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGB signal. 1 0: The counter stops at a falling edge of the GTETRGB signal. 1 1: The counter stops at both edges of the GTETRGB signal.	R/W
b3	PSGTRGBF			R/W
b4	PSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGC signal. 1 0: The counter stops at a falling edge of the GTETRGC signal. 1 1: The counter stops at both edges of the GTETRGC signal.	R/W
b5	PSGTRGCF			R/W
b6	PSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTETRGD signal. 1 0: The counter stops at a falling edge of the GTETRGD signal. 1 1: The counter stops at both edges of the GTETRGD signal.	R/W
b7	PSGTRGDF			R/W
b8	PSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter stops at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter stops at a rising edge of the GTIOCnA signal.	R/W
b9	PSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	PSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to stop counting. 0 1: The counter stops at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter stops at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter stops at a falling edge of the GTIOCnA signal.	R/W
b11	PSCAFBH			R/W
b12	PSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to stop counting. 0 1: The counter stops at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter stops at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter stops at a rising edge of the GTIOCnB signal.	R/W
b13	PSCBRAH			R/W
b14	PSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to stop counting. 0 1: The counter stops at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter stops at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter stops at a falling edge of the GTIOCnB signal.	R/W
b15	PSCBFAH			R/W
b16	PSELCA	ELCA Event Source Count Stop Enable	0: Disables count stop by the ELCA event input 1: Enables count stop by the ELCA event input	R/W
b17	PSELCB	ELCB Event Source Count Stop Enable	0: Disables count stop by the ELCB event input 1: Enables count stop by the ELCB event input	R/W
b18	PSELCC	ELCC Event Source Count Stop Enable	0: Disables count stop by the ELCC event input 1: Enables count stop by the ELCC event input	R/W
b19	PSELCD	ELCD Event Source Count Stop Enable	0: Disables count stop by the ELCD event input 1: Enables count stop by the ELCD event input	R/W
b20	PSELCE	ELCE Event Source Count Stop Enable	0: Disables count stop by the ELCE event input 1: Enables count stop by the ELCE event input	R/W
b21	PSELCF	ELCF Event Source Count Stop Enable	0: Disables count stop by the ELCF event input 1: Enables count stop by the ELCF event input	R/W
b22	PSELCG	ELCG Event Source Count Stop Enable	0: Disables count stop by the ELCG event input 1: Enables count stop by the ELCG event input	R/W
b23	PSELCH	ELCH Event Source Count Stop Enable	0: Disables count stop by the ELCH event input 1: Enables count stop by the ELCH event input	R/W
b30 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	CSTOP	Software Source Count Stop Enable	0: Disables count stop by the GTSTP register 1: Enables count stop by the GTSTP register	R/W

n = 0 to 3

The GTPSR register sets a count stop source for the GTCNT counter.

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

26.2.7 General PWM Timer Clear Source Select Register (GTCSR)

Address(es): GPTW0.GTCSR 000C 2018h, GPTW1.GTCSR 000C 2118h, GPTW2.GTCSR 000C 2218h, GPTW3.GTCSR 000C 2318h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	CCLR	—	—	—	—	—	—	—	CSELCH	CSELCG	CSELCF	CSELCE	CSELCD	CSELCC	CSELCB	CSELCA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CSCBFAH	CSCBFAL	CSCBRAH	CSCBRAL	CSCAFBH	CSCAFBL	CSCARBH	CSCARBL	CSGTRGDF	CSGTRGDR	CSGTRGCF	CSGTRGCR	CSGTRGBF	CSGTRGBR	CSGTRGAF	CSGTRGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGA signal. 1 0: The counter is cleared at a falling edge of the GTETRGA signal. 1 1: The counter is cleared at both edges of the GTETRGA signal.	R/W
b1	CSGTRGAF			R/W
b2	CSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGB signal. 1 0: The counter is cleared at a falling edge of the GTETRGB signal. 1 1: The counter is cleared at both edges of the GTETRGB signal.	R/W
b3	CSGTRGBF			R/W
b4	CSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGC signal. 1 0: The counter is cleared at a falling edge of the GTETRGC signal. 1 1: The counter is cleared at both edges of the GTETRGC signal.	R/W
b5	CSGTRGCF			R/W
b6	CSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTETRGD signal. 1 0: The counter is cleared at a falling edge of the GTETRGD signal. 1 1: The counter is cleared at both edges of the GTETRGD signal.	R/W
b7	CSGTRGDF			R/W
b8	CSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is cleared at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is cleared at a rising edge of the GTIOCnA signal.	R/W
b9	CSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	CSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is cleared at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is cleared at a falling edge of the GTIOCnA signal.	R/W
b11	CSCAFBH			R/W
b12	CSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is cleared at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is cleared at a rising edge of the GTIOCnB signal.	R/W
b13	CSCBRAH			R/W
b14	CSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to clear the counter. 0 1: The counter is cleared at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is cleared at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is cleared at a falling edge of the GTIOCnB signal.	R/W
b15	CSCBFAH			R/W
b16	CSELCA	ELCA Event Source Counter Clear Enable	0: Disables counter clear by the ELCA event input 1: Enables counter clear by the ELCA event input	R/W
b17	CSELCB	ELCB Event Source Counter Clear Enable	0: Disables counter clear by the ELCB event input 1: Enables counter clear by the ELCB event input	R/W
b18	CSELCC	ELCC Event Source Counter Clear Enable	0: Disables counter clear by the ELCC event input 1: Enables counter clear by the ELCC event input	R/W
b19	CSELCD	ELCD Event Source Counter Clear Enable	0: Disables counter clear by the ELCD event input 1: Enables counter clear by the ELCD event input	R/W
b20	CSELCE	ELCE Event Source Counter Clear Enable	0: Disables counter clear by the ELCE event input 1: Enables counter clear by the ELCE event input	R/W
b21	CSELCF	ELCF Event Source Counter Clear Enable	0: Disables counter clear by the ELCF event input 1: Enables counter clear by the ELCF event input	R/W
b22	CSELCG	ELCG Event Source Counter Clear Enable	0: Disables counter clear by the ELCG event input 1: Enables counter clear by the ELCG event input	R/W
b23	CSELCH	ELCH Event Source Counter Clear Enable	0: Disables counter clear by the ELCH event input 1: Enables counter clear by the ELCH event input	R/W
b30 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	CCLR	Software Source Counter Clear Enable	0: Disables counter clear by the GTCLR register 1: Enables counter clear by the GTCLR register	R/W

n = 0 to 3

The GTCSR register sets a counter clear source for the GTCNT counter.

Counter clearing can be executed whether the counter is running (the GTCR.CST bit = 1) or stopped (the GTCR.CST bit = 0).

Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

26.2.8 General PWM Timer Count-Up Source Select Register (GTUPSR)

Address(es): GPTW0.GTUPSR 000C 201Ch, GPTW1.GTUPSR 000C 211Ch, GPTW2.GTUPSR 000C 221Ch, GPTW3.GTUPSR 000C 231Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	USELCH	USELCG	USELCF	USELCE	USELCD	USELCC	USELCB	USELCA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	USCBFAH	USCBFAL	USCBRAH	USCBRAL	USCAFBH	USCAFBL	USCARBH	USCARBL	USGTRGDF	USGTRGDR	USGTRGCF	USGTRGCR	USGTRGBF	USGTRGBR	USGTRGAF	USGTRGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	USGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGA signal. 1 0: The counter is incremented at a falling edge of the GTETRGA signal. 1 1: The counter is incremented at both edges of the GTETRGA signal.	R/W
b1	USGTRGAF			R/W
b2	USGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGB signal. 1 0: The counter is incremented at a falling edge of the GTETRGB signal. 1 1: The counter is incremented at both edges of the GTETRGB signal.	R/W
b3	USGTRGBF			R/W
b4	USGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGC signal. 1 0: The counter is incremented at a falling edge of the GTETRGC signal. 1 1: The counter is incremented at both edges of the GTETRGC signal.	R/W
b5	USGTRGCF			R/W
b6	USGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTETRGD signal. 1 0: The counter is incremented at a falling edge of the GTETRGD signal. 1 1: The counter is incremented at both edges of the GTETRGD signal.	R/W
b7	USGTRGDF			R/W
b8	USCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is incremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is incremented at a rising edge of the GTIOCnA signal.	R/W
b9	USCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	USCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is incremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is incremented at a falling edge of the GTIOCnA signal.	R/W
b11	USCAFBH			R/W
b12	USCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is incremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is incremented at a rising edge of the GTIOCnB signal.	R/W
b13	USCBRAH			R/W
b14	USCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to increment the counter. 0 1: The counter is incremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is incremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is incremented at a falling edge of the GTIOCnB signal.	R/W
b15	USCBFAH			R/W
b16	USELCA	ELCA Event Source Count-Up Enable	0: Disables count-up by the ELCA event input 1: Enables count-up by the ELCA event input	R/W
b17	USELCB	ELCB Event Source Count-Up Enable	0: Disables count-up by the ELCB event input 1: Enables count-up by the ELCB event input	R/W
b18	USELCC	ELCC Event Source Count-Up Enable	0: Disables count-up by the ELCC event input 1: Enables count-up by the ELCC event input	R/W
b19	USELCD	ELCD Event Source Count-Up Enable	0: Disables count-up by the ELCD event input 1: Enables count-up by the ELCD event input	R/W
b20	USELCE	ELCE Event Source Count-Up Enable	0: Disables count-up by the ELCE event input 1: Enables count-up by the ELCE event input	R/W
b21	USELCF	ELCF Event Source Count-Up Enable	0: Disables count-up by the ELCF event input 1: Enables count-up by the ELCF event input	R/W
b22	USELCG	ELCG Event Source Count-Up Enable	0: Disables count-up by the ELCG event input 1: Enables count-up by the ELCG event input	R/W
b23	USELCH	ELCH Event Source Count-Up Enable	0: Disables count-up by the ELCH event input 1: Enables count-up by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 3

The GTUPSR register sets a count-up source for the GTCNT counter.
When at least one bit among bits in the GTUPSR register is set as 1, counting of the GTCNT counter by the count clock set by the GTCR.TPCS[3:0] bits becomes invalid, and the count-up by a source set as 1 by the GTUPSR register is executed.
Number of increment in counting is one even when multiple sources are generated simultaneously.
Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

26.2.9 General PWM Timer Count-Down Source Select Register (GTDNSR)

Address(es): GPTW0.GTDNSR 000C 2020h, GPTW1.GTDNSR 000C 2120h, GPTW2.GTDNSR 000C 2220h, GPTW3.GTDNSR 000C 2320h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	DSELCH	DSELCG	DSELCF	DSELCE	DSELCD	DSELCC	DSELCB	DSELCA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	DSCBFAH	DSCBFAL	DSCBRAH	DSCBRAL	DSCAFBH	DSCAFBL	DSCARBH	DSCARBL	DSGTRGDF	DSGTRGDR	DSGTRGCF	DSGTRGCR	DSGTRGBF	DSGTRGBR	DSGTRGAF	DSGTRGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGA signal. 1 0: The counter is decremented at a falling edge of the GTETRGA signal. 1 1: The counter is decremented at both edges of the GTETRGA signal.	R/W
b1	DSGTRGAF			R/W
b2	DSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGB signal. 1 0: The counter is decremented at a falling edge of the GTETRGB signal. 1 1: The counter is decremented at both edges of the GTETRGB signal.	R/W
b3	DSGTRGBF			R/W
b4	DSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGC signal. 1 0: The counter is decremented at a falling edge of the GTETRGC signal. 1 1: The counter is decremented at both edges of the GTETRGC signal.	R/W
b5	DSGTRGCF			R/W
b6	DSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTETRGD signal. 1 0: The counter is decremented at a falling edge of the GTETRGD signal. 1 1: The counter is decremented at both edges of the GTETRGD signal.	R/W
b7	DSGTRGDF			R/W
b8	DSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is decremented at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is decremented at a rising edge of the GTIOCnA signal.	R/W
b9	DSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	DSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter is decremented at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter is decremented at a falling edge of the GTIOCnA signal.	R/W
b11	DSCAFBH			R/W
b12	DSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is decremented at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is decremented at a rising edge of the GTIOCnB signal.	R/W
b13	DSCBRAH			R/W
b14	DSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to decrement the counter. 0 1: The counter is decremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter is decremented at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter is decremented at a falling edge of the GTIOCnB signal.	R/W
b15	DSCBFAH			R/W
b16	DSELCA	ELCA Event Source Count-Down Enable	0: Disables count-down by the ELCA event input 1: Enables count-down by the ELCA event input	R/W
b17	DSELCB	ELCB Event Source Count-Down Enable	0: Disables count-down by the ELCB event input 1: Enables count-down by the ELCB event input	R/W
b18	DSELCC	ELCC Event Source Count-Down Enable	0: Disables count-down by the ELCC event input 1: Enables count-down by the ELCC event input	R/W
b19	DSELCD	ELCD Event Source Count-Down Enable	0: Disables count-down by the ELCD event input 1: Enables count-down by the ELCD event input	R/W
b20	DSELCE	ELCE Event Source Count-Down Enable	0: Disables count-down by the ELCE event input 1: Enables count-down by the ELCE event input	R/W
b21	DSELCF	ELCF Event Source Count-Down Enable	0: Disables count-down by the ELCF event input 1: Enables count-down by the ELCF event input	R/W
b22	DSELCG	ELCG Event Source Count-Down Enable	0: Disables count-down by the ELCG event input 1: Enables count-down by the ELCG event input	R/W
b23	DSELCH	ELCH Event Source Count-Down Enable	0: Disables count-down by the ELCH event input 1: Enables count-down by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 3

The GTDNSR register sets a count-down source for the GTCNT counter.
When at least one bit among bits in the GTDNSR register is set as 1, counting of the GTCNT counter by the count clock set by the GTCR.TPCS[3:0] bits becomes invalid, and the count-down by a source set as 1 by the GTDNSR register is executed.
Number of decrement in counting is one even when multiple sources are generated simultaneously.
Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

26.2.10 General PWM Timer Input Capture Source Select Register A (GTICASR)

Address(es): GPTW0.GTICASR 000C 2024h, GPTW1.GTICASR 000C 2124h, GPTW2.GTICASR 000C 2224h, GPTW3.GTICASR 000C 2324h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	ASELCH	ASELCG	ASELCF	ASELCE	ASELCD	ASELCC	ASELCB	ASELCA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ASCBFAH	ASCBFAL	ASCBRAH	ASCBRAL	ASCAFBH	ASCAFBL	ASCARBH	ASCARBL	ASGTRGDF	ASGTRGDR	ASGTRGCF	ASGTRGCR	ASGTRGBF	ASGTRGBR	ASGTRGAF	ASGTRGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ASGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGA signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGA signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGA signal.	R/W
b1	ASGTRGAF			R/W
b2	ASGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGB signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGB signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGB signal.	R/W
b3	ASGTRGBF			R/W
b4	ASGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGC signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGC signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGC signal.	R/W
b5	ASGTRGCF			R/W
b6	ASGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTETRGD signal. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTETRGD signal. 1 1: The counter value is captured in the GTCCRA register at both edges of the GTETRGD signal.	R/W
b7	ASGTRGDF			R/W
b8	ASCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnA signal.	R/W
b9	ASCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	ASCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnA signal.	R/W
b11	ASCAFBH			R/W
b12	ASCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a rising edge of the GTIOCnB signal.	R/W
b13	ASCBRAH			R/W
b14	ASCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRA register. 0 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRA register at a falling edge of the GTIOCnB signal.	R/W
b15	ASCBFAH			R/W
b16	ASELCA	ELCA Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCA event input 1: Enables GTCCRA input capture by the ELCA event input	R/W
b17	ASELCB	ELCB Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCB event input 1: Enables GTCCRA input capture by the ELCB event input	R/W
b18	ASELCC	ELCC Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCC event input 1: Enables GTCCRA input capture by the ELCC event input	R/W
b19	ASELCD	ELCD Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCD event input 1: Enables GTCCRA input capture by the ELCD event input	R/W
b20	ASELCE	ELCE Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCE event input 1: Enables GTCCRA input capture by the ELCE event input	R/W
b21	ASELCF	ELCF Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCF event input 1: Enables GTCCRA input capture by the ELCF event input	R/W
b22	ASELCG	ELCG Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCG event input 1: Enables GTCCRA input capture by the ELCG event input	R/W

Bit	Symbol	Bit Name	Description	R/W
b23	ASELCH	ELCH Event Source GTCCRA Input Capture Enable	0: Disables GTCCRA input capture by the ELCH event input 1: Enables GTCCRA input capture by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 3

The GTICASR register sets an input capture source for the GTCCRA register.
When at least one bit among bits in the GTICASR register is set to 1, input capture operation making the GTCCRA register as an input capture register is performed.
Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

26.2.11 General PWM Timer Input Capture Source Select Register B (GTICBSR)

Address(es): GPTW0.GTICBSR 000C 2028h, GPTW1.GTICBSR 000C 2128h, GPTW2.GTICBSR 000C 2228h, GPTW3.GTICBSR 000C 2328h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	BSELCH	BSELCG	BSELCF	BSELCE	BSELCD	BSELCC	BSELCB	BSELCA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BSCBFAH	BSCBFAL	BSCBRAH	BSCBRAL	BSCAFBH	BSCAFBL	BSCARBH	BSCARBL	BSGTRGDF	BSGTRGDR	BSGTRGCF	BSGTRGCR	BSGTRGBF	BSGTRGBR	BSGTRGAF	BSGTRGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BSGTRGAR	GTETRGA Signal Edge Select	b1 b0 0 0: The GTETRGA signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGA signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGA signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGA signal.	R/W
b1	BSGTRGAF			R/W
b2	BSGTRGBR	GTETRGB Signal Edge Select	b3 b2 0 0: The GTETRGB signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGB signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGB signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGB signal.	R/W
b3	BSGTRGBF			R/W
b4	BSGTRGCR	GTETRGC Signal Edge Select	b5 b4 0 0: The GTETRGC signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGC signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGC signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGC signal.	R/W
b5	BSGTRGCF			R/W
b6	BSGTRGDR	GTETRGD Signal Edge Select	b7 b6 0 0: The GTETRGD signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTETRGD signal. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTETRGD signal. 1 1: The counter value is captured in the GTCCRB register at both edges of the GTETRGD signal.	R/W
b7	BSGTRGDF			R/W
b8	BSCARBL	GTIOCnA Signal Rising Edge Applying Condition Select	b9 b8 0 0: Rising edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnA signal.	R/W
b9	BSCARBH			R/W

Bit	Symbol	Bit Name	Description	R/W
b10	BSCAFBL	GTIOCnA Signal Falling Edge Applying Condition Select	b11 b10 0 0: Falling edge of the GTIOCnA signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnA signal while the GTIOCnB pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnA signal.	R/W
b11	BSCAFBH			R/W
b12	BSCBRAL	GTIOCnB Signal Rising Edge Applying Condition Select	b13 b12 0 0: Rising edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a rising edge of the GTIOCnB signal.	R/W
b13	BSCBRAH			R/W
b14	BSCBFAL	GTIOCnB Signal Falling Edge Applying Condition Select	b15 b14 0 0: Falling edge of the GTIOCnB signal is not used as a trigger to capture the counter value in the GTCCRB register. 0 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven low. 1 0: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnB signal while the GTIOCnA pin is driven high. 1 1: The counter value is captured in the GTCCRB register at a falling edge of the GTIOCnB signal.	R/W
b15	BSCBFAH			R/W
b16	BSELCA	ELCA Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCA event input 1: Enables GTCCRB input capture by the ELCA event input	R/W
b17	BSELCB	ELCB Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCB event input 1: Enables GTCCRB input capture by the ELCB event input	R/W
b18	BSELCC	ELCC Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCC event input 1: Enables GTCCRB input capture by the ELCC event input	R/W
b19	BSELCD	ELCD Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCD event input 1: Enables GTCCRB input capture by the ELCD event input	R/W
b20	BSELCE	ELCE Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCE event input 1: Enables GTCCRB input capture by the ELCE event input	R/W
b21	BSELCF	ELCF Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCF event input 1: Enables GTCCRB input capture by the ELCF event input	R/W
b22	BSELCG	ELCG Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCG event input 1: Enables GTCCRB input capture by the ELCG event input	R/W

Bit	Symbol	Bit Name	Description	R/W
b23	BSELCH	ELCH Event Source GTCCRB Input Capture Enable	0: Disables GTCCRB input capture by the ELCH event input 1: Enables GTCCRB input capture by the ELCH event input	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 3

The GTICBSR register sets an input capture source for the GTCCRB register.
When at least one bit among bits in the GTICBSR register is set to 1, input capture operation making the GTCCRB register as an input capture register is performed.
Inputs from the GTETRGA, GTETRGB, GTETRGC, and GTETRGD pins are input to the GPTW via the POEG. Set the polarity of these signals with the POEG.

26.2.12 General PWM Timer Control Register (GTCR)

Address(es): GPTW0.GTCR 000C 202Ch, GPTW1.GTCR 000C 212Ch, GPTW2.GTCR 000C 222Ch, GPTW3.GTCR 000C 232Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	TPCS[3:0]				—	—	—	—	MD[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	ICDS	—	—	—	—	—	—	—	CST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CST	Count Start	0: Count operation is stopped 1: Count operation is started	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	ICDS	Input Capture Operation Select at Count Stop	0: Input capture is operated at count stop 1: Input capture is not operated at count stop	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	MD[2:0]	Mode Select	b18 b16 0 0 0: Sawtooth-wave PWM mode (single buffer or double buffer possible) 0 0 1: Sawtooth-wave one-shot pulse mode (fixed buffer operation) 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: Triangle-wave PWM mode 1 (32-bit transfer at trough) (single buffer or double buffer possible) 1 0 1: Triangle-wave PWM mode 2 (32-bit transfer at crest and trough) (single buffer or double buffer possible) 1 1 0: Triangle-wave PWM mode 3 (64-bit transfer at trough) (fixed buffer operation) 1 1 1: Setting prohibited	R/W
b22 to b19	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b26 to b23	TPCS[3:0]	Timer Prescaler Select	b26 b23 0 0 0 0: PCLKA 0 0 0 1: PCLKA/2 0 0 1 0: PCLKA/4 0 0 1 1: PCLKA/8 0 1 0 0: PCLKA/16 0 1 0 1: PCLKA/32 0 1 1 0: PCLKA/64 0 1 1 1: Setting prohibited 1 0 0 0: PCLKA/256 1 0 0 1: Setting prohibited 1 0 1 0: PCLKA/1024 1 0 1 1: Setting prohibited 1 1 0 0: GTETRGA (via the POEG) 1 1 0 1: GTETRGB (via the POEG) 1 1 1 0: GTETRGC (via the POEG) 1 1 1 1: GTETRGD (via the POEG)	R/W
b31 to b27	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTCR register controls the GTCNT counter.

CST Bit (Count Start)

This bit controls start or stop for the GTCNT counter.
[Setting conditions]

- When 1 is written to a bit related to a channel number for the GTSTR register while the GTSSR.CSTRT bit is set to 1
- When an ELC event input, an external trigger, or a condition for the GTIOCnA pin input and GTIOCnB pin input (n = 0 to 3), which is enabled as a count start source by the GTSSR register, is generated
- 1 is written by software

[Clearing conditions]

- When 1 is written to a bit related to a channel number for the GTSTP register while the GTPSR.CSTOP bit is set to 1
- When an ELC event input, an external trigger, or a condition for the GTIOCnA pin input and GTIOCnB pin input, which is enabled as a count stop source by the GTPSR register, is generated
- 0 is written by software

ICDS Bit (Input Capture Operation Select at Count Stop)

This bit selects Input capture operation at count stop when the input capture function is selected.

MD[2:0] Bits (Mode Select)

These bits select the GPTW operating mode.
Only the MD[2] bit is valid at input capture.
Counting in sawtooth-wave mode is performed with 0 for the MD[2] bit, and counting in triangle-wave mode is performed with 1 for the MD[2] bit.
Set the MD[2:0] bits while the GTCNT counter operation is stopped.
During the event count operation (when at least one bit among the bits for the GTUPSR and GTDNSR registers is set to 1), setting of the MD[2:0] bits are ignored, where counting in sawtooth-wave or triangle modes is not performed. Instead, up-counting or down-counting by a source set by the GTUPSR and GTDNSR registers is performed.

TPCS[3:0] Bits (Timer Prescaler Select)

These bits select a clock for the GTCNT counter. The clock source can be selected independently for each channel.
Set the TPCS bits while the GTCNT counter operation is stopped.
When the GTETRGA, GTETRGB, GTETRGC, or GTETRGD is selected, output for the POEG at rising becomes a clock source. Set the polarity of these signals with the POEG.

26.2.13 General PWM Timer Count Direction and Duty Setting Register (GTUDDTYC)

Address(es): GPTW0.GTUDDTYC 000C 2030h, GPTW1.GTUDDTYC 000C 2130h, GPTW2.GTUDDTYC 000C 2230h, GPTW3.GTUDDTYC 000C 2330h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	OBDTYR	OBDTYF	OBDTY[1:0]		—	—	—	—	OADTYR	OADTYF	OADTY[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	UDF	UD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	UD	Count Direction Setting	0: GTCNT counts down. 1: GTCNT counts up.	R/W
b1	UDF	Forcible Count Direction Setting	0: Count direction is not forcibly set. 1: Count direction is forcibly set.	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b17, b16	OADTY[1:0]	GTIOCnA Pin Output Duty Setting	b17b16 0 x: Compare matches determine the duty cycle of the output on the GTIOCnA pin. 1 0: The duty cycle of the output on the GTIOCnA pin is 0%. 1 1: The duty cycle of the output on the GTIOCnA pin is 100%.	R/W
b18	OADTYF	GTIOCnA Pin Output Duty Forced Setting	0: Duty of the GTIOCnA pin output is not forcibly set. 1: Duty of the GTIOCnA pin output is forcibly set.	R/W
b19	OADTYR	Output after Release of GTIOCnA Pin Output 0%/ 100% Duty Cycle Settings	0: The function selected by the GTIOA[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting. 1: The function selected by the GTIOA[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.	R/W
b23 to b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b25, b24	OBDTY[1:0]	GTIOCnB Pin Output Duty Setting	b25b24 0 x: Compare matches determine the duty cycle of the output on the GTIOCnB pin 1 0: The duty cycle of the output on the GTIOCnB pin is 0%. 1 1: The duty cycle of the output on the GTIOCnB pin is 100%.	R/W
b26	OBDTYF	GTIOCnB Pin Output Duty Forced Setting	0: Duty of the GTIOCnB pin output is not forcibly set. 1: Duty of the GTIOCnB pin output is forcibly set.	R/W
b27	OBDTYR	Output after Release of GTIOCnB Pin Output 0%/ 100% Duty Cycle Settings	0: The function selected by the GTIOB[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting. 1: The function selected by the GTIOB[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting.	R/W
b31 to b28	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

n = 0 to 3

The GTUDDTYC register sets the count direction (up-counting/down-counting) for the GTCNT counter and configures duty setting for output from the GTIOCnA and GTIOCnB pins.
The setting is invalid during the event count operation.

(1) Setting of Count Direction

- In sawtooth-wave mode

When the UD bit value is set to 0 during up-counting, the count direction is changed at an overflow (count clock when GTCNT counter value is equal to the GTPR register value). When the UD bit value is set to 1 during down-counting, the count direction is changed at an underflow (count clock when GTCNT counter value is equal to 0000 0000h).
If the UD bit value is changed from 1 to 0 with the UDF bit being 0 and while counting is stopped, the counter starts up-counting and the count direction is changed at an overflow (count clock when GTCNT counter value is equal to GTPR register value).
If the UD bit value is changed from 0 to 1 with the UDF bit being 0 and while counting is stopped, the counter starts down-counting and the count direction is changed at an underflow (count clock when GTCNT counter value is equal to 0000 0000h).
When the UDF bit is set to 1 while counting is stopped, the UD bit value at that time is reflected in the count direction when counting starts.

- In triangle-wave mode

Even if the UD bit value is changed during counting, the change will not be reflected in the count direction.
If the UD bit value is modified while the UDF bit is 0 and counting is stopped, the change will not be reflected in the count direction when counting starts. If the UDF bit is set to 1 while counting is stopped, the UD bit value at that time is reflected in the count direction when counting starts.

UD Bit (Count Direction Setting)

This bit sets the count direction (up-counting or down-counting) for the GTCNT counter.

UDF Bit (Forcible Count Direction Setting)

This bit forcibly sets the count direction when the GTCNT counter starts operation as the UD bit value.
Only 0 should be written to this bit during count operation.
When 1 has been written to this bit while counting is stopped, this bit should be returned to 0 before counting starts.

(2) Setting of Output Duty

- In sawtooth-wave mode

When the OADTY[1:0]/OBDTY[1:0] bits are changed during up-count operation, the duty setting changed at an overflow is reflected.
When the OADTY[1:0]/OBDTY[1:0] bits are changed during down-count operation, the duty setting changed at an underflow is reflected.
When the OADTYF/OBDTYF bit is 0 while count operation is stopped and the OADTY[1:0]/OBDTY[1:0] bits are changed, the change in the duty-cycle setting is not reflected in the first count operation, but the change is reflected on an overflow in the case of counting up and on an underflow in the case of counting down.
When the OADTYF/OBDTYF bit is 1 while count operation is stopped and the OADTY[1:0]/OBDTY[1:0] bits are changed, the change in the duty-cycle setting is immediately reflected during the first count operation.

- In triangle-wave mode

When the OADTY[1:0]/OBDTY[1:0] bits are changed during count operation, the duty-cycle setting changed at an underflow is reflected.
When the OADTYF/OBDTYF bit is 0 during count operation and the OADTY[1:0]/OBDTY[1:0] bits are changed, the duty-cycle setting changed during the first count operation is not reflected, the duty-cycle setting changed at an underflow is reflected.
When the OADTYF/OBDTYF bit is 1 while count operation is stopped and the OADTY[1:0]/OBDTY[1:0] bits are changed, the change in the duty-cycle setting is immediately reflected during the first count operation.

OmDTY[1:0] Bits (GTIOCnm Pin Output Duty Setting) (n = 0 to 3; m = A, B)

These bits set the output of the duty cycle (0%, 100% or compare match control) on the GTIOCnm pin.

OmDTYF Bit (GTIOCnm Pin Output Duty Forced Setting) (n = 0 to 3; m = A, B)

This bit forcibly specifies the duty cycle at the start of the GTCNT counter in the OmDTY[1:0] bits.
Always write 0 to the bit during count operation.
When writing 1 to the bit while count operation is stopped, set the bit back to 0 by the end of the first cycle after the count operation started and specify the next cycle.

OmDTYR Bit (Output after Release of GTIOCnm Pin Output 0%/100% Duty Cycle Settings) (n = 0 to 3; m = A, B)

When the setting of a GTIOCnm pin for a 0% or 100% duty cycle is forcibly changed due to a compare match, the output level on the pin is maintained after the period has elapsed if the value of the GTIOR.GTIOm[3:2] bits is 00b, but maintenance and a value to control toggling are selected after the period has elapsed if the output has become toggled and the setting is 11b.
The GPTW internally continues to perform compare match operation during duty-cycle 0% or 100% operation. When the OmDTYR bit is 1, the value after the period has elapsed due this compare match operation is target for the GTIOm[3:2] bits.

26.2.14 General PWM Timer I/O Control Register (GTIOR)

Address(es): GPTW0.GTIOR 000C 2034h, GPTW1.GTIOR 000C 2134h, GPTW2.GTIOR 000C 2234h, GPTW3.GTIOR 000C 2334h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	NFCSB[1:0]		NFBEN	—	—	OBDF[1:0]		OBE	OBHLD	OBDFLT	—	GTIOB[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	NFCSA[1:0]		NFAEN	—	—	OADF[1:0]		OAE	OAHLD	OADFLT	—	GTIOA[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	GTIOA[4:0]	GTIOCnA Pin Function Select	See Table 26.4.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	OADFLT	GTIOCnA Pin Output Value Setting at the Count Stop	0: The GTIOCnA pin outputs low when counting is stopped. 1: The GTIOCnA pin outputs high when counting is stopped.	R/W
b7	OAHLD	GTIOCnA Pin Output Retention at the Start/Stop Count	0: The GTIOCnA pin output level at start/stop of counting depends on the register setting. 1: The GTIOCnA pin output level is retained at start/stop of counting.	R/W
b8	OAE	GTIOCnA Pin Output Enable	0: Pin output is disabled 1: Pin output is enabled	R/W
b10, b9	OADF[1:0]	GTIOCnA Pin Negate Value Setting	b10 b9 0 0: None of the following sources is specified 0 1: GTIOCnA pin is placed in the Hi-Z state in response to control for output negation. 1 0: GTIOCnA pin is set to 0 in response to control for output negation. 1 1: GTIOCnA pin is set to 1 in response to control for output negation.	R/W
b12, b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13	NFAEN	GTIOCnA Pin Input Noise Filter Enable	0: The noise filter for GTIOCnA pin input is disabled 1: The noise filter for GTIOCnA pin input is enabled	R/W
b15, b14	NFCSA[1:0]	GTIOCnA Pin Input Noise Filter Sampling Clock Select	b15b14 0 0: PCLKA 0 1: PCLKA/4 1 0: PCLKA/16 1 1: PCLKA/64	R/W
b20 to b16	GTIOB[4:0]	GTIOCnB Pin Function Select	See Table 26.4.	R/W
b21	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b22	OBDFLT	GTIOCnB Pin Output Value Setting at the Count Stop	0: The GTIOCnB pin outputs low when counting is stopped. 1: The GTIOCnB pin outputs high when counting is stopped.	R/W
b23	OBHLD	GTIOCnB Pin Output Retention at the Start/Stop Count	0: The GTIOCnB pin output level at start/stop of counting depends on the register setting. 1: The GTIOCnB pin output level is retained at start/stop of counting.	R/W
b24	OBE	GTIOCnB Pin Output Enable	0: Pin output is disabled 1: Pin output is enabled	R/W
b26, b25	OBDF[1:0]	GTIOCnB Pin Negate Value Setting	b26b25 0 0: None of the following sources is specified 0 1: GTIOCnB pin is placed in the Hi-Z state in response to control for output negation. 1 0: GTIOCnB pin is set to 0 in response to control for output negation. 1 1: GTIOCnB pin is set to 1 in response to control for output negation.	R/W

Bit	Symbol	Bit Name	Description	R/W
b28, b27	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b29	NFBEN	GTIOCnB Pin Input Noise Filter Enable	0: The noise filter for GTIOCnB pin input is disabled 1: The noise filter for GTIOCnB pin input is enabled	R/W
b31, b30	NFCSB[1:0]	GTIOCnB Pin Input Noise Filter Sampling Clock Select	b31b30 0 0: PCLKA 0 1: PCLKA/4 1 0: PCLKA/16 1 1: PCLKA/64	R/W

n = 0 to 3

GTIOR sets the functions of the GTIOCnA and GTIOCnB pins.

GTIOm[4:0] Bits (GTIOCnm Pin Function Select) (n = 0 to 3; m = A, B)

These bits select the GTIOCnm pin function. For details, see Table 26.4.

OmDFLT Bit (GTIOCnm Pin Output Value Setting at the Count Stop) (n = 0 to 3; m = A, B)

This bit sets whether the GTIOCnm pin outputs high or low when counting is stopped.

OmHLD Bit (GTIOCnm Pin Output Retention at the Start/Stop Count) (n = 0 to 3; m = A, B)

This bit specifies whether the GTIOCnm pin output level is retained or the level depends on the register setting when counting is started or stopped.

[Setting conditions]

- The output is retained when counting starts or stops.

[Clearing conditions]

- The value specified by the GTIOm[4] bit is output when counting starts.
- The value specified by the OmDFLT bit is output when counting stops.
- If the OmDFLT bit is modified while counting is stopped, it is immediately reflected in the output.

OmE Bit (GTIOCnm Pin Output Enable) (m = A, B)

This bit selects whether the GTIOCnm pin output is performed or not.

When the GTCCRm register is used as an input capture register (at least one bit among the bits for GTICmSR register is set to 1), the GTIOCnm pin output is not performed regardless of the setting of the OmE bit.

OmDF[1:0] Bits (GTIOCnm Pin Negate Value Setting) (m = A, B)

Select the value for output from the GTIOCnm pin in response to a request to disable output from the POEG.

NFmEN Bit (GTIOCnm Pin Input Noise Filter Enable) (m = A, B)

This bit sets enable or disable of the noise filter function for the GTIOCnm pin input. Switch these bits while the corresponding pin function for the timer I/O control register is set as the output compare function, because unintended internal edge may be generated when these bits are switched.

NFCSm[1:0] Bits (GTIOCnm Pin Input Noise Filter Sampling Clock Select) (m = A, B)

These bits set a sampling clock for the noise filter to the GTIOCnm pin input. Set to the input capture function after waiting two cycles for the sampling clock cycle following the setting of these bits.

Table 26.4 Settings of GTIOA[4:0] Bits (GTIOB[4:0] Bits)

GTIOA (GTIOB) Bits					Function		
b4	b3	b2	b1	b0	b4	b3, b2	b1, b0
0	0	0	0	0	Initial output is Low.	Output retained at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	0	0	0	1			Low output at GTCCRA/GTCCRB compare match
0	0	0	1	0			High output at GTCCRA/GTCCRB compare match
0	0	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
0	0	1	0	0		Low output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	0	1	0	1			Low output at GTCCRA/GTCCRB compare match
0	0	1	1	0			High output at GTCCRA/GTCCRB compare match
0	0	1	1	1			Output toggled at GTCCRA/GTCCRB compare match
0	1	0	0	0		High output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	1	0	0	1			Low output at GTCCRA/GTCCRB compare match
0	1	0	1	0			High output at GTCCRA/GTCCRB compare match
0	1	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
0	1	1	0	0		Output toggled at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
0	1	1	0	1			Low output at GTCCRA/GTCCRB compare match
0	1	1	1	0			High output at GTCCRA/GTCCRB compare match
0	1	1	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	0	0	0	0	Initial output is High.	Output retained at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	0	0	0	1			Low output at GTCCRA/GTCCRB compare match
1	0	0	1	0			High output at GTCCRA/GTCCRB compare match
1	0	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	0	1	0	0		Low output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	0	1	0	1			Low output at GTCCRA/GTCCRB compare match
1	0	1	1	0			High output at GTCCRA/GTCCRB compare match
1	0	1	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	1	0	0	0		High output at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	1	0	0	1			Low output at GTCCRA/GTCCRB compare match
1	1	0	1	0			High output at GTCCRA/GTCCRB compare match
1	1	0	1	1			Output toggled at GTCCRA/GTCCRB compare match
1	1	1	0	0		Output toggled at the end of a cycle	Output retained at GTCCRA/GTCCRB compare match
1	1	1	0	1			Low output at GTCCRA/GTCCRB compare match
1	1	1	1	0			High output at GTCCRA/GTCCRB compare match
1	1	1	1	1			Output toggled at GTCCRA/GTCCRB compare match

Note: In sawtooth-wave mode, “end of a cycle” refers to an overflow (the value of the GTCNT counter changing from that of the GTPR register to 0000 0000h in up-counting), an underflow (the value of the GTCNT counter changing from 0000 0000h to that of the GTPR register in down-counting), or counter clearing. It refers to a trough in triangle-wave mode (the value of the GTCNT counter changing from 0000 0000h to 0000 0001h)).

Note: When the timing of an end of a cycle and the timing of a GTCCRA/GTCCRB register compare match are the same in a compare-match operation, the b3 and b2 settings are given priority in sawtooth-wave PWM mode, and the b1 and b0 settings are given priority in any other mode.

Note: During the event count operation (when at least one bit among the bits for the GTUPSR and GTDNSR registers is set to 1), the b3 and b2 settings become invalid.

26.2.15 General PWM Timer Interrupt Output Setting Register (GTINTAD)

Address(es): GPTW0.GTINTAD 000C 2038h, GPTW1.GTINTAD 000C 2138h, GPTW2.GTINTAD 000C 2238h, GPTW3.GTINTAD 000C 2338h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	GRPABL	GRPABH	GRPDTE	—	—	GRP[1:0]		—	—	—	—	ADTRBDEN	ADTRBUEN	ADTRADEN	ADTRAUEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	GTINTPR[1:0]		GTINTF	GTINTE	GTINTD	GTINTC	GTINTB	GTINTA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	GTINTA	GTCCRA Register Compare Match/ Input Capture Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b1	GTINTB	GTCCRB Register Compare Match/ Input Capture Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b2	GTINTC	GTCCRC Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b3	GTINTD	GTCCRD Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b4	GTINTE	GTCCRE Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b5	GTINTF	GTCCRF Register Compare Match Interrupt Enable	0: Interrupt request is disabled. 1: Interrupt request is enabled.	R/W
b7, b6	GTINTPR[1:0]	GTPR Register Compare Match Interrupt Enable	b7 b6 0 0: Interrupt request is disabled. 0 1: In sawtooth-wave mode, interrupt requests are enabled at overflows. In triangle-wave mode, interrupt requests are enabled at crests. 1 0: In sawtooth-wave mode, interrupt requests are enabled at underflows. In triangle-wave mode, interrupt requests are enabled at troughs. 1 1: In sawtooth-wave mode, interrupt requests are enabled at both overflows and underflows. In triangle-wave mode, interrupt requests are enabled at both crests and troughs.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	ADTRAUEN	GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b17	ADTRADEN	GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b18	ADTRBUEN	GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b19	ADTRBDEN	GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Enable	0: A/D converter start request is disabled. 1: A/D converter start request is enabled.	R/W
b23 to b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b25, b24	GRP[1:0]	Output Stop Group Select	b25b24 0 0: Group A is selected 0 1: Group B is selected 1 0: Group C is selected 1 1: Group D is selected	R/W

Bit	Symbol	Bit Name	Description	R/W
b27, b26	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28	GRPDTE	Dead Time Error Output Stop Detection Enable	0: Dead time error output stop detection is disabled 1: Dead time error output stop detection is enabled	R/W
b29	GRPABH	Simultaneous High Output Stop Detection Enable	0: Simultaneous high output stop detection is disabled 1: Simultaneous high output stop detection is enabled	R/W
b30	GRPABL	Simultaneous Low Output Stop Detection Enable	0: Simultaneous low output stop detection is disabled 1: Simultaneous low output stop detection is enabled	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTINTAD register sets enabling or disabling for interrupt request, A/D converter start request, and output stop detection.

GTINTA Bit (GTCCRA Register Compare Match/Input Capture Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRA register compare match/input capture (GTCIA).

GTINTB Bit (GTCCRB Register Compare Match/Input Capture Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRB register compare match/input capture (GTCIB).

GTINTC Bit (GTCCRC Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRC register compare match (GTCIC).

GTINTD Bit (GTCCRD Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRD register compare match (GTCID).

GTINTE Bit (GTCCRE Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRE register compare match (GTCIE).

GTINTF Bit (GTCCRF Register Compare Match Interrupt Enable)

This bit enables or disables interrupt requests by GTCCRF register compare match (GTCIF).

GTINTPR[1:0] Bits (GTPR Register Compare Match Interrupt Enable)

These bits enable or disable interrupt requests by a GTPR register compare match (GTCNT counter overflow) and those by a GTCNT counter underflow (GTCIV/GTCIU).

ADTRAUEN Bit (GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Enable)

This bit enables or disables A/D converter start requests generated by GTADTRA register compare matches during GTCNT counter up-counting.
The setting is invalid during the event count operation, and the A/D converter start request is not generated.

ADTRADEN Bit (GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Enable)

This bit enables or disables A/D converter start requests generated by GTADTRA register compare matches during GTCNT counter down-counting.
The setting is invalid during the event count operation, and the A/D converter start request is not generated.

ADTRBUEN Bit (GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request

Enable)

This bit enables or disables A/D converter start requests generated by GTADTRB register compare matches during GTCNT counter up-counting.
The setting is invalid during the event count operation, and the A/D converter start request is not generated.

ADTRBDEN Bit (GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Enable)

This bit enables or disables A/D converter start requests generated by GTADTRB register compare matches during GTCNT counter down-counting.
The setting is invalid during the event count operation, and the A/D converter start request is not generated.

GRP[1:0] Bits (Output Stop Group Select)

Select the group to detect disabling of output from the GPTW to the POEG and to request of disabling of output from the POEG to the GPTW.
Each signal indicating detection of disabling in response to a dead-time error or simultaneous driving of outputs to the high or low level is output to the group selected in the GRP[1:0] bits while the respective output disable detection enable bits are 1.
Requests to disabling output from the POEG for the group selected in the GRP[1:0] bits can be monitored with the GTST.ODF flag.
Set the GRP[1:0] bits while both of the OAE and OBE bits in the GTIOR register are set to 0.

GRPDTE Bit (Dead Time Error Output Stop Detection Enable)

This bit enables or disables the output stop detection by a dead time error.
The dead time error output stop detection is not generated during the event count operation.

GRPABH Bit (Simultaneous High Output Stop Detection Enable)

This bit enables or disables the output stop detection when the GTIOCnA and GTIOCnB pins have become high simultaneously.

GRPABL Bit (Simultaneous Low Output Stop Detection Enable)

This bit enables or disables the output stop detection when the GTIOCnA and GTIOCnB pins have become low simultaneously.

26.2.16 General PWM Timer Status Register (GTST)

Address(es): GPTW0.GTST 000C 203Ch, GPTW1.GTST 000C 213Ch, GPTW2.GTST 000C 223Ch, GPTW3.GTST 000C 233Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	OABLF	OABHF	DTEF	—	—	—	ODF	—	—	—	—	ADTRBDF	ADTRBUF	ADTRADF	ADTRAUF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TUCF	—	—	—	—	ITCNT[2:0]			—	—	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	The read value is undefined. The write value should be 1.	R/W
b10 to b8	ITCNT[2:0]	GTCIV/GTCIU Interrupt Skipping Count Counter	Counter for counting the number of times a timer interrupt has been skipped.	R
b14 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	TUCF	Count Direction Flag	0: The GTCNT counter counts downward. 1: The GTCNT counter counts upward.	R
b16	ADTRAUF	GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Flag	0: No GTADTRA register compare match has occurred in up-counting. 1: A GTADTRA register compare match has occurred in up-counting.	R/(W) *1
b17	ADTRADF	GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Flag	0: No GTADTRA register compare match has occurred in down-counting. 1: A GTADTRA register compare match has occurred in down-counting.	R/(W) *1
b18	ADTRBUF	GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Flag	0: No GTADTRB register compare match has occurred in up-counting. 1: A GTADTRB register compare match has occurred in up-counting.	R/(W) *1
b19	ADTRBDF	GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Flag	0: No GTADTRB register compare match has occurred in down-counting. 1: A GTADTRB register compare match has occurred in down-counting.	R/(W) *1
b23 to b20	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b24	ODF	Output Stop Request Flag	0: No output stop request has occurred. 1: An output stop request has occurred.	R
b27 to b25	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28	DTEF	Dead Time Error Flag	0: No dead time error has occurred. 1: A dead time error has occurred.	R
b29	OABHF	Simultaneous High Output Flag	0: No simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has occurred. 1: A simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has occurred.	R
b30	OABLF	Simultaneous Low Output Flag	0: No simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred. 1: A simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred.	R
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the flag. When clearing the ADTRAUF, ADTRADF, ADTRBUF, or ADTRBDF flag, be sure to write 0 only to the target flag or flags for clearing and to write 1 to the other flags not for clearing.

GTST register indicates the status of the GPTW.

ITCNT[2:0] Bits (GTCIV/GTCIU Interrupt Skipping Count Counter)

When the GTCIV/GTCIU interrupt skipping function is used (the GTITC.IVTC[1:0] bits are set to a value other than 00b), the counter is incremented by 1 every time the GTCIV/GTCIU interrupt source is generated.
These bits are operated independently from the extended interrupt skipping by the GTEITC register.
[Clearing conditions]

- The GTCIV/GTCIU interrupt skipping function is not used (the GTITC.IVTT[2:0] bits are 000b when the IVTC[1:0] bits are 00b).
- The GTCIV/GTCIU interrupt skipping count matches the specified count (the ITCNT[2:0] bits match the skipping count specified by the IVTT[2:0] bits).
- When the count operation is stopped.

TUCF Flag (Count Direction Flag)

This flag indicates the count direction of the GTCNT counter.
This flag indicates 1 when in up-counting and indicates 0 when in down-counting during the event count operation.

ADTRAUF Flag (GTADTRA Register Compare Match (Up-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRA register compare match in up-counting.
[Setting condition]

- The GTCNT counter matches the GTADTRA register in up-counting

[Clearing conditions]

- 0 is written to the ADTRAUF flag

ADTRADF Flag (GTADTRA Register Compare Match (Down-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRA register compare match in down-counting.
[Setting condition]

- The GTCNT counter matches the GTADTRA register in down-counting

[Clearing conditions]

- 0 is written to the ADTRADF flag

ADTRBUF Flag (GTADTRB Register Compare Match (Up-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRB register compare match in up-counting.
[Setting condition]

- The GTCNT counter matches the GTADTRB register in up-counting

[Clearing conditions]

- 0 is written to the ADTRBUF flag

ADTRBDF Flag (GTADTRB Register Compare Match (Down-Counting) A/D Converter Start Request Flag)

This status flag indicates generation of a GTADTRB register compare match in down-counting.
[Setting condition]

- The GTCNT counter matches the GTADTRB register in down-counting

[Clearing conditions]

- 0 is written to the ADTRBDF flag

ODF Flag (Output Stop Request Flag)

This flag monitors the output stop request for the group selected by the GTINTAD.GRP[1:0] bits.

Even if a request to disable output is de-asserted after the request is made, releasing the control of negation on the PWM pins has to wait until the end of the PWM cycle.

DTEF Flag (Dead Time Error Flag)

This flag indicates that the timer output toggle point after the automatic addition of dead time has exceeded the count period.
This flag returns to 0 when the timer output toggle point after the automatic addition of dead time is back within the period. This flag can only be read from. (Writing 0 to clear the flag is not allowed.)
When an interrupt by the DTEF flag is enabled (when GTINTAD.GRPDTE bit is 1), the DTEF flag is output as detection of disabling of output to the POEG, and an GDTE interrupt is generated whenever the DTEF flag changes from 0 to 1.
[Setting condition]

- When a change point of the waveform after the automatic setting of dead time has exceeded the count period (in the following cases)
  Up-counting in triangle-wave mode: GTCCRA register – GTDVU register ≤ 0
  Down-counting in triangle-wave mode: GTCCRA register – GTDVD register < 0
  Up-counting in sawtooth-wave one-shot pulse mode:
  When GTCCRA register – GTDVU register < 0, or GTCCRA register + GTDVD register > GTPR register
  Down-counting in sawtooth-wave one-shot pulse mode:
  When GTCCRA register + GTDVU register > GTPR register, or GTCCRA register – GTDVD register < 0

[Clearing condition]

- The timer output toggle point after the automatic addition of dead time is within the count period.

OABHF Flag (Simultaneous High Output Flag)

This flag indicates that the simultaneous output of 1 both from the GTIOCnA and GTIOCnB pins.
When one of the GTIOCnA and GTIOCnB pins changes to 0, the flag changes to 0.
This flag can only be read from. (Writing 0 to clear the flag is not allowed.)
When the output stop detection by the OABHF flag is enabled (the GTINTAD.GRPABH bit is 1), the OABHF flag is output as the output stop detection to the POEG. The GPTW does not have an interrupt to indicate that outputs have been simultaneous driven to the high level. Use the interrupt function in the POEG if this is necessary.
[Setting condition]

- The GTIOCnA and GTIOCnB pins output 1 simultaneously while both the OAE and OBE bits in the GTIOR register are set to 1.

[Clearing conditions]

- The GTIOCnA and GTIOCnB pins output different values while both the OAE and OBE bits are set to 1.
- The GTIOCnA and GTIOCnB pins output 0 simultaneously while both the OAE and OBE bits are set to 1.
- At least one of the OAE and OBE bits is set to 0.

OABLF Flag (Simultaneous Low Output Flag)

This flag indicates that the simultaneous output of 0 both from the GTIOCnA and GTIOCnB pins.
When one of the GTIOCnA and GTIOCnB pins changes to 1, the flag changes to 0.
This flag can only be read from. (Writing 0 to clear the flag is not allowed.)
When the output stop detection by the OABLF flag is enabled (the GTINTAD.GRPABL bit is 1), the OABLF flag is output as the output stop detection to the POEG. The GPTW does not have an interrupt to indicate that outputs have been simultaneous driven to the high level. Use the interrupt function in the POEG if this is necessary.
[Setting condition]

- The GTIOCnA and GTIOCnB pins output 0 simultaneously while both the OAE and OBE bits in the GTIOR register are set to 1.

[Clearing conditions]

- The GTIOCnA and GTIOCnB pins output different values while both the OAE and OBE bits are set to 1.
- The GTIOCnA and GTIOCnB pins output 1 simultaneously while both the OAE and OBE bits are set to 1.
- At least one of the OAE and OBE bits is set to 0.

Comparison for the output value to generate the OABHF or OABLF flag uses the value before the compare match output (PWM output) is masked by the output negate function. Even during the output negate condition, compare match operation continues internally, where the OABHF or OABLF flag is updated based on the operation results.

26.2.17 General PWM Timer Buffer Enable Register (GTBER)

Address(es): GPTW0.GTBER 000C 2040h, GPTW1.GTBER 000C 2140h, GPTW2.GTBER 000C 2240h, GPTW3.GTBER 000C 2340h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	ADTDB	ADTTB[1:0]		—	ADTDA	ADTTA[1:0]		—	CCRSWT	PR[1:0]		CCRB[1:0]		CCRA[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	DBRTECB	—	DBRTECA	—	—	—	—	BD[3]	BD[2]	BD[1]	BD[0]
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BD[0]	GTCCRA/GTCCRB Registers Buffer Operation Disable	0: Buffer operation is enabled 1: Buffer operation is disabled	R/W
b1	BD[1]	GTPR Register Buffer Operation Disable		R/W
b2	BD[2]	GTADTRA/GTADTRB Registers Buffer Operation Disable		R/W
b3	BD[3]	GTDVU/GTDVD Registers Buffer Operation Disable		R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	DBRTECA	GTCCRA Register Double Buffer Repeat Operation Enable	0: GTCCRA register double buffer repeat operation is disabled 1: GTCCRA register double buffer repeat operation is enabled	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	DBRTECB	GTCCRB Register Double Buffer Repeat Operation Enable	0: GTCCRB register double buffer repeat operation is disabled 1: GTCCRB register double buffer repeat operation is enabled	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b17, b16	CCRA[1:0]	GTCCRA Register Buffer Operation	b17b16 0 0: Buffer operation is not performed 0 1: Single buffer operation (GTCCRA register ⇔ GTCCRC register) 1 x: Double buffer operation (GTCCRA register ⇔ GTCCRC register ⇔ GTCCRD register)	R/W
b19, b18	CCRB[1:0]	GTCCRB Register Buffer Operation	b19b18 0 0: Buffer operation is not performed 0 1: Single buffer operation (GTCCRB register ⇔ GTCCRE register) 1 x: Double buffer operation (GTCCRB register ⇔ GTCCRE register ⇔ GTCCRF register)	R/W
b21, b20	PR[1:0]	GTPR Register Buffer Operation	b21b20 0 0: Buffer operation is not performed 0 1: Single buffer operation (GTPBR register ⇒ GTPR register) 1 x: Double buffer operation (GTPDBR register ⇒ GTPBR register ⇒ GTPR register)	R/W
b22	CCRSWT	GTCCRA and GTCCRB Registers Forcible Buffer Operation	Writing 1 to this bit forcibly performs buffer transfer of GTCCRA and GTCCRB registers. This bit automatically returns to 0 after the writing of 1. This bit is read as 0.	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b25, b24	ADTTA[1:0]	GTADTRA Register Buffer Transfer Timing Select	• Triangle waves b25b24 0 0: No transfer 0 1: Transfer at crest 1 0: Transfer at trough 1 1: Transfer at both crest and trough • Sawtooth waves b25b24 0 0: No transfer Values other than 0 0: Transfer at underflow (during down-counting), overflow (during up-counting), or counter clearing	R/W
b26	ADTDA	GTADTRA Register Double Buffer Operation	0: Single buffer operation (GTADTBRA register ⇒ GTADTRA register) 1: Double buffer operation (GTADTDBRA register ⇒ GTADTBRA register ⇒ GTADTRA register)	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b29, b28	ADTTB[1:0]	GTADTRB Register Buffer Transfer Timing Select	• Triangle waves b29b28 0 0: No transfer 0 1: Transfer at crest 1 0: Transfer at trough 1 1: Transfer at both crest and trough • Sawtooth waves b29b28 0 0: No transfer Values other than 0 0: Transfer at underflow (during down-counting), overflow (during up-counting), or counter clearing	R/W
b30	ADTDB	GTADTRB Register Double Buffer Operation	0: Single buffer operation (GTADTBRB register ⇒ GTADTRB register) 1: Double buffer operation (GTADTDBRB register ⇒ GTADTBRB register ⇒ GTADTRB register)	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTBER register makes settings for buffer operation.
Set the GTBER register except the BD[3:0] bits while the GTCNT counter is stopped.

BD[0] Bit (GTCCRA/GTCCRB Registers Buffer Operation Disable)

This bit disables buffer operation using the GTCCRA, GTCCRC, and GTCCRD registers together and buffer operation using the GTCCRB, GTCCRE, and GTCCRF registers together.
Even though the BD[0] bit is set to 0, buffer operation in the GTCCRB register is not performed if the GTDTCR.TDE bit is set to 1. Instead, the compare match value for negative-phase waveform with dead time is set automatically.
A value for the BD[0] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDCE or SBDCD bit in the GTSECR register.
When the DBRTECm (m = A, B) bit is 1, setting the BD[0] bit to 1 while the mode of operation is sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3 results in transfer from the intermediate buffer to the GTCCRm register.

BD[1] Bit (GTPR Register Buffer Operation Disable)

This bit disables buffer operation using the GTPR, GTPBR, and GTPDBR registers together.
A value for the BD[1] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDPE or SBDPD bit in the GTSECR register.

BD[2] Bit (GTADTRA/GTADTRB Registers Buffer Operation Disable)

This bit disables buffer operation using the GTADTRA, GTADTBRA, and GTADTDBRA registers together and buffer

operation using the GTADTRB, GTADTBRB, and GTADTDBRB registers together.
The setting is invalid during the event count operation, and the buffer operation using the GTADTRA and GTADTRB registers is not performed.
A value for the BD[2] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDAE or SBDAD bit in the GTSECR register.

BD[3] Bit (GTDVU/GTDVD Registers Buffer Operation Disable)

This bit disables buffer operation using the GTDVU and GTDBU registers together and buffer operation using the GTDVD and GTDBD registers together.
Even though the BD[3] bit is set to 0, buffer operation in the GTDVD register is not performed if the GTDTCR.TDFER bit is set to 1. Instead, the value in the GTDVU register is set automatically.
The setting is invalid during the event count operation, and the buffer operation using the GTDVU and GTDVD registers is not performed.
A value for the BD[3] bit in the channel related to the position of the bit written with 1 by the GTSECSR register can be set when 1 is written to the SBDDE or SBDDD bit in the GTSECR register.

DBRTECm Bit (GTCCRm Register Double Buffer Repeat Operation Enable) (m = A, B)

This setting enables the operation to repeat a transfer to the GTCCRm register from the intermediate buffer by cycle during the buffer transfer disable period when performing the double buffer operation using the GTCCRm register. It is valid in sawtooth-wave one-shot pulse mode and triangle-wave PWM mode 3.
The disabling period of buffer transfer indicates the period that buffer transfer is stopped by setting of the BD[0] bit (CPU writing or simultaneous buffer operation control by the GTSECSR register) and the period for buffer transfer extended skipping (except the case for skipping by counting both crests and troughs) by the GTEITLB register.
When the DBRTECm bit is 1, writing by the CPU to the GTCCRm register sets the same value in temporary register x (x = C, E). The value of the GTCCRx (x = C, E) register is also transferred to the temporary register x (x = C, E) by forcible buffer transfer.

CCRA[1:0] Bits (GTCCRA Register Buffer Operation)

These bits set buffer operation with the GTCCRA, GTCCRC, and GTCCRD registers combined. When buffer operation is restricted by the operating mode set in the GTCR register, the GTCR register setting is given priority.*1

CCRB[1:0] Bits (GTCCRB Register Buffer Operation)

These bits set buffer operation with the GTCCRB, GTCCRE, and GTCCRF registers combined. When buffer operation is restricted by the operating mode set in the GTCR register, the GTCR register setting is given priority.*1

PR[1:0] Bits (GTPR Register Buffer Operation)

These bits set buffer operation with the GTPR, GTPBR, and GTPDBR registers combined.

CCRSWT Bit (GTCCRA and GTCCRB Registers Forcible Buffer Operation)

Writing 1 to the CCRSWT bit forcibly performs buffer transfer of the GTCCRA and GTCCRB registers. This bit automatically returns to 0 after the writing of 1. This bit is read as 0.
This bit is valid only when counting is stopped with compare match operation specified.

ADTTA[1:0] Bits (GTADTRA Register Buffer Transfer Timing Select)

These bits set the transfer timing for buffer operation of the GTADTRA, GTADTBRA, and GTADTDBRA registers.
The setting is invalid during the event count operation.

ADTDA Bit (GTADTRA Register Double Buffer Operation)

These bits set buffer operation with the GTADTRA, GTADTBRA, and GTADTDBRA registers combined.
The setting is invalid during the event count operation.

ADTTB[1:0] Bits (GTADTRB Register Buffer Transfer Timing Select)

These bits set the transfer timing for buffer operation of the GTADTRB, GTADTBRB, and GTADTDBRB registers.
The setting is invalid during the event count operation.

ADTDB Bit (GTADTRB Register Double Buffer Operation)

These bits set buffer operation with the GTADTRA, GTADTBRA, and GTADTDBRA registers combined.
The setting is invalid during the event count operation.

Note 1. The buffer operation mode is fixed in sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3 (64-bit transfer at trough).

26.2.18 General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register (GTITC)

Address(es): GPTW0.GTITC 000C 2044h, GPTW1.GTITC 000C 2144h, GPTW2.GTITC 000C 2244h, GPTW3.GTITC 000C 2344h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	ADTBL	—	ADTAL	—	IVTT[2:0]			IVTC[1:0]		ITLF	ITLE	ITLD	ITLC	ITLB	ITLA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ITLA	GTCCRA Register Compare Match/Input Capture Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b1	ITLB	GTCCRB Register Compare Match/Input Capture Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b2	ITLC	GTCCRC Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b3	ITLD	GTCCRD Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b4	ITLE	GTCCRE Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b5	ITLF	GTCCRF Register Compare Match Interrupt Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b7, b6	IVTC[1:0]	GTCIV/GTCIU Interrupt Skipping Function Select	b7 b6 0 0: Skipping is not performed 0 1: Both overflow and underflow for sawtooth waves and crest for triangle waves are counted and skipped. 1 0: Both overflow and underflow for sawtooth waves and trough for triangle waves are counted and skipped. 1 1: Both overflow and underflow for sawtooth waves and both crest and trough for triangle waves are counted and skipped	R/W
b10 to b8	IVTT[2:0]	GTCIV/GTCIU Interrupt Skipping Count Select	b10 b8 0 0 0: Skipping is not performed 0 0 1: Skipping count of 1 0 1 0: Skipping count of 2 0 1 1: Skipping count of 3 1 0 0: Skipping count of 4 1 0 1: Skipping count of 5 1 1 0: Skipping count of 6 1 1 1: Skipping count of 7	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b12	ADTAL	GTADTRA Register A/D Converter Start Request Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14	ADTBL	GTADTRB Register A/D Converter Start Request Link	0: Not linked with GTCIV/GTCIU interrupt skipping function. 1: Linked with GTCIV/GTCIU interrupt skipping function.	R/W
b31 to b15	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

GTITC sets the skipping function for the GTCNT counter overflow (GTPR compare match) interrupt (GTCIV)/ underflow interrupt (GTCIU) and also sets whether to link the other interrupts and A/D converter start requests with the GTCIV/GTCIU interrupt skipping function. Note that detection of disabling of output to the POEG and dead-time error interrupts cannot be linked with the GTCIV or GTCIU interrupt skipping function.
The setting is invalid during the event count operation. The setting is operated independently from the extended interrupt skipping by the GTEITC register.

ITLA Bit (GTCCRA Register Compare Match/Input Capture Interrupt Link)
This bit specifies whether to link the GTCCRA compare match/input capture interrupt (GTCIA) with the GTCIV/ GTCIU interrupt skipping function.

ITLB Bit (GTCCRB Register Compare Match/Input Capture Interrupt Link)
This bit specifies whether to link the GTCCRB compare match/input capture interrupt (GTCIB) with the GTCIV/GTCIU interrupt skipping function.

ITLC Bit (GTCCRC Register Compare Match Interrupt Link)
This bit specifies whether to link the GTCCRC compare match interrupt (GTCIC) with the GTCIV/GTCIU interrupt skipping function.

ITLD Bit (GTCCRD Register Compare Match Interrupt Link)
This bit specifies whether to link the GTCCRD compare match interrupt (GTCID) with the GTCIV/GTCIU interrupt skipping function.

ITLE Bit (GTCCRE Register Compare Match Interrupt Link)
This bit specifies whether to link the GTCCRE compare match interrupt (GTCIE) with the GTCIV/GTCIU interrupt skipping function.

ITLF Bit (GTCCRF Register Compare Match Interrupt Link)
This bit specifies whether to link the GTCCRF compare match interrupt (GTCIF) with the GTCIV/GTCIU interrupt skipping function.

IVTC[1:0] Bits (GTCIV/GTCIU Interrupt Skipping Function Select)
These bits set the skipping function for the GTPR compare match (GTCNT counter overflow) interrupt (GTCIV)/ GTCNT counter underflow interrupt (GTCIU).

IVTT[2:0] Bits (GTCIV/GTCIU Interrupt Skipping Count Select)
These bits set the skipping count for the GTPR compare match (GTCNT counter overflow) interrupt (GTCIV)/GTCNT counter underflow interrupt (GTCIU).
When modifying the IVTT[2:0] bits, first set the IVTC[1:0] bits to 00b.

ADTAL Bit (GTADTRA Register A/D Converter Start Request Link)
This bit specifies whether to link the A/D converter start request, which is generated in response to a compare match with the GTCNT counter and the GTADTRA register, with the GTCIV/GTCIU interrupt skipping function.

ADTBL Bit (GTADTRB Register A/D Converter Start Request Link)
This bit specifies whether to link the A/D converter start request, which is generated in response to a compare match with the GTCNT counter and the GTADTRB register, with the GTCIV/GTCIU interrupt skipping function.

26.2.19 General PWM Timer Counter (GTCNT)

Address(es): GPTW0.GTCNT 000C 2048h, GPTW1.GTCNT 000C 2148h, GPTW2.GTCNT 000C 2248h, GPTW3.GTCNT 000C 2348h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The GTCNT counter is a 32-bit readable/writable counter. There is one GTCNT counter for each channel. Writing is available only when counting is stopped, and thus writing is disabled while counting is in progress (when CST = 1).
Access in 8-bit or 16-bit units to the GTCNT counter is prohibited, and it should be accessed in 32-bit units.
Set the range of the GTCNT counter within the range of 0 ≤ GTCNT counter ≤ GTPR register.

26.2.20 General PWM Timer Compare Capture Register m (GTCCRm) (m = A to F)

Address(es): GPTW0.GTCCRA 000C 204Ch, GPTW1.GTCCRA 000C 214Ch, GPTW2.GTCCRA 000C 224Ch, GPTW3.GTCCRA 000C 234Ch,
GPTW0.GTCCRB 000C 2050h, GPTW1.GTCCRB 000C 2150h, GPTW2.GTCCRB 000C 2250h, GPTW3.GTCCRB 000C 2350h,
GPTW0.GTCCRC 000C 2054h, GPTW1.GTCCRC 000C 2154h, GPTW2.GTCCRC 000C 2254h, GPTW3.GTCCRC 000C 2354h,
GPTW0.GTCCRE 000C 2058h, GPTW1.GTCCRE 000C 2158h, GPTW2.GTCCRE 000C 2258h, GPTW3.GTCCRE 000C 2358h,
GPTW0.GTCCRD 000C 205Ch, GPTW1.GTCCRD 000C 215Ch, GPTW2.GTCCRD 000C 225Ch, GPTW3.GTCCRD 000C 235Ch,
GPTW0.GTCCRF 000C 2060h, GPTW1.GTCCRF 000C 2160h, GPTW2.GTCCRF 000C 2260h, GPTW3.GTCCRF 000C 2360h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTCCRm register is a 32-bit readable/writable register.

Access in 8-bit or 16-bit units to the GTCCRm register is prohibited, and it should be accessed in 32-bit units.

The GTCCRA and GTCCRB registers are registers used for both output compare and input capture.

The GTCCRC and GTCCRE registers are compare match registers, and can also function as buffer registers for the GTCCRA and GTCCRB registers.

The GTCCRD and GTCCRF registers are compare match registers, and can also function as buffer registers for the GTCCRC and GTCCRE registers (double buffer registers for the GTCCRA and GTCCRB registers).

26.2.21 General PWM Timer Period Setting Register (GTPR)

Address(es): GPTW0.GTPR 000C 2064h, GPTW1.GTPR 000C 2164h, GPTW2.GTPR 000C 2264h, GPTW3.GTPR 000C 2364h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTPR register is a 32-bit readable/writable register that sets the maximum count value of the GTCNT counter. Access in 8-bit or 16-bit units to the GTPR register is prohibited, and it should be accessed in 32-bit units.
In sawtooth-wave mode, the value of (GTPR register + 1) is the count period. In triangle-wave mode, the value of (GTPR register value × 2) is the count period.

26.2.22 General PWM Timer Period Setting Buffer Register (GTPBR)

Address(es): GPTW0.GTPBR 000C 2068h, GPTW1.GTPBR 000C 2168h, GPTW2.GTPBR 000C 2268h, GPTW3.GTPBR 000C 2368h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTPBR register is a 32-bit readable/writable register that functions as a buffer register for the GTPR register. Access in 8-bit or 16-bit units to the GTPBR register is prohibited, and it should be accessed in 32-bit units.

26.2.23 General PWM Timer Period Setting Double-Buffer Register (GTPDBR)

Address(es): GPTW0.GTPDBR 000C 206Ch, GPTW1.GTPDBR 000C 216Ch, GPTW2.GTPDBR 000C 226Ch, GPTW3.GTPDBR 000C 236Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTPDBR register is a 32-bit readable/writable register that functions as a buffer register for the GTPBR register (a double buffer register for the GTPR register).
Access in 8-bit or 16-bit units to the GTPDBR register is prohibited, and it should be accessed in 32-bit units.

26.2.24 A/D Converter Start Request Timing Register m (GTADTRm) (m = A, B)

Address(es): GPTW0.GTADTRA 000C 2070h, GPTW1.GTADTRA 000C 2170h, GPTW2.GTADTRA 000C 2270h, GPTW3.GTADTRA 000C 2370h,
GPTW0.GTADTRB 000C 207Ch, GPTW1.GTADTRB 000C 217Ch, GPTW2.GTADTRB 000C 227Ch, GPTW3.GTADTRB 000C 237Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTADTRm register is 32-bit readable/writable register that set the timing of A/D converter start request generation.
Access in 8-bit or 16-bit units to the GTADTRm register is prohibited, and it should be accessed in 32-bit units.
When the GTADTRm register value matches the GTCNT counter value, an A/D converter start request is generated.

26.2.25 A/D Converter Start Request Timing Buffer Register m (GTADTBRm) (m = A, B)

Address(es): GPTW0.GTADTBRA 000C 2074h, GPTW1.GTADTBRA 000C 2174h, GPTW2.GTADTBRA 000C 2274h, GPTW3.GTADTBRA 000C 2374h,
GPTW0.GTADTBRB 000C 2080h, GPTW1.GTADTBRB 000C 2180h, GPTW2.GTADTBRB 000C 2280h, GPTW3.GTADTBRB 000C 2380h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTADTBRm register is 32-bit readable/writable register that function as buffer register for the GTADTRm register.
Access in 8-bit or 16-bit units to the GTADTBRm register is prohibited, and it should be accessed in 32-bit units.

26.2.26 A/D Converter Start Request Timing Double-Buffer Register m (GTADTDBRm) (m = A, B)

Address(es): GPTW0.GTADTDBRA 000C 2078h, GPTW1.GTADTDBRA 000C 2178h, GPTW2.GTADTDBRA 000C 2278h, GPTW3.GTADTDBRA 000C 2378h,
GPTW0.GTADTDBRB 000C 2084h, GPTW1.GTADTDBRB 000C 2184h, GPTW2.GTADTDBRB 000C 2284h, GPTW3.GTADTDBRB 000C 2384h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTADTDBRm register is 32-bit readable/writable register that function as buffer register for the GTADTBRm register (double buffer register for the GTADTRm register).
Access in 8-bit or 16-bit units to the GTADTDBRm register is prohibited, and it should be accessed in 32-bit units.

26.2.27 General PWM Timer Dead Time Control Register (GTDTCR)

Address(es): GPTW0.GTDTCR 000C 2088h, GPTW1.GTDTCR 000C 2188h, GPTW2.GTDTCR 000C 2288h, GPTW3.GTDTCR 000C 2388h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	TDFER	—	—	TDBDE	TDBUE	—	—	—	TDE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TDE	Negative-Phase Waveform Setting	0: GTCCRB register is set without using GTDVU and GTDVD registers. 1: GTDVU and GTDVD registers are used to set the compare match value for negative-phase waveform with dead time automatically in GTCCRB register.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	TDBUE	GTDVU Register Buffer Operation Enable	0: GTDVU register buffer operation is disabled 1: GTDVU register buffer operation is enabled	R/W
b5	TDBDE	GTDVD Register Buffer Operation Enable	0: GTDVD register buffer operation is disabled 1: GTDVD register buffer operation is enabled	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	TDFER	GTDVD Register Setting	0: GTDVU and GTDVD registers are set separately. 1: The value written to GTDVU register is automatically set to GTDVD register.	R/W
b31 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTDTCR register enables automatic setting of a compare match value for negative-phase waveform with dead time. The setting is invalid during the event count operation.

TDE Bit (Negative-Phase Waveform Setting)

This bit sets whether to use the GTDVU and GTDVD registers. When the GTDVU and GTDVD registers are used, the compare match value for a negative-phase waveform with dead time that was obtained by the compare match value of a positive-phase waveform (GTCCRA register) and the dead time value (GTDVU and GTDVD registers) is automatically set in the GTCCRB register.

The TDE bit setting is ignored in sawtooth-wave PWM mode, and the GTCCRB register is not automatic setting.

The automatically set GTCCRB register value has the following upper and lower limit values.

- Triangle wave PWM mode
  Upper limit value: the value set in the GTPR register - 1
  Lower limit value: 0000 0001h in up-counting, 0000 0000h in down-counting
- Sawtooth-wave one-shot pulse mode
  Upper limit value: the value set in the GTPR register
  Lower limit value: 0000 0000h

If the obtained GTCCRB register value is not within the range between the upper and lower limits, the upper or lower limit is set in the GTCCRB register, and the GTST.DTEF flag becomes 1. However, if the obtained GTCCRB register value exceeds the upper limit in triangle-wave PWM mode, the DTEF flag becomes 0.

TDBUE Bit (GTDVU Register Buffer Operation Enable)

This bit enables buffer operation with the GTDVU and GTDBU registers combined.
The timing of buffer transfer is at troughs in triangle-wave mode, and at overflows or underflows in sawtooth-wave mode.

TDBDE Bit (GTDVD Register Buffer Operation Enable)

This bit enables buffer operation with the GTDVD and GTDBD registers combined.
The buffer transfer timing is the trough in triangle-wave mode, and at an overflow or underflow in sawtooth-wave mode.
When this bit and the TDFER bit are set to 1 simultaneously, the TDFER bit setting is given priority.

TDFER Bit (GTDVD Register Setting)

This bit sets whether or not the value written to the GTDVU register is also set to the GTDVD register automatically.

26.2.28 General PWM Timer Dead Time Value Register m (GTDVm) (m = U, D)

Address(es): GPTW0.GTDVU 000C 208Ch, GPTW1.GTDVU 000C 218Ch, GPTW2.GTDVU 000C 228Ch, GPTW3.GTDVU 000C 238Ch,
GPTW0.GTDVD 000C 2090h, GPTW1.GTDVD 000C 2190h, GPTW2.GTDVD 000C 2290h, GPTW3.GTDVD 000C 2390h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTDVm register is 32-bit readable/writable register that set the dead time for generating PWM waveforms with dead time.
Access in 8-bit or 16-bit units to the GTDVm register is prohibited, and it should be accessed in 32-bit units.
The GTDVU register is used for up-counting. The GTDVD register is used for down-counting.
The setting which the value for the GTDVm register is equal to or larger than the value for the GTPR register is prohibited.
In addition, when using the automatic dead time setting function, do not set a value that makes a change point of the waveform exceeding the count period. The change point of the negative-phase waveform, which is automatically calculated, is obtained by reading the GTCCRB register. When using the GTDVm register, writing to the GTCCRB register is prohibited. When setting this register to 0, waveforms without dead time are output. When the GTDTCR.TDFER bit is 1, the writing to the GTDVD register has no effect. At this time, when the GTDVD register is read, the value for the GTDVU register is read.

26.2.29 General PWM Timer Dead Time Value Buffer Register m (GTDBm) (m = U, D)

Address(es): GPTW0.GTDBU 000C 2094h, GPTW1.GTDBU 000C 2194h, GPTW2.GTDBU 000C 2294h, GPTW3.GTDBU 000C 2394h,
GPTW0.GTDBD 000C 2098h, GPTW1.GTDBD 000C 2198h, GPTW2.GTDBD 000C 2298h, GPTW3.GTDBD 000C 2398h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The GTDBm register is 32-bit readable/writable register that function as buffer register for the GTDVm register. Access in 8-bit or 16-bit units to the GTDBm register is prohibited, and it should be accessed in 32-bit units.

26.2.30 General PWM Timer Output Protection Function Status Register (GTSOS)

Address(es): GPTW0.GTSOS 000C 209Ch, GPTW1.GTSOS 000C 219Ch, GPTW2.GTSOS 000C 229Ch, GPTW3.GTSOS 000C 239Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SOS[1:0]	
Value after reset:	0	0	0	0	0	0	x	x	0	0	0	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b1, b0	SOS[1:0]	Output Protection Function Status	b1 b0 0 0: Normal operation 0 1: Protected state (GTCCRA = 0 is set during transfer at trough or crest) 1 0: Protected state (GTCCRA ≥ GTPR is set during transfer at trough) 1 1: Protected state (GTCCRA ≥ GTPR is set during transfer at crest)	R
b7 to b2	—	Reserved	These bits are read as 0.	R
b9, b8	—	Reserved	The read value is undefined.	R
b31 to b10	—	Reserved	These bits are read as 0.	R

The GTSOS register is a status register that indicates the status of the output protection function. The output protection function is enabled only when the dead time is automatically set (the GTDTCR.TDE bit is 1) in triangle-wave mode.

SOS[1:0] Bits (Output Protection Function Status)

This bit indicates the status of the output protection function in triangle-wave PWM mode. For details of the output protection function, see section 26.8.4, Output Protection Function for GTIOCnm Pin Output (n = 0 to 3; m = A, B).

26.2.31 General PWM Timer Output Protection Function Temporary Release Register (GTSOTR)

Address(es): GPTW0.GTSOTR 000C 20A0h, GPTW1.GTSOTR 000C 21A0h, GPTW2.GTSOTR 000C 22A0h, GPTW3.GTSOTR 000C 23A0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SOTR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SOTR	Output Protection Function Temporary Release	0: Protected state is not released 1: Protected state is released	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSOTR register temporarily releases the protected state of GTIOCnB pin output (n = 0 to 3) when output protection has been set.
The protected state can be released only for the case of the GTSOS.SOS[1:0] bits are 10b (protected state in which GTCCRA register ≥ GTPR register has occurred during transfer at trough). The protected state cannot be released for any other case.

SOTR Bit (Output Protection Function Temporary Release)

This bit sets whether to temporarily release the protected state of the GTIOCnB pin output in an output protected state. After the SOTR bit has been set to 1, the output protection function is canceled from the first trough. After the SOTR bit has been set to 0, output protection is resumed from the first trough.

26.2.32 General PWM Timer A/D Converter Start Request Signal Monitoring Register (GTADSMR)

Address(es): GPTW0.GTADSMR 000C 20A4h, GPTW1.GTADSMR 000C 21A4h, GPTW2.GTADSMR 000C 22A4h, GPTW3.GTADSMR 000C 23A4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	ADSMEN1	—	—	—	—	—	—	ADSMS1[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	ADSMEN0	—	—	—	—	—	—	ADSMS0[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	ADSMS0[1:0]	A/D Conversion Start Request Signal Monitor 0 Selection	b1 b0 0 0: A/D conversion start request signal generated by the GTADTRA register during up-counting 0 1: A/D conversion start request signal generated by the GTADTRA register during down-counting 1 0: A/D conversion start request signal generated by the GTADTRB register during up-counting 1 1: A/D conversion start request signal generated by the GTADTRB register during down-counting	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	ADSMEN0	A/D Conversion Start Request Signal Monitor 0 Output Enabling	0: Output of A/D conversion start request signal monitor 0 is disabled. 1: Output of A/D conversion start request signal monitor 0 is enabled.	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b17, b16	ADSMS1[1:0]	A/D Conversion Start Request Signal Monitor 1 Selection	b17b16 0 0: A/D conversion start request signal generated by the GTADTRA register during up-counting 0 1: A/D conversion start request signal generated by the GTADTRA register during down-counting 1 0: A/D conversion start request signal generated by the GTADTRB register during up-counting 1 1: A/D conversion start request signal generated by the GTADTRB register during down-counting	R/W
b23 to b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b24	ADSMEN1	A/D Conversion Start Request Signal Monitor 1 Output Enabling	0: Output of A/D conversion start request signal monitor 1 is disabled. 1: Output of A/D conversion start request signal monitor 1 is enabled.	R/W
b31 to b25	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to control monitors for the A/D conversion start request signal that is synchronized with a frame.

ADSMSk[1:0] Bits (A/D Conversion Start Request Signal Monitor k Selection) (k = 0, 1)

These bits are used to select A/D conversion start request signal synchronized with a frame which is monitored by the GTADSMk pin.

ADSMENk Bit (A/D Conversion Start Request Signal Monitor k Output Enabling) (k = 0, 1)

This bit enables or disables the monitor output to the GTADSMk pin.

When the output is disabled, the GTADSMk pin goes to the low level.

When the bit is 1, the signal on the GTADSMk pin goes to the high level on assertion of the signal to request to the start of A/D conversion selected by the ADSMSk[1:0] bits and returns to the low level at the end of the current cycle of the timer for the channel that generated the given signal to request the start of A/D conversion. When the counter stops, the value when the counter stopped is retained for output. Set the ADSMENk bit to 0 to output the low level.
When a signal to request the start of A/D conversion is generated at the end of a timer period, the generation of this signal has priority in terms of monitoring output and the output remains at the high level till the end of the next period.
When the output of the same A/D converter start request signal monitoring output is enabled for multiple channels, ORed signals will be output from the GPTW.

26.2.33 General PWM Timer Extended Interrupt Skipping Counter Control Register (GTEITC)

Address(es): GPTW0.GTEITC 000C 20A8h, GPTW1.GTEITC 000C 21A8h, GPTW2.GTEITC 000C 22A8h, GPTW3.GTEITC 000C 23A8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	EITCNT2[3:0]				EITCNT2IV[3:0]				EIVTT2[3:0]				—	—	EIVTC2[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	EITCNT1[3:0]				—	—	—	—	EIVTT1[3:0]				—	—	EIVTC1[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	EIVTC1[1:0]	Extended Interrupt Skipping Counter 1 Count Source Select	b1 b0 0 0: Not counted (not skipped) 0 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting crests in triangle-wave mode 1 0: Counting both at overflow or underflow in sawtooth-wave mode, and counting troughs in triangle-wave mode 1 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting both crests and troughs in triangle-wave mode	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7 to b4	EIVTT1[3:0]	Extended Interrupt Skipping 1 Skipping Count Setting	Skipping count for the extended interrupt skipping 1	R/W
b11 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b12	EITCNT1[3:0]	Extended Interrupt Skipping Counter 1	The extended interrupt skipping counter 1	R
b17, b16	EIVTC2[1:0]	Extended Interrupt Skipping Counter 2 Count Source Select	b17b16 0 0: Not counted (not skipped) 0 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting crests in triangle-wave mode 1 0: Counting both at overflow or underflow in sawtooth-wave mode, and counting troughs in triangle-wave mode 1 1: Counting both at overflow or underflow in sawtooth-wave mode, and counting both crests and troughs in triangle-wave mode	R/W
b19, b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b23 to b20	EIVTT2[3:0]	Extended Interrupt Skipping 2 Skipping Count Setting	Skipping count for the extended interrupt skipping 2	R/W
b27 to b24	EITCNT2IV[3:0]	Extended Interrupt Skipping Counter 2 Initial Value	The extended interrupt skipping counter 2 initial value	R/W *1
b31 to b28	EITCNT2[3:0]	Extended Interrupt Skipping Counter 2	The extended interrupt skipping counter 2	R

Note 1. The EITCNT2IV[3:0] bits are only writable when the value other than 00b is written to the EIVTC2[1:0] bits that have been 00b.

The GTEITC register sets the extended interrupt skipping function to skip the interrupts, A/D converter start requests, and buffer transfers independently by counting at overflow and underflow in the GTCNT counter.
The setting is operated independently from the interrupt skipping by the GTITC register.
The setting is invalid during the event count operation.

EIVTCk[1:0] Bits (Extended Interrupt Skipping k Count Source Select) (k = 1, 2)

These bits select the way of counting for the extended interrupt skipping counter k. Setting only with these bits does not skip the interrupts, A/D converter start requests, and buffer transfers.
Skipping function for the interrupt, A/D converter start request, and buffer transfer, all of which are a target of skipping, is set individually with the GTEITLI1, GTEITLI2, and GTEITLB registers.

EIVTTk[3:0] Bits (The Extended Interrupt Skipping k Skipping Count Setting) (k = 1, 2)

A count for the period with continuous skipping is set as a skipping count, where a period is from a generation of a count source selected by the EIVTCk[1:0] bits to the next generation of the count source. When the count source is generated while the EIVTTk[3:0] bits match the EITCNTk[3:0] bits, the EITCNTk[3:0] bits are cleared.
When these bits are 0000b, skipping is not performed.

EITCNT1[3:0] Bits (Extended Interrupt Skipping Counter 1)

The counting is incremented by 1 every time a count source (overflow/underflow/crest/trough) selected by the EIVTC1[1:0] bits is generated.
Counting is performed periodically within the range between 0 and the EIVTT1[3:0] bits.
Even if the GTCNT counter is stopped, the value is not cleared, and value at stop of the GTCNT counter is retained.
[Clearing conditions]

- 00b is written to the EIVTC1[1:0] bits
- 0000b is written to the EIVTT1[3:0] bits
- A count source (overflow/underflow/crest/trough) selected by the EIVTC1[1:0] bits is generated when the extended interrupt skipping 1 skipping count set by the EIVTT1[3:0] bits match the value for the EITCNT1[3:0]

EITCNT2IV[3:0] Bits (Extended Interrupt Skipping Counter 2 Initial Value)

These bits are the value of the initial value for the extended interrupt skipping counter 2. Writing to the EITCNT2IV[3:0] is performed only when the writing value to the EIVTC2[1:0] bits are other than 00b and when the GTEITC register is written by the access of upper 16 bits or 32 bits while the EITCNT2[3:0] bits are set not to count (EIVTC2[1:0] bits are 00b). When the EITCNT2IV[3:0] bits are written, the value written to the EITCNT2IV[3:0] bits is written to the EITCNT2[3:0] bits simultaneously.
The writing to the EITCNT2IV[3:0] bits are ignored when the EITCNT2[3:0] bits are set to count (EIVTC2[1:0] bits are other than 00b) or perform the setting of not to count (00b is written to the EIVTC2[1:0] bits).
The EITCNT2IV[3:0] bits are not reset by the writing 00b to the EIVTC2[1:0] bits.

EITCNT2[3:0] Bits (Extended Interrupt Skipping Counter 2)

The counting is incremented by 1 every time a count source (overflow/underflow/crest/trough) selected by the EIVTC2[1:0] bits is generated.
Counting is performed periodically within the range between 0 and the EIVTT2[3:0] bits.
Even if the GTCNT counter is stopped, the value is not cleared, and value at stop of the GTCNT counter is retained.
Setting of the initial value for the EITCNT2[3:0] bits are performed only when the writing value to the EIVTC2[1:0] bits are other than 00b and when the GTEITC register is written by the access of upper 16 bits or 32 bits while the extended interrupt skipping counter 2 is set as not to count (00b is written to the EIVTC2[1:0] bits).
When the initial value is set, the written value to the EITCNT2IV[3:0] bits is written to the EITCNT2[3:0] bits as the initial value.
[Clearing conditions]

- 00b is written to the EIVTC2[1:0] bits
- 0000b is written to the EIVTT2[3:0] bits
- The value other than 00b is written to the EIVTC2[1:0] bits and the 0000b is written to the EITCNT2IV[3:0] bits simultaneously while 00b is set to the EIVTC2[1:0] bits

- A count source (overflow/underflow/crest/trough) selected by the EIVTC2[1:0] bits is generated when the extended interrupt skipping 2 skipping count set by the EIVTT2[3:0] bits match the value for the EITCNT2[3:0]

26.2.34 General PWM Timer Extended Interrupt Skipping Setting Register 1 (GTEITLI1)

Address(es): GPTW0.GTEITLI1 000C 20ACh, GPTW1.GTEITLI1 000C 21ACh, GPTW2.GTEITLI1 000C 22ACh, GPTW3.GTEITLI1 000C 23ACh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	EITLU[2:0]			—	EITLV[2:0]			—	EITLF[2:0]			—	EITLE[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	EITLD[2:0]			—	EITLC[2:0]			—	EITLB[2:0]			—	EITLA[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	EITLA[2:0]	GTCCRA Register Compare Match/ Input Capture Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	EITLB[2:0]	GTCCRB Register Compare Match/ Input Capture Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	EITLC[2:0]	GTCCRC Register Compare Match Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14 to b12	EITLD[2:0]	GTCCRD Register Compare Match Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b15	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b18 to b16	EITLE[2:0]	GTCCRE Register Compare Match Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b19	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b22 to b20	EITLF[2:0]	GTCCRF Register Compare Match Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b26 to b24	EITLV[2:0]	Overflow Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b30 to b28	EITLU[2:0]	Underflow Interrupt Extended Skipping Function Select	See Table 26.5.	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTEITLI1 register sets the extended skipping function for interrupts such as compare match/input capture, overflow, and underflow.

Setting only with this register does not perform skipping. The GTEITC register should be set so that a corresponding extended interrupt skipping counter operates the counting.

The setting is operated independently from the interrupt skipping by the GTITC register.

The setting is invalid during the event count operation.

EITLm[2:0] Bits (GTCCRm Register Compare Match/Input Capture Interrupt Extended Skipping Function Select) (m = A, B)

These bits select the extended interrupt skipping function to skip the compare match/input capture interrupt (GTCIm) in the GTCCRm register.
Refer to Table 26.5.

EITLx[2:0] Bits (GTCCRx Register Compare Match Interrupt Extended Skipping Function Select) (x = C, D, E, F)

These bits select the extended interrupt skipping function to skip the compare match interrupt (GTCIx) in the GTCCRx register.
Refer to Table 26.5.

EITLV[2:0] Bits (Overflow Interrupt Extended Skipping Function Select)

These bits select the extended interrupt skipping function to skip the interrupt at overflow.
Refer to Table 26.5.

EITLU[2:0] Bits (Underflow Interrupt Extended Skipping Function Select)

These bits select the extended interrupt skipping function to skip the interrupt at underflow.
Refer to Table 26.5.

Table 26.5 Setting the Function Select for the GTEITLI1 Register

EITLy[2:0] Bits	Function
0 0 0	Do not perform an extended interrupt skipping
0 0 1	Skip an interrupt in the period when the value for the extended interrupt skipping counter 1 is other than 0 (An interrupt is output in the period of EITCNT1 bit = 0)
0 1 0	Skip an interrupt in the period when the value for the extended interrupt skipping counter 2 is other than 0 (An interrupt is output in the period of EITCNT2 bit = 0)
0 1 1	Skip an interrupt in the period the value for the extended interrupt skipping counter 1 or 2 is other than 0 (An interrupt is output in the period of EITCNT1 bit = 0 and EITCNT2 bit = 0)
1 0 0	Do not set this value
1 0 1	Skip an interrupt in the period when the value for the extended interrupt skipping counter 1 is other than the skipping count (An interrupt is output in the period of EITCNT1 bit = EIVTT1 bit)
1 1 0	Skip an interrupt in the period when the value for the extended interrupt skipping counter 2 is other than the skipping count (An interrupt is output in the period of EITCNT2 bit = EIVTT2 bit)
1 1 1	Skip an interrupt in the period when the value for the extended interrupt skipping counter 1 or 2 is other than the skipping count (An interrupt is output in the period of EITCNT1 bit = EIVTT1 bit and EITCNT2 bit = EIVTT2 bit)

y = A, B, C, D, E, F, V, U; k = 1, 2

Note: When the intended skipping counter is set as not to count (EIVTCk[1:0]bits = 00b or EIVTTk[3:0] bits = 0000b), skipping is not performed.

Note: When the EITLy[2:0] bits are set to 011b or 111b, or when one of the skipping counters is set as not to count, skipping is not performed.

26.2.35 General PWM Timer Extended Interrupt Skipping Setting Register 2 (GTEITLI2)

Address(es): GPTW0.GTEITLI2 000C 20B0h, GPTW1.GTEITLI2 000C 21B0h, GPTW2.GTEITLI2 000C 22B0h, GPTW3.GTEITLI2 000C 23B0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	EADTBL[2:0]			—	EADTAL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	EADTAL[2:0]	GTADTRA A/D Converter Start Request Extended Skipping Function Select	See Table 26.6.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	EADTBL[2:0]	GTADTRB A/D Converter Start Request Extended Skipping Function Select	See Table 26.6.	R/W
b31 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTEITLI2 register sets the extended skipping function for A/D converter start requests.
Setting only with this register does not perform skipping. The GTEITC register should be set so that a corresponding extended interrupt skipping counter operates the counting.
The setting is operated independently from the interrupt skipping by the GTITC register.
The setting is invalid during the event count operation.

EADTmL[2:0] Bits (GTADTRm A/D Converter Start Request Extended Skipping Function Select) (m = A, B)

These bits select the extended interrupt skipping function to skip A/D converter start requests for the compare match in the GTADTRm register.
Refer to Table 26.6.

Table 26.6 Setting the Function Select for the GTEITLI2 Register

EADTmL[2:0] Bits	Function
0 0 0	Do not perform an extended interrupt skipping
0 0 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 is other than 0 (An A/D converter start request is output in the period of EITCNT1 bit = 0)
0 1 0	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 2 is other than 0 (An A/D converter start request is output in the period of EITCNT2 bit = 0)
0 1 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 or 2 is other than 0 (An A/D converter start request is output in the period of EITCNT1 bit = 0 and EITCNT2 bit = 0)
1 0 0	Do not set this value
1 0 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 is other than the skipping count (An A/D converter start request is output in the period of EITCNT1 bit = EIVTT1 bit)
1 1 0	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 2 is other than the skipping count (An A/D converter start request is output in the period of EITCNT2 bit = EIVTT2 bit)
1 1 1	Skip an A/D converter start request in the period when the value for the extended interrupt skipping counter 1 or 2 is other than the skipping count (An A/D converter start request is output in the period of EITCNT1 bit = EIVTT1 bit and EITCNT2 bit = EIVTT2 bit)

m = A, B; k = 1, 2

Note: When the intended skipping counter is set as not to count (EIVTCk[1:0]bits = 00b or EIVTTk[3:0] bits = 0000b), skipping is not performed.

Note: When the EADTmL[2:0] bits are set to 011b or 111b, or when one of the skipping counters is set as not to count, skipping is not performed.

26.2.36 General PWM Timer Extended Buffer Transfer Skipping Setting Register (GTEITLB)

Address(es): GPTW0.GTEITLB 000C 20B4h, GPTW1.GTEITLB 000C 21B4h, GPTW2.GTEITLB 000C 22B4h, GPTW3.GTEITLB 000C 23B4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	EBTLDVD[2:0]			—	EBTLDVU[2:0]			—	EBTLADB[2:0]			—	EBTLADA[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	EBTLPR[2:0]			—	EBTLCB[2:0]			—	EBTLCA[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	EBTLCA[2:0]	GTCCRA Register Buffer Transfer Extended Skipping Function Select	See Table 26.7.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	EBTLCB[2:0]	GTCCRB Register Buffer Transfer Extended Skipping Function Select	See Table 26.7.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	EBTLPR[2:0]	GTPR Register Buffer Transfer Extended Skipping Function Select	See Table 26.7.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b16	EBTLADA[2:0]	GTADTRA Register Buffer Transfer Extended Skipping Function Select	See Table 26.7.	R/W
b19	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b22 to b20	EBTLADB[2:0]	GTADTRB Register Buffer Transfer Extended Skipping Function Select	See Table 26.7.	R/W
b23	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b26 to b24	EBTLDVU[2:0]	GTDVU Register Buffer Transfer Extended Skipping Function Select	See Table 26.7.	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b30 to b28	EBTLDVD[2:0]	GTDVD Register Buffer Transfer Extended Skipping Function Select	See Table 26.7.	R/W
b31	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

The GTEITLB register sets the extended skipping function for buffer transfers.
Setting only with this register does not perform skipping. The GTEITC register should be set so that a corresponding extended interrupt skipping counter operates the counting.
The setting is operated independently from the interrupt skipping by the GTITC register.
The setting is invalid during the event count operation.

EBTLCA[2:0] Bits (GTCCRA Register Buffer Transfer Extended Skipping Function Select)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTCCRA, GTCCRC, GTCCRD registers and a temporary register A) in the GTCCRA register.
An extended skipping of buffer transfers in the GTCCRA register is valid for forcible buffer transfers by the GTBER.CCRSWT bit while the count operation is stopped. Forcible buffer transfers in the GTCCRA register should be performed in the condition of not performing the extended buffer transfer skipping.

EBTLCB[2:0] Bits (GTCCRB Register Buffer Transfer Extended Skipping Function Select)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTCCRB, GTCCRE, GTCCRF registers and a temporary register B) in the GTCCRB register.
An extended skipping of buffer transfers in the GTCCRB register is valid for forcible buffer transfers by the GTBER.CCRSWT bit while the count operation is stopped. Forcible buffer transfers in the GTCCRB register should be performed in the condition of not performing the extended buffer transfer skipping.

EBTLPR[2:0] Bits (GTPR Register Buffer Transfer Extended Skipping Function Select)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTPR, GTPBR, and GTPDBR registers) in the GTPR register.

EBTLADm[2:0] Bits (GTADTRm Register Buffer Transfer Extended Skipping Function Select) (m = A, B)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers among the GTADTRm, GTADTBRm, and GTADTDBRm registers) in the GTADTRm register.

EBTLDVm[2:0] Bits (GTDVm Register Buffer Transfer Extended Skipping Function Select) (m = U, D)

These bits select the extended buffer transfer skipping function to skip buffer transfers (transfers between the GTDVm and GTDBm registers) in the GTDVm register.

Table 26.7 Setting the Function Select for the GTEITLB Register

EBTLx[2:0] Bits	Function
0 0 0	Do not perform an extended interrupt skipping
0 0 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 is other than 0 (A buffer transfer is output in the period of EITCNT1 bit = 0)
0 1 0	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 2 is other than 0 (A buffer transfer is output in the period of EITCNT2 bit = 0)
0 1 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 or 2 is other than 0 (A buffer transfer is output in the period of EITCNT1 bit = 0 and EITCNT2 bit = 0)
1 0 0	Do not set this value
1 0 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 is other than the skipping count (A buffer transfer is output in the period of EITCNT1 bit = EIVTT1 bit)
1 1 0	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 2 is other than the skipping count (A buffer transfer is output in the period of EITCNT2 bit = EIVTT2 bit)
1 1 1	Skip a buffer transfer in the period when the value for the extended interrupt skipping counter 1 or 2 is other than the skipping count (A buffer transfer is output in the period of EITCNT1 bit = EIVTT1 bit and EITCNT2 bit = EIVTT2 bit)

x = CA, CB, PR, ADA, ADB, DVU, DVD; k = 1, 2

Note: When the intended skipping counter is set as not to count (EIVTCk[1:0]bits = 00b or EIVTTk[3:0] bits = 0000b), skipping is not performed.

Note: When the EBTLx[2:0] bits are set to 011b or 111b, or when one of the skipping counters is set as not to count, skipping is not performed.

26.2.37 General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register (GTSECSR)

Address(es): GPTW0.GTSECSR 000C 20D0h, GPTW1.GTSECSR 000C 21D0h, GPTW2.GTSECSR 000C 22D0h, GPTW3.GTSECSR 000C 23D0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	SECSEL3	SECSEL2	SECSEL1	SECSEL0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SECSEL0	Channel 0 Operation Enable Bit Simultaneous Control Channel Select	0: Disable simultaneous control. 1: Enable simultaneous control.	R/W
b1	SECSEL1	Channel 1 Operation Enable Bit Simultaneous Control Channel Select		R/W
b2	SECSEL2	Channel 2 Operation Enable Bit Simultaneous Control Channel Select		R/W
b3	SECSEL3	Channel 3 Operation Enable Bit Simultaneous Control Channel Select		R/W
b31 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSECSR register selects an intended channel for updating an operation enable bit by the GTSECR register.
A bit position for the GTSECSR register indicates a channel number. The GTSECSR register of each channel is a common register, and writing 1 to a bit in the GTSECSR register in any channel and updating it changes a channel, related to the position of the bit written with 1 by the GTSECSR register, to be simultaneously controlled of the operation enable bit by the GTSECR register.
Access in 8-bit or 16-bit units to the GTSECSR register is prohibited, and it should be accessed in 32-bit units.

SECSELn Bit (Operation Enable Bit Simultaneous Control Channel Select) (n = 0 to 3)

This bit enables or disables the simultaneous control of operation enable in channel n.
When the bit is set to 1, the simultaneous control is enabled, and disabled when the bit is 0.

26.2.38 General PWM Timer Operation Enable Bit Simultaneous Control Register (GTSECR)

Address(es): GPTW0.GTSECR 000C 20D4h, GPTW1.GTSECR 000C 21D4h, GPTW2.GTSECR 000C 22D4h, GPTW3.GTSECR 000C 23D4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	SBDDD	SBDAD	SBDPD	SBDCD	—	—	—	—	SBDDE	SBDAE	SBDPE	SBDCE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SBDCE	GTCCR Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTCCR buffer operations 1: Enable GTCCR register buffer operations simultaneously	R/W
b1	SBDPE	GTPR Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTPR buffer operations 1: Enable GTPR register buffer operations simultaneously	R/W
b2	SBDAE	GTADTR Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTADTR buffer operations 1: Enable GTADTR register buffer operations simultaneously	R/W
b3	SBDDE	GTDV Register Buffer Operation Simultaneous Enable	0: Disable simultaneous enabling GTDV buffer operations 1: Enable GTDV register buffer operations simultaneously	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	SBDCD	GTCCR Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTCCR buffer operations 1: Disable GTCCR register buffer operations simultaneously	R/W
b9	SBDPD	GTPR Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTPR buffer operations 1: Disable GTPR register buffer operations simultaneously	R/W
b10	SBDAD	GTADTR Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTADTR buffer operations 1: Disable GTADTR register buffer operations simultaneously	R/W
b11	SBDDD	GTDV Register Buffer Operation Simultaneous Disable	0: Disable simultaneous disabling GTDV buffer operations 1: Disable GTDV register buffer operations simultaneously	R/W
b31 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The GTSECR register simultaneously updates the value for operation enable bits of a channel set by the GTSECSR register.

Writing 1 to a bit in the GTSECR register in any channel and updating it updates an operation enable bit for all channels, related to the position of the bit written with 1 by the all GTSECR registers. Setting enable and disable bits for the same operation enable bit to 1 in the GTSECR is prohibited.

A bit written to 1 is automatically cleared. When the GTSECR is read, 0 is read.

Access in 8-bit or 16-bit units to the GTSECR register is prohibited, and it should be accessed in 32-bit units.

SBDCE Bit (GTCCR Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[0] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTCCRA, GTCCRC, and GTCCRD registers and using the GTCCRB, GTCCRE, and GTCCRF registers are enabled.

Simultaneous setting of SBDCE and SBDCD bits to 1 is prohibited.

SBDPE Bit (GTPR Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[1] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTPR, GTPBR, and GTPDBR registers are enabled.
Simultaneous setting of SBDPE and SBDPD bits to 1 is prohibited.

SBDAE Bit (GTADTR Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[2] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTADTRA, GTADTBRA, and GTADTDBRA registers and using the GTADTRB, GTADTBRB, and GTADTDBRB registers are enabled.
Simultaneous setting of SBDAE and SBDAD bits to 1 is prohibited.

SBDDE Bit (GTDV Register Buffer Operation Simultaneous Enable)

When 1 is written to this bit, 0 is simultaneously set to a GTBER.BD[3] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTDVU and GTDBU registers and using the GTDVD and GTDBD registers are enabled.
Simultaneous setting of SBDDE and SBDDD bits to 1 is prohibited.

SBDCD Bit (GTCCR Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[0] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTCCRA, GTCCRC, and GTCCRD registers and using the GTCCRB, GTCCRE, and GTCCRF registers are disabled.
Simultaneous setting of SBDCE and SBDCD bits to 1 is prohibited.

SBDPD Bit (GTPR Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[1] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTPR, GTPBR, and GTPDBR registers are disabled.
Simultaneous setting of SBDPE and SBDPD bits to 1 is prohibited.

SBDAD Bit (GTADTR Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[2] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTADTRA, GTADTBRA, and GTADTDBRA registers and using the GTADTRB, GTADTBRB, and GTADTDBRB registers are disabled.
Simultaneous setting of SBDAE and SBDAD bits to 1 is prohibited.

SBDDD Bit (GTDV Register Buffer Operation Simultaneous Disable)

When 1 is written to this bit, 1 is simultaneously set to a GTBER.BD[3] bit in the channels set to 1 by the GTSECSR register, and buffer operations using the GTDVU and GTDBU registers and using the GTDVD and GTDBD registers are disabled.
Simultaneous setting of SBDDE and SBDDD bits to 1 is prohibited.

26.3 Operation

26.3.1 Basic Operation

The timer in each channel performs periodic count operation by count clock or hardware source. The GTCNT counter performs up-counting, or down-counting. The timer period is controlled by the GTPR register. When the GTCNT counter value matches the values for GTCCRA or GTCCRB registers, the GTIOCnA or GTIOCnB pin outputs (n = 0 to 3) can be changed respectively. Also, the GTCCRA or GTCCRB registers can be used as the input capture registers by hardware source. The GTCCRC and GTCCRD registers can be performed as buffer registers for GTCCRA register, and the GTCCRE and GTCCRF registers can be performed as buffer registers for GTCCRB register.

26.3.1.1 Counter Operation

(1) Count Start/Count Stop

The counter in each channel starts counting operation when the corresponding GTCR.CST bit is set to 1, and stops counting when the bit is set to 0.
CST bit value can be changed by the following sources:

- Writing to the GTCR register
- Writing 1 to the bit corresponding to the channel number for the GTSTR register while the GTSSR.CSTRT bit is 1
- Writing 1 to the bit corresponding to the channel number for the GTSTP register while the GTPSR.CSTOP bit is 1
- Hardware source specified by the GTSSR register
- Hardware source specified by the GTPSR register

(2) Periodic Count Operation (In Up-Counting by the Count Clock)

The counter in each channel starts up-counting when the corresponding CST bit is set to 1 while the GTUPSR register and the GTDNSR register are 0000 0000h. When the value of the GTCNT counter changes from that of the GTPR register to 0000 0000h (an overflow) while the GTINTAD.GTINTPR[0] bit is 1, a GTCIV interrupt request is also issued. After GTCNT counter overflows, up-counting is resumed from 0000 0000h.
Figure 26.2 shows an example of periodic count operation in up-counting by count clock.




Figure 26.2 Example of Periodic Count Operation (In Up-Counting by the Count Clock)

Figure 26.3 shows an example for setting periodic count operation in up-counting.




Figure 26.3 Example for Setting Periodic Count Operation (In Up-Counting by the Count Clock)

(3) Periodic Count Operation (In Down-Counting by the Count Clock)

The counter in each channel can start down-counting when the corresponding GTUDDTYC.UD bit is set in a state of the GTUPSR register and the GTDNSR register as 0000 0000h. When the value of the GTCNT counter changes from 0000 0000h to that of the GTPR register (an underflow) while the GTINTAD.GTINTPR[1] bit is 1, a GTCIU interrupt request is also issued. After GTCNT counter underflows, down-counting is resumed from GTPR register value.
Figure 26.4 shows an example of periodic count operation in down-counting by count clock.




Figure 26.4 Example of Periodic Count Operation (In Down-Counting by the Count Clock)

Figure 26.5 shows an example for setting periodic count operation in down-counting by count clock.




Figure 26.5 Example for Setting Periodic Count Operation (In Down-Counting by the Count Clock)


(4) Event Count Operation (In Up-Counting by Hardware Source)

The counter in each channel can start up-counting by hardware source by setting the GTUPSR register. When the GTUPSR register is set, the count clock selected by the GTCR.TPCS[3:0] bits and the count direction set by the GTUDDTYC.UD bit are invalid. If the hardware source in up-counting and the hardware source in down-counting are generated at the same time, the GTCNT counter value will not change.

Operation due to overflow in up-counting by hardware source is the same as the periodic count operation by the count clock.


To perform up-counting by hardware source, start count operation by setting the GTCR.CST bit to 1. As the starting the count operation is synchronized with the count clock selected by TPCS[3:0] bits, set the CST bit to 1, and wait until the first cycle of the count clock elapses to start up-counting operation. To start up-counting after one PCLKA from setting the CST bit to 1, set the TPCS[3:0] bits to 0000b.

Figure 26.6 to Figure 26.8 show an example of up-counting operation by hardware source.



Note 1. The GTETRGA internal signal reflects the signal being input to the GPTW when the digital noise filter for the GTETRGA pin in the POEG is not in use.

Figure 26.6 Example of Event Count Operation (Up-Counting of Rising Edges of the Input on the GTETRGA Pin)



Note 1. This is the case when the digital noise filter is not in use.

Figure 26.7 Example of Event Count Operation (Up-Counting of Rising Edges of the Input on the GTIOCnA Pin)




Figure 26.8 Example of Event Count Operation (Up-Counting the Number of Event Signals Input from the ELCA)

Figure 26.9 shows an example for setting periodic count operation in up-counting by hardware source.




Figure 26.9 Example for Setting Event Count Operation (In Up-Counting by Hardware Source)

(5) Event Count Operation (In Down-Counting by Hardware Source)

The counter in each channel can start down-counting by hardware source by setting the GTDNSR register. When the GTDNSR register is set, the count clock selected by the GTCR.TPCS[3:0] bits and the count direction set by the GTUDDTYC.UD bit are invalid. If the hardware source in up-counting and the hardware source in down-counting are generated at the same time, the GTCNT counter value will not change.

Operation due to underflow in down-counting by hardware source is the same as the periodic count operation by the count clock.

To perform down-counting by hardware source, start count operation by setting the GTCR.CST bit to 1. As the starting the count operation is synchronized with the count clock selected by TPCS[3:0] bits, set the CST bit to 1, and wait until the first cycle of the count clock elapses to start down-counting operation. To start down-counting after one PCLKA from setting the CST bit to 1, set the TPCS[3:0] bits to 0000b.

Figure 26.10 shows an example of down-counting operation by hardware source.




Figure 26.10 Example of Event Count Operation (Down-Counting of Rising Edges of the Input on the GTETRGA Pin)

Figure 26.11 shows an example for setting periodic count operation in down-counting by hardware source.




Figure 26.11 Example for Setting Event Count Operation (In Down-Counting by Hardware Source)

(6) Counter Clearing Operation

The counter in each channel can be cleared by the following sources:

- Writing to the GTCNT counter
- Writing 1 to the bit corresponding to the channel number for the GTCLR register while the GTCSR.CCLR bit is 1
- Hardware source specified by the GTCSR register

Write access during counting (when CST = 1) is disabled.
GTCLR register can be written to and cleared by hardware source whether the count operation is performed (GTCR.CST bit = 1) or is stopped (CST bit = 0). When the count direction flag is set as decrement (GTST.TUCF flag = 0) in sawtooth-wave mode selected with GTCR.MD[2:0] bits, the GTCNT counter value for writing to the GTCLR register and for clearing by hardware source becomes the GTPR register value whether the counter is in operation or is stopped. The GTCNT counter value becomes 0000 0000h for other settings.
When the event count operation is set (at least one of bits for the GTUPSR or the GTDNSR register is set as 1), writing to the GTCLR register and clearing by hardware source are performed right after the clear source is generated (the operation is based on PCLKA). For other settings, clearing operation is synchronized with the count clock selected with the GTCR.TPCS[3:0] bits.

26.3.1.2 Waveform Output by Compare Match

Compare match refers to when the GTCNT counter value matches the GTCCRA or GTCCRB register value. The output of the corresponding GTIOCnA or GTIOCnB pin (n = 0 to 3) can be set to be driven low, high, or toggled in synchronization with the counter clock (including in the case of event counting) after the match.
In addition, the GTIOCnA or GTIOCnB pin output can be driven low, high, or toggled at the “end of the cycle” which is determined by the GTPR register. The end of the cycle is as follows:

- For sawtooth waves in up-counting: When the GTCNT counter value changes from the GTPR register value to 0000 0000h (overflow)
- For sawtooth waves in down-counting: When the GTCNT counter value changes from 0000 0000h to the GTPR register value (underflow)
- For sawtooth waves with the GTCNT counter clear
- For triangle waves: When the GTCNT counter value changes from 0000 0000h to 0000 0001h (trough)

(1) Low Output and High Output

Figure 26.12 shows an example of low output and high output operation by a compare match of the GTCNT counter and GTCCRA register and of the GTCNT counter and GTCCRB register.
In this example, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that high is output from the GTIOC0A pin by a GPTW0.GTCCRA register compare match, and low is output from the GTIOC0B pin by a GPTW0.GTCCRB register compare match. The pin level does not change when the specified level and pin level match.




Figure 26.12 Example of Low Output and High Output Operation

Figure 26.13 shows an example for setting Low/High output operation.




Figure 26.13 Example for Setting Low/High Output Operation

(2) Toggled Output

Figure 26.14 and Figure 26.15 show examples of toggle output operations by compare match between the GPTW0.GTCNT counter and the GTCCRA and GTCCRB registers.

In Figure 26.14, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that the GTIOC0A pin output by a GPTW0.GTCCRA register compare match and GTIOC0B pin output by a GPTW0.GTCCRB register compare match are toggled.

In Figure 26.15, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that the GTIOC0A pin output is toggled by a compare match of GPTW0.GTCCRA register and the GTIOC0B pin output is toggled at the end of the cycle.




Figure 26.14 Example of Toggled Output Operation (1)




Figure 26.15 Example of Toggled Output Operation (2)

Figure 26.16 shows an example for setting toggled output operation.




Figure 26.16 Example for Setting Toggled Output Operation

26.3.1.3 Input Capture Function

Through detecting hardware sources selected by the GTICASR and GTICBSR registers, the GTCNT counter values can be transferred to the GTCCRA and GTCCRB registers respectively.

Figure 26.17 shows an example of input capture function operation.

In this example, the GPTW0.GTCNT counter performs up-counting, and settings have been made so that an input capture is performed at both edges of the GTIOC0A pin input and at the rising edge of the GTIOC0B pin input.




Figure 26.17 Example of Input Capture Operation

Figure 26.18 shows an example for setting input capture operation.





Figure 26.18 Example for Setting Input Capture Operation


Figure 26.19 shows an example of the timing of input capture operation in response to a rising edge of the input on the GTETRGA pin.



Note 1. The GTETRGA internal signal reflects the signal being input to the GPTW when the digital noise filter for the GTETRGA pin in the POEG is not in use.

Figure 26.19 Example of the Timing of Input Capture Operation in Response to a Rising Edge of the Input on the GTETRGA Pin

Figure 26.20 shows an example of the timing of input capture operation in response to a rising edge of the input on the GTIOCnA pin.



Note 1. This is the case when the digital noise filter is not in use.

Figure 26.20 Example of the Timing of Input Capture Operation in Response to a Rising Edge of the Input on the GTIOCnA Pin

Figure 26.21 shows an example of the timing of operations for input capture in response to event input from the ELCA. This is an example of capture of the counter value by the GPTW1.GTCCRA register in response to an input signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A. The GPTW0 compare match A signal is synchronized with PCLKA. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed.




Figure 26.21 Example of the Timing of Operations for Input Capture in Response to Event Input from the ELCA

26.3.2 Buffer Operation

The following buffer operation can be set with the GTBER register.

- Buffer operation with the GTPR, GTPBR, and GTPDBR registers used together
- Buffer operation with the GTCCRA, GTCCRC, and GTCCRD registers used together
- Buffer operation with the GTCCRB, GTCCRE, and GTCCRF registers used together
- Buffer operation with the GTADTRA, GTADTBRA, and GTADTDBRA registers used together
- Buffer operation with the GTADTRB, GTADTBRB, and GTADTDBRB registers used together

The following buffer operation can be set with the GTDTCR register.

- Buffer operation with the GTDVU and GTDBU registers used together
- Buffer operation with the GTDVD and GTDBD registers used together

26.3.2.1 GTPR Register Buffer Operation

The GTPBR register can function as a buffer register for the GTPR register, and the GTPDBR register can function as a buffer register for the GTPBR register (double buffer register for the GTPR register).
The buffer transfer is performed at an overflow (in up-counting) or underflow (in down-counting) in sawtooth-wave mode or in event counting, or at a trough in triangle-wave mode.
When in sawtooth-wave mode and in event counting, the buffer transfer is performed even when the counter clearing occurs during the count is in operation.

- Hardware source clearing

(Clear source selected with GTCSR.CSGTRGAR, CSGTRGAF, CSGTRGBR, CSGTRGBF, CSGTRGCR, CSGTRGCF, CSGTRGDR, CSGTRGDF, CSCARBL, CSCARBH, CSCAFBL, CSCAFBH, CSCBRAL, CSCBRAH, CSCBFAL, CSCBFAH, CSELCA, CSELCB, CSELCC, CSELCD, CSELCE, CSELCF, CSELCG, or CSELCH bit)

- Clearing by software

(When the GTCLR.CCLRn bit is written to 1 during GTCSR.CCLR bit is set to 1) (n = 0 to 3)

To set the GTPR register to function as double buffer, set the GTBER.PR[1:0] bits to 10b or 11b. For single buffer operation, set 01b. Not to function as buffer, set 00b.
Figure 26.22 to Figure 26.24 show examples of the GTPR register buffer operation and Figure 26.25 shows an example for setting the GTPR register buffer operation.




Figure 26.22 Example of the GTPR Register Buffer Operation (Sawtooth Waves in Up-Counting)




Figure 26.23 Example of the GTPR Register Buffer Operation (Sawtooth Waves in Down-Counting)




Figure 26.24 Example of the GTPR Register Double Buffer Operation (Triangle Waves)




Figure 26.25 Example for Setting the GTPR Register Buffer Operation

26.3.2.2 Buffer Operation for the GTCCRA and GTCCRB Registers

The GTCCRC register can function as the GTCCRA buffer register and the GTCCRD register can function as the GTCCRC buffer register (double buffer register for the GTCCRA register). Similarly, the GTCCRE register can function as the GTCCRB buffer register and the GTCCRF register can function as the GTCCRE buffer register (double buffer register for the GTCCRB register).
To set the GTCCRA or GTCCRB register to function as a double buffer, set the GTBER.CCRA[1:0] or GTBER.CCRB[1:0] bits to 10b or 11b. For single buffer operation, set 01b. Not to function as buffer, set 00b.
The following describes buffer operation during output compare and input capture operation.

(1) When the GTCCRA or GTCCRB Register Functions as Output Compare Register

Buffer transfer is performed for the following three cases:

- Buffer transfer at an overflow (in up-counting) and underflow (in down-counting)
  Buffer transfer is performed at an overflow (in up-counting) or an underflow (in down-counting) in sawtooth-wave mode and in event counting, and at a trough (triangle-wave PWM mode 1) or at a crest/trough (triangle-wave PWM mode 2) in triangle-wave mode.
- Buffer transfer by counter clearing
  In sawtooth-wave mode and in event counting, the buffer transfer by similar counter clearing sources in counting operation and in section 26.3.2.1, GTPR Register Buffer Operation is performed in the same way at an overflow (in up-counting) or an underflow (in down-counting).
  In triangle-wave mode, buffer transfer by counter clearing is not performed.
- Forcible buffer transfer
  In both sawtooth-wave mode and triangle-wave mode, buffer transfer of the GTCCRA and GTCCRB registers is forcibly performed by writing 1 to the GTBER.CCRSWT bit while the counting is stopped.
  In sawtooth-wave one-shot pulse mode and triangle-wave PWM mode 3, buffer transfer from the GTCCRD register to temporary register A and from the GTCCRF register to temporary register B is also performed using the forcible buffer operation.

When the setting of the GTBER.DBRTECm (m = A, B) bit is 1 in sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3, transfer from the intermediate buffers to the GTCCRm (m = A, B) registers is repeated on a cyclic basis even while buffer transfer is disabled by the setting of the GTBER.BD[0] bit or buffer transfer extended skipping function (function for repeated double-buffer operation while buffer transfer is disabled). For details, refer to section 26.8.2.2, Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer.
Figure 26.26 to Figure 26.28 show examples of the GTCCRA and GTCCRB registers buffer operations, and Figure 26.29 shows an example for setting the GTCCRA and GTCCRB registers buffer operations.




Figure 26.26 Example of GTCCRA and GTCCRB Registers Buffer Operation (Output Compare, Sawtooth Waves in Up-Counting, High Output at GTCCRA Register Compare Match, Low Output at the End of the Cycle) (n = 0 to 3)




Figure 26.27 Example of GTCCRA and GTCCRB Registers Double Buffer Operation (Output Compare, Triangle Waves, Buffer Operation at Trough, Output Toggled at GTCCRA Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 3)




Figure 26.28 Example of GTCCRA and GTCCRB Registers Double Buffer Operation (Output Compare, Triangle Waves, Buffer Operation at Both Troughs and Crests, Output Toggled at GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 3)




Figure 26.29 Example for Setting Buffer Operation of the GTCCRA and GTCCRB Registers (for Output Compare)

(2) When the GTCCRA or GTCCRB Register Functions as Input Capture Register

The timing of transfer to the buffers is when an input capture is generated. When an input capture is generated, the GTCNT counter value is transferred to GTCCRA and GTCCRB registers and the stored GTCCRA and GTCCRB registers values are transferred to buffer registers. Buffer transfer by counter clearing is not performed at input capture. Figure 26.30 and Figure 26.31 show examples of buffer operation of the GTCCRA and GTCCRB registers, and Figure 26.32 shows an example for setting buffer operation of the GTCCRA and GTCCRB registers.




Figure 26.30 Example of Buffer Operation of the GTCCRA and GTCCRB Registers (Counting up to Produce a Sawtooth Wave, and Clearing the GTCNT Counter and Input Capture on Both Edges of the Input on the GTIOCnA Pin) (n = 0 to 3)




Figure 26.31 Example of Double Buffer Operation of the GTCCRA and GTCCRB Registers (Counting up to Produce a Sawtooth Wave, and Clearing the GTCNT Counter and Input Capture on Both Edges of the Input on the GTIOCnB Pin) (n = 0 to 3)




Figure 26.32 Example for Setting Buffer Operation of the GTCCRA and GTCCRB Registers (for Input Capture)

26.3.2.3 Buffer Operation for the GTADTRA and GTADTRB Registers

The GTADTBRA register can function as the GTADTRA buffer register and the GTADTDBRA register can function as the GTADTBRA buffer register (double buffer register for the GTADTRA register). Similarly, the GTADTBRB register can function as the GTADTRB buffer register and the GTADTDBRB register can function as the GTADTBRB buffer register (double buffer register for the GTADTRB register).

To set the GTADTRA or GTADTRB register to function as a double buffer, set the GTBER.ADTDA or ADTDB bit to 1. For single buffer operation, set 0. Not to function as buffer, set the GTBER.ADTTA[1:0] or ADTTB[1:0] bits to 00b.

The buffer transfer timing can be set with the ADTTA[1:0] and ADTTB[1:0] bits to an overflow (in up-counting) or an underflow (in down-counting) in sawtooth-wave mode, with ADTTA[1:0] and ADTTB[1:0] bits to 01b for a crest, to 10b for a trough, or to11b for both crest and trough in triangle-wave mode.

In sawtooth-wave mode, when the ADTTA[1:0] and ADTTB[1:0] bits are set to value other than 00b and in count operation, the buffer transfer, by similar counter clearing sources in section 26.3.2.1, GTPR Register Buffer Operation, is performed in the same way at an overflow (in up-counting) or an underflow (in down-counting).

Figure 26.33 to Figure 26.35 show examples of buffer operation of the GTADTRA and GTADTRB registers, and Figure 26.36 shows an example for setting buffer operation of the GTADTRA and GTADTRB registers.




Figure 26.33 Example of Buffer Operation of the GTADTRA and GTADTRB Registers (Sawtooth Waves in Up-Counting, A/D Converter Start Request Generated by Up-Counting)




Figure 26.34 Example of Double Buffer Operation of the GTADTRA and GTADTRB Registers (Triangle Waves, Buffer Transfer at Troughs, A/D Converter Start Request Generated by Down-Counting)




Figure 26.35 Example of Double Buffer Operation of the GTADTRA and GTADTRB Registers (Triangle Waves, Buffer Transfer at Both Troughs and Crests, A/D Converter Start Request Generated by Both Up- and Down-Counting)




Figure 26.36 Example for Setting Buffer Operation of the GTADTRA and GTADTRB Registers

26.3.3 PWM Output Operating Mode

The GPTW can output PWM waveforms to the GTIOCnA pin or GTIOCnB pin (n = 0 to 3) by a compare match between the GTCNT counter and the GTCCRA or GTCCRB register.
By setting the GTDTCR, GTDVU, and GTDVD registers, the compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.

(1) Sawtooth-Wave PWM Mode

In sawtooth-wave PWM mode, the GTCNT counter performs sawtooth-wave (half-wave) operation by setting the period in the GTPR register and a PWM waveform is output to the GTIOCnA or GTIOCnB pin when a GTCCRA or GTCCRB register compare match occurs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.
Figure 26.37 shows an example of sawtooth-wave PWM mode operation, and Figure 26.38 shows an example for setting sawtooth-wave PWM mode.




Figure 26.37 Example of Sawtooth-Wave PWM Mode Operation (Up-Counting, Buffer Operation, High Output at GTCCRA/GTCCRB Register Compare Match, Low Output at the End of the Cycle) (n = 0 to 3)




Figure 26.38 Example for Setting Sawtooth-Wave PWM Mode

(2) Sawtooth-Wave One-Shot Pulse Mode

The sawtooth-wave one-shot pulse mode is a mode in which the period is set in the GTPR register, the GTCNT counter performs sawtooth-wave (half-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin at a compare match of the GTCCRA or GTCCRB register with buffer operation fixed (n = 0 to 3).

Buffer operation in sawtooth-wave one-shot pulse mode is different from the usual buffer operation. Buffer transfer is performed from GTCCRC register to GTCCRA register, from GTCCRE register to GTCCRB register, from GTCCRD register to temporary register A, and from GTCCRF register to temporary register B at the end of the cycle, and from temporary register A to GTCCRA register at a GTCCRA register compare match and from temporary register B to GTCCRB register at a GTCCRB register compare match. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and the end of the cycle according to the GTIOR register setting.

The temporary register A and the temporary register B can perform forcible buffer transfers from the GTCCRD register to the temporary register A and from the GTCCRF register to the temporary register B respectively by writing 1 to the GTBER.CCRSWT bit while the count is stopped.

By setting GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB register.

When the GTBER.DBRTECm (m = A, B) bit is set to 1, transfer from an intermediate buffer to the GTCCRm (m = A, B) register is repeated on a cyclic basis with using the temporary register x (x = C, E) and temporary register m (m = A, B) which operate as intermediate buffers for the GTCCRx (x = C, E) and GTCCRm (m = A, B) registers, respectively, even while buffer transfer is disabled (repeated double buffer operation function during disabling of buffer transfer). For details, refer to section 26.8.2.2, Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer.

Figure 26.39 shows an example of sawtooth-wave one-shot pulse mode operation, and Figure 26.40 shows an example for setting sawtooth-wave one-shot pulse mode.




Figure 26.39 Example of Sawtooth-Wave One-Shot Pulse Mode Operation (Up-Counting, Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 3)




Figure 26.40 Example for Setting Sawtooth-Wave One-Shot Pulse Mode

(3) Triangle-Wave PWM Mode 1 (32-Bit Transfer at Trough)

The triangle-wave PWM mode 1 is a mode in which the period is set in the GTPR register, the GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin when a GTCCRA or GTCCRB register compare match occurs (n = 0 to 3).

Buffer transfer is performed at the trough. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.

By setting the GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.

Figure 26.41 shows an example of triangle-wave PWM mode 1 operation, and Figure 26.42 shows an example for setting triangle-wave PWM mode 1.




Figure 26.41 Example of Triangle-Wave PWM Mode 1 Operation (Buffer Operation, Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 3)




Figure 26.42 Example for Setting Triangle-Wave PWM Mode 1

(4) Triangle-Wave PWM Mode 2 (32-Bit Transfer at Crest and Trough)

Similarly to triangle-wave PWM mode 1, in triangle-wave PWM mode 2 the period is set in the GTPR register, the GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin when a GTCCRA or GTCCRB register compare match occurs (n = 0 to 3). The buffer transfer is performed at both crests and troughs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.
By setting the GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.
Figure 26.43 shows an example of triangle-wave PWM mode 2 operation, and Figure 26.44 shows an example for setting triangle-wave PWM mode 2.




Figure 26.43 Example of Triangle-Wave PWM Mode 2 Operation (Buffer Operation, Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 3)




Figure 26.44 Example for Setting Triangle-Wave PWM Mode 2

(5) Triangle-Wave PWM Mode 3 (64-Bit Transfer at Trough)

The triangle-wave PWM mode 3 is a mode in which the period is set in the GTPR register, the GTCNT counter performs triangle-wave (full-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin at a compare match of the GTCCRA or GTCCRB register with buffer operation fixed (n = 0 to 3). Buffer operation in triangle-wave PWM mode 3 is different from the usual buffer operation. Buffer transfer is performed from the GTCCRC register to the GTCCRA register, from the GTCCRE register to the GTCCRB register, from the GTCCRD register to temporary register A, and from the GTCCRF register to temporary register B at the trough, and from temporary register A to the GTCCRA register and from temporary register B to the GTCCRB register at the crest. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the end of the cycle according to the GTIOR register setting.

By setting the GTDTCR, GTDVU, and GTDVD registers, a compare match value for a negative-phase waveform with dead time can automatically be set to the GTCCRB register.

When the GTBER.DBRTECm (m = A, B) bit is set to 1, transfer from an intermediate buffer to the GTCCRm (m = A, B) register is repeated on a cyclic basis with using the temporary register x (x = C, E) and temporary register m (m = A, B) which operate as intermediate buffers for the GTCCRx (x = C, E) and GTCCRm (m = A, B) registers, respectively, even while buffer transfer is disabled (repeated double buffer operation function during disabling of buffer transfer). For details, refer to section 26.8.2.2, Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer.

Figure 26.45 shows an example of triangle-wave PWM mode 3 operation, and Figure 26.46 shows an example for setting triangle-wave PWM mode 3.




Figure 26.45 Example of Triangle-Wave PWM Mode 3 Operation (Low Output from the GTIOCnA Pin and High Output from the GTIOCnB Pin at Initial Output, Output Toggled at GTCCRA/GTCCRB Register Compare Match, Output Retained at the End of the Cycle) (n = 0 to 3)




Figure 26.46 Example for Setting Triangle-Wave PWM Mode 3

26.3.4 Automatic Dead Time Setting Function

By setting the GTDTCR register, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (the GTCCRA register value) and specified dead time values (the GTDVU and GTDVD registers values) can automatically be set to the GTCCRB register.
The automatic dead time setting function can be used in sawtooth-wave one-shot pulse mode and all the triangle PWM modes.
Dead time can be separately set for the first half and second half of a waveform. Dead time for the changing point in the first half of a negative waveform is set in the GTDVU register and that in the second half is set in the GTDVD register. The same dead time can also be set for the first and second halves by setting the GTDTCR.TDFER bit to 1.
The GTDBU register can be used as a buffer register of the GTDVU register, and the GTDBD register can be used as a buffer register of the GTDVD register. Buffer transfer is performed at the end of the cycle (in sawtooth-wave mode: either of an overflow of the GTCNT counter (up-counting), an underflow (down-counting), or the GTCNT counter clearing; in triangle-wave mode: a trough).
The change point of the negative-phase waveform, which is automatically calculated, is obtained by reading the GTCCRB register. Writing to the GTCCRB register is prohibited when the automatic dead time setting function is used.

Do not set the dead-time that makes the change point of the waveform exceeding the count period. When any dead-time setting which would generate a dead-time error is made, adjust the change points of the positive- and negative-phase waveforms to generate waveforms with secured dead-time as shown in Table 26.8. The adjusted change point of the negative-phase waveform is automatically set in the GTCCRB register. An internal signal is used to judge the change point of the positive-phase waveform, thus the value of the GTCCRA register is not updated by the adjusted value.
If the order of the change point becomes inconsistent by adjustment of the waveform change point due to occurrence of dead time errors, or if the change point exceeds the count period even after the adjustment, the complementary relation between the positive- and negative-phases cannot be guaranteed.
If dead-time exceeds the count period by setting 0000 0000h or a value greater than or equal to the setting value of the GTPR register is set in the GTCCRA register in triangle-wave PWM mode, output change is controlled by the output protection function (refer to section 26.8.4, Output Protection Function for GTIOCnm Pin Output (n = 0 to 3; m = A, B)). When GTCCRA register is greater than or equal to [GTPR register + GTDVm register], [GTPR register – 1] is set in the GTCCRB register as the upper limit. (m = U, D)
Automatic setting for a dead time value to the GTCCRB register is performed at the next count clock after the register value for calculating the automatic setting value is updated. In triangle-wave mode, it also can be done at the next count clock from the current crest.

Table 26.8 Adjustment of the Waveform Change Point When a Dead-Time Error Occurs

Mode	Count Direction	Period	Condition for Dead-Time Error	Change Point of the Positive-Phase Waveform after Adjustment	Change Point of the Negative-Phase Waveform after Adjustment
Sawtooth-wave one-shot pulse mode	Up-counting	**First half**	**GTCCRA – GTDVU < 0**	**GTDVU**	**0**
		Second half	**GTCCRA + GTDVD > GTPR**	**GTPR – GTDVD**	**GTPR**
	Down-counting	**First half**	**GTCCRA + GTDVU > GTPR**	**GTPR – GTDVU**	**GTPR**
		Second half	**GTCCRA – GTDVD < 0**	**GTDVD**	**0**
Triangle-wave PWM mode 1/2/3	**Up-counting**	**(First half)**	**GTCCRA – GTDVU≤0**	**GTDVU + 1**	**1**
	Down-counting	**(Second half)**	**GTCCRA – GTDVD < 0**	**GTDVD**	**0**

Figure 26.47 to Figure 26.50 show examples of automatic dead time setting function operation. Figure 26.51 and Figure 26.52 show the setting examples.




Figure 26.47 Example of Automatic Dead Time Setting Function Operation (Sawtooth-Wave One-Shot Pulse Mode, Up-Counting, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 3)




Figure 26.48 Example of Automatic Dead Time Setting Function Operation (Sawtooth-Wave One-Shot Pulse Mode, Down-Counting, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 3)




Figure 26.49 Example of Automatic Compare-Match Value Setting Function with Dead Time (Triangle-Wave PWM Mode 1, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 3)




Figure 26.50 Example of Automatic Compare-Match Value Setting Function with Dead Time (Triangle-Wave PWM Mode 2 or 3, GTDVU and GTDVD Registers Set to Buffer Operation, Active Level: High) (n = 0 to 3)




Figure 26.51 Example for Setting Automatic Dead Time Setting Function (Sawtooth-Wave One-Shot Pulse Mode, Triangle-Wave PWM Mode 3)




Figure 26.52 Example for Setting Automatic Dead Time Setting Function (Triangle-Wave PWM Mode 1 or 2)

26.3.5 Count Direction Changing Function

The count direction of the GTCNT counter can be changed by modifying the GTUDDTYC.UD bit.
In sawtooth-wave mode, if the UD bit is modified during count operation, the count direction is changed at an overflow (when modified during up-counting) or an underflow (when modified during down-counting). If the UD bit is modified while count operation is stopped and the GTUDDTYC.UDF bit is 0, the UD bit modification is not reflected at the start of counting and the count direction is changed at an overflow or an underflow. If the UDF bit is set to 1 while count operation is stopped, the UD bit value at that time is reflected at the start of counting.
In triangle-wave mode, changing the value of the GTUDDTYC.UD bit during counting does not switch the direction of counting. Likewise, changing the value of the GTUDDTYC.UD bit while the GTUDDTYC.UDF bit is 0 and counting is stopped does not actually update the value of the bit. If 1 is written to the GTUDDTYC.UDF bit while counting is stopped, the value of the GTUDDTYC.UD bit at that time is reflected from the time counting is started.
When counting direction is switched during count operation in sawtooth-wave mode, the value of the GTPR register after start of up-counting is reflected to the count period in up-counting operation, and the value of the GTPR register after the start of down-counting is reflected to the count period in down-counting operation.
Figure 26.53 shows an example of count direction changing function operation.




Figure 26.53 Example of Count Direction Changing Function Operation (during Buffer Operation)

26.3.6 Duty Cycle 0%/100% Output Function

Changing the value of the GTUDDTYC.OADTY[1:0] bits and GTUDDTYC.OBDTY[1:0] bits specifies the output duty setting on the GTIOCnA and GTIOCnB pins to 0% or 100%. (n = 0 to 3)

In sawtooth-wave mode, if the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed during the count operation, the output duty-cycle setting is reflected at an overflow (when changed during up-counting) or an underflow (when changed during down-counting). When the GTUDDTYC.OADTYF bit or GTUDDTYC.OBDTYF bit is 0 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the output duty-cycle setting changed at the start of counting is not reflected, but the output duty-cycle setting changed at an overflow or underflow is reflected. When the OADTYF bit or OBDTYF bit is 1 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the value of the OADTY[1:0] bits or OBDTY[1:0] bits at that time is reflected at the start of counting.

In triangle-wave mode, if the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed during the count operation, the output duty-cycle setting changed at an underflow is reflected.

When the OADTYF bit or OBDTYF bit is 0 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the output duty-cycle setting changed at the start of counting is not reflected, but the output duty-cycle setting changed at an underflow is reflected. When the OADTYF bit or OBDTYF bit is 1 while count operation is stopped and the value of the OADTY[1:0] bits or OBDTY[1:0] bits is changed, the value of the OADTY[1:0] bits or OBDTY[1:0] bits at that time is reflected at the start of counting.

During the operation under the settings of duty cycle for 0%/100%, compare match operation inside the GPTW continues to perform interrupt outputs and buffer operations.


When the output duty setting is changed from 0% or 100% due to a compare match, the GTIOR.GTIOA[3:2] bits and the OADTYR bits determine the level output on the GTIOCnA pin and GTIOR.GTIOB[3:2] bits and OBDTYR bits determine the level output on the GTIOCnB pin at the end of the cycle. When the GTIOA[3:2], GTIOB[3:2] bits are set as 01b, output is driven Low at the end of the cycle, and when set as 10b, output is driven High at the end of the cycle. The output is retained at the end of the cycles when the GTIOA[3:2] or GTIOB[3:2] bits are 00b, and toggled at the end of the cycles when the GTIOA[3:2] or GTIOB[3:2] bits are 11b. A value to be output is selectable in the OADTYR or OBDTYR bit when the corresponding GTIOA[3:2] or GTIOB[3:2] bits are either 00b or 11b. Table 26.9 lists the output values at the end of the cycle when the output setting is changed from duty 0% or 100% to compare match.

Table 26.9 Output Value after Release of Duty 0%/100%

GTIOR.GTIOm[3:2]	Value at Compare Match Output at the End of the Cycle in the Case of Masking by a Duty Cycle 0% or 100%	The GTUDDTYC.OmDTYR Bit at Duty 0% Setting		The GTUDDTYC.OmDTYR Bit at Duty 100% Setting	
		0	1	0	1
00b (Output retained at the end of the cycle)	0	0	0	1	0
	1	0	1	1	1
01b (Low output at the end of the cycle)	—	0	0	0	0
10b (High output at the end of the cycle)	—	1	1	1	1
11b (Toggle output at the end of the cycle)	0	1	1	0	1
	1	1	0	0	0

m = A, B

Figure 26.54 shows an example of operation of the output of the duty cycle 0% or 100% (n = 0 to 3).



[Setting examples]

GTIOR.GTIOA[4:0] bits: 00011b
The initial output is Low, the output is toggled on a compare match, and the output is maintained at the end of the period.

GTUDDTYC.OADTYR bit: 0
The function selected by the GTIOA[3:2] bits is applied to the output value when the duty cycle is set after release from 0 or 100% duty-cycle setting.

GTIOR.GTIOB[4:0] bits: 00011b
The initial output is Low, the output is toggled on a compare match, and the output is maintained at the end of the period.

GTUDDTYC.OBDTYR bit: 1
The function of the GTIOB[3:2] bits is applied to the compare match output value which is masked after 0 or 100% duty setting release.

Figure 26.54 Example of Operation of Output of Duty Cycle 0% or 100% (n = 0 to 3)

26.3.7 Hardware Count Start/Count Stop and Clear Operation

The GTCNT counter can be started, stopped, or cleared by hardware sources in this MCU. There are 3 types of hardware sources, including external trigger input, ELC event input, and GTIOCnm pin input (n = 0 to 3; m = A, B)

26.3.7.1 Hardware Start Operation

The GTCNT counter can be started by a hardware source. Select a hardware source to start counting using the GTSSR register, and enable to start counting.
Figure 26.55 shows an example of count start operation by a hardware source. Figure 26.56 shows the setting example.




Figure 26.55 Example of Count Start Operation by Hardware Source (At starting by ELCA event)




Figure 26.56 Example for Setting Count Start Operation by Hardware Source

Figure 26.57 shows an example of timing of operations to start counting in response to a rising edge of the input on the GTETRGA pin.




Figure 26.57 Example of Timing of Operations to Start Counting in Response to a Rising Edge of the Input on the GTETRGA Pin

Figure 26.58 shows an example of timing of operations to start counting in response to a rising edge of the input on the GTIOCnA pin.




Figure 26.58 Example of Timing of Operations to Start Counting in Response to a Rising Edge of the Input on the GTIOCnA Pin

Figure 26.59 shows an example of timing of operations to start counting in response to event input from the ELCA. This is an example of operations to start counting by the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A. The GPTW0 compare match A signal is synchronized with PCLKA. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed.




Figure 26.59 Example of Timing of Operations to Start Counting in Response to Event Input from the ELCA

26.3.7.2 Hardware Stop Operation

The GTCNT counter can be stopped by a hardware source. Select a hardware source to stop counting with the GTPSR register, and enable to stop counting.

Figure 26.60 shows an example of count stop operation by a hardware source. Figure 26.61 shows the setting example. In this example, the count operation is stopped by the ELCA event input, and is restarted by the ELCB event input.




Figure 26.60 Example of Count Stop Operation by Hardware Source (Started by Software, Stopped at ELCA event input, and Restarted at ELCB event input)




Figure 26.61 Example for Setting Count Stop Operation by Hardware Source

Figure 26.62 shows an example of count start/stop operation by a hardware source. Figure 26.63 shows the setting example. In this example, the counter operates during the high-level periods of the external trigger input GTETRGA pin.




Figure 26.62 Example of Count Start/Stop Operation by Hardware Source (Started at Rising Edge of GTETRGA Pin Input, Stopped at Falling Edge of GTETRGA Pin Input)




Figure 26.63 Example for Setting Count Start/Stop Operation by Hardware Source

Figure 26.64 shows an example of timing of operations to stop counting in response to a rising edge of the input on the GTETRGA pin.




Figure 26.64 Example of Timing of Operations to Stop Counting in Response to a Rising Edge of the Input on the GTETRGA Pin

Figure 26.65 shows an example of timing of operations to stop counting in response to a rising edge of the input on the GTIOCnA pin.




Figure 26.65 Example of Timing of Operations to Stop Counting in Response to a Rising Edge of the Input on the GTIOCnA Pin

Figure 26.66 shows an example of timing of operations to stop counting in response to event input from the ELCA. This is an example of operations to stop counting by the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A. The GPTW0 compare match A signal is synchronized with PCLKA. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed.




Figure 26.66 Example of Timing of Operations to Stop Counting in Response to Event Input from the ELCA

26.3.7.3 Hardware Clear Operation

The GTCNT counter can be cleared by a hardware source. Select a hardware source to clear the counter with the GTCSR register, and enable clearing the counter.

Note that the GTCIV/GTCIU interrupt (overflow/underflow interrupt) is not generated when the GTCNT counter is cleared by a hardware source or by software.

Figure 26.67 and Figure 26.68 show examples of the GTCNT counter clearing operation by a hardware source. Figure 26.69 shows the setting example. In this example, the GTCNT counter is started at the ELCA event input, and is stopped/cleared at the ELCB event input.




Figure 26.67 Examples of Counter Clearing Operation by Hardware Source (Sawtooth-Wave Up-Counting, Started at ELCA event input, and Count Stopped/Counter Cleared at ELCB event input)




Figure 26.68 Examples of Counter Clearing Operation by Hardware Source (Sawtooth-Wave Down-Counting, Started at ELCA event input, and Count Stopped/Counter Cleared at ELCB event input)




Figure 26.69 Example for Setting Counter Clearing Operation by Hardware Source

The GTCIV/GTCIU interrupt (overflow/underflow interrupt) does not occur when the counter is cleared by a hardware source. In the same way, the GTCIV/GTCIU interrupt does not occur when the counter is cleared by software.
Figure 26.70 shows the relationship between counter clearing by a hardware source and the GTCIV interrupt.




Figure 26.70 Relationship between Counter Clearing by Hardware Source and GTCIV Interrupt

Figure 26.71 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTETRGA pin when a clock signal produced by frequency-dividing the PCLKA signal is used as the counter clock for the GTCNT counter.
The GTCNT counter is cleared when counting is in progress after the GPTW has detected the internal clearing signal.




Figure 26.71 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTETRGA Pin (During the Counting of Cycles of Clock Signal Produced by Dividing the PCLKA Frequency)

Figure 26.72 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTIOCnA pin when a clock signal produced by frequency-dividing the PCLKA signal is used as the counter clock for the GTCNT counter.
The GTCNT counter is cleared when counting is in progress after the GPTW has detected the internal clearing signal.




Figure 26.72 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTIOCnA Pin (During the Counting of Cycles of Clock Signal Produced by Dividing the PCLKA Frequency)

Figure 26.73 shows an example of the timing of operations to clear the counter in response to event input from the ELCA when a clock signal produced by frequency-dividing the PCLKA signal is used as the counter clock for the GTCNT counter.
This is an example of operations to clear the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A.
The GPTW0 compare match A signal is synchronized with PCLKA. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed. The GTCNT counter is cleared when counting is in progress after the GPTW has detected the internal clearing signal.




Figure 26.73 Example of the Timing of Operations for Counter Clearing in Response to Event Input from the ELCA (During the Counting of Cycles of Clock Signal Produced by Dividing the PCLKA Frequency)

Figure 26.74 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTETRGA pin input when counting is triggered by a hardware source.
The GTCNT counter is cleared in synchronization with PCLKA after the GPTW has detected the internal clearing signal.




Figure 26.74 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTETRGA Pin (During Counting Triggered by Hardware Source)

Figure 26.75 shows an example of the timing of operations to clear the counter in response to a rising edge of the input on the GTIOCnA pin input when counting is triggered by a hardware source.
The GTCNT counter is cleared in synchronization with PCLKA after the GPTW has detected the internal clearing signal.




Figure 26.75 Example of the Timing of Operations for Counter Clearing in Response to a Rising Edge of the Input on the GTIOCnA Pin (During Counting Triggered by Hardware Source)

Figure 26.76 shows an example of the timing of operations for clearing the counter in response to the input of an event signal from the ELCA when counting is triggered by a hardware source.
This is an example of operations to clear the GPTW1.GTCNT counter in response to a signal. An event signal is output to the ELC after matches in comparison with the GPTW0.GTCCRA register. This is selected as a trigger for output to the GPTW by the ELC as event source A.
The GPTW0 compare match A signal is synchronized with PCLKA. The ELC receives the signal in synchronization with PCLKB, and outputs the GPTW event source A signal after 1 cycle of PCLKB has elapsed. The GTCNT counter is cleared in synchronization with PCLKA after the GPTW has detected the internal clearing signal.




Figure 26.76 Example of the Timing of Operations for Counter Clearing in Response to Event Input from the ELCA (During Counting Triggered by Hardware Source)

26.3.8 Synchronous Operation

Synchronous operation on channels (synchronous start/stop/clear operation) can be performed.

26.3.8.1 Synchronous Operation by Software

The count operations for respective channels can be started, stopped and cleared simultaneously by setting multiple bits of the GTSTR, GTSTP, and GTCLR registers to 1 at the same time.
Count start with phase differences among channels is possible firstly by setting the GTCNT counter value before counting starts, and then, by setting simultaneously multiple bits in the GTSTR register to 1.
The Figure 26.77 shows an example of simultaneous start/stop/clearing of four channels by software, and Figure 26.78 shows an example of phase shift start among four channels by software.




Figure 26.77 Example of Simultaneous Start/Stop/Clearing Operation by Software (with the Same Count Period (GTPR Register Value))




Figure 26.78 Example of Software Phase Shift Start (with Same Count Period (GTPR Register Value))

26.3.8.2 Synchronous Operation by Hardware Source

The count operations for respective channels can be started/stopped/cleared simultaneously by following hardware sources: external trigger input, and ELC event input.
Synchronous operation by the GTIOCnA and GTIOCnB pin inputs (n = 0 to 3) can be performed by setting the ELC event by input capture as a hardware source.
Figure 26.79 shows an example of simultaneous start/stop/clearing operation of four channels by hardware source.




Figure 26.79 Example of Simultaneous Start/Stop/Clearing Operation by Hardware Source (with Same Count Period (GTPR Register Value))




Figure 26.80 Example for Setting Simultaneous Start by Hardware Source

26.3.9 PWM Output Operation Examples

(1) Synchronous PWM Output

The GPTW can output two phases of linked PWM waveforms for one channel, or 8 phases of linked PWM waveforms for a maximum of 4 channels by synchronizing operation of the channels.

Figure 26.81 shows an example in which four channels perform synchronous operation in sawtooth-wave PWM mode and eight phases of PWM waveforms are output. The GTIOCnA pin (n = 0 to 3) is set so that it will output low as the initial output, high at a GTCCRA register compare match, and low at the end of the cycle. The GTIOCnB pin is set so that it will output low as the initial output, high at a GTCCRB register compare match, and low at the end of the cycle.




Figure 26.81 Example of Synchronous PWM Output

(2) Three-Phase Sawtooth-Wave Complementary PWM Output

Figure 26.82 shows an example in which three channels perform synchronous operation in sawtooth-wave PWM mode and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, high at a GTCCRA register compare match, and low at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, low at a GTCCRB register compare match, and high at the end of the cycle.




Figure 26.82 Example of Three-Phase Sawtooth-Wave Complementary PWM Output

(3) Three-Phase Sawtooth-Wave Complementary PWM Output with Automatic Dead Time Setting

Figure 26.83 shows an example in which three channels perform synchronous operation in sawtooth-wave one-shot pulse mode with automatic dead time setting and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 26.83 Example of Three-Phase Sawtooth-Wave Complementary PWM Output with Automatic Dead Time Setting

(4) Three-Phase Triangle-Wave Complementary PWM Output

Figure 26.84 shows an example in which three channels perform synchronous operation in triangle-wave PWM mode 1 and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 26.84 Example of Three-Phase Triangle-Wave Complementary PWM Output

(5) Three-Phase Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

Figure 26.85 shows an example in which three channels perform synchronous operation in triangle-wave PWM mode 1 with automatic dead time setting and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 26.85 Example of Three-Phase Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

(6) Three-Phase Asymmetric Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

Figure 26.86 shows an example in which three channels perform synchronous operation in triangle-wave PWM mode 3 with automatic dead time setting and three-phase complementary PWM waveforms are output. The GTIOCnA pin (n = 0 to 2) is set so that it will output low as the initial output, toggle the output at a GTCCRA register compare match, and retain the output at the end of the cycle. The GTIOCnB pin is set so that it will output high as the initial output, toggle the output at a GTCCRB register compare match, and retain the output at the end of the cycle.




Figure 26.86 Example of Three-Phase Asymmetric Triangle-Wave Complementary PWM Output with Automatic Dead Time Setting

26.3.10 Phase Counting Mode

The GTCNT counter can be up-counting or down-counting by detecting the phase difference between the GTIOCnA pin input (n = 0 to 3) and the GTIOCnB pin input.

Detection of the phase difference can be performed by setting the relationship between the edge and the level of the GTIOCnA pin input and the GTIOCnB pin input using the GTUPSR and GTDNSR registers for input combination. Refer to section 26.3.1.1, Counter Operation for count operation.

Figure 26.87 to Figure 26.96 show the examples of setting procedure for the phase counting mode 1 to 5, and the Table 26.10 to Table 26.19 show the setting of the GTUPSR and GTDNSR registers and up-counting and down-counting conditions.




Figure 26.87 Example of setting procedure for the phase counting mode 1 (n = 0 to 3)

Table 26.10 Up-counting and down-counting conditions for the phase counting mode 1

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Up-counting	GTUPSR = 0000 6900h GTDNSR = 0000 9600h
Low	↓		
↑	Low		
↓	High		
High	↓	Down-counting	
Low	↑		
↑	High		
↓	Low		

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.88 Example of setting procedure for the phase counting mode 2 (n = 0 to 3)

Table 26.11 Up-counting and down-counting conditions for the phase counting mode 2

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Don't care	GTUPSR = 0000 0800h GTDNSR = 0000 0400h
Low	↓		
↑	Low		
↓	High	Up-counting	
High	↓	Don't care	
Low	↑		
↑	High		
↓	Low	Down-counting	

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.89 Example of setting procedure for the phase counting mode 2 (n = 0 to 3)

Table 26.12 Up-counting and down-counting conditions for the phase counting mode 2

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Don't care	GTUPSR = 0000 0200h GTDNSR = 0000 0100h
Low	↓		
↑	Low	Down-counting	
↓	High	Don't care	
High	↓		
Low	↑		
↑	High	Up-counting	
↓	Low	Don't care	

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.90 Example of setting procedure for the phase counting mode 2 (n = 0 to 3)

Table 26.13 Up-counting and down-counting conditions for the phase counting mode 2

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Don't care	GTUPSR = 0000 0A00h GTDNSR = 0000 0500h
Low	↓		
↑	Low	Down-counting	
↓	High	Up-counting	
High	↓	Don't care	
Low	↑		
↑	High	Up-counting	
↓	Low	Down-counting	

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.91 Example of setting procedure for the phase counting mode 3 (n = 0 to 3)

Table 26.14 Up-counting and down-counting conditions for the phase counting mode 3

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Don't care	GTUPSR = 0000 0800h GTDNSR = 0000 8000h
Low	↓		
↑	Low		
↓	High	Up-counting	
High	↓	Down-counting	
Low	↑	Don't care	
↑	High		
↓	Low		

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.92 Example of setting procedure for the phase counting mode 3 (n = 0 to 3)

Table 26.15 Up-counting and down-counting conditions for the phase counting mode 3

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Down-counting	GTUPSR = 0000 0200h GTDNSR = 0000 2000h
Low	↓		
↑	Low	Don't care	
↓	High		
High	↓		
Low	↑		
↑	High	Up-counting	
↓	Low	Don't care	

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.93 Example of setting procedure for the phase counting mode 3 (n = 0 to 3)

Table 26.16 Up-counting and down-counting conditions for the phase counting mode 3

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Down-counting	GTUPSR = 0000 0A00h GTDNSR = 0000 A000h
Low	↓	Don't care	
↑	Low		
↓	High	Up-counting	
High	↓	Down-counting	
Low	↑	Don't care	
↑	High	Up-counting	
↓	Low	Don't care	

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.94 Example of setting procedure for the phase counting mode 4 (n = 0 to 3)

Table 26.17 Up-counting and down-counting conditions for the phase counting mode 4

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Up-counting	GTUPSR = 0000 6000h GTDNSR = 0000 9000h
Low	↓		
↑	Low	Don't care	
↓	High		
High	↓	Down-counting	
Low	↑		
↑	High	Don't care	
↓	Low		

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.95 Example of setting procedure for the phase counting mode 5 (n = 0 to 3)

Table 26.18 Up-counting and down-counting conditions for the phase counting mode 5

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Don't care	GTUPSR = 0000 0C00h GTDNSR = 0000 0000h
Low	↓		
↑	Low		
↓	High	Up-counting	
High	↓	Don't care	
Low	↑		
↑	High		
↓	Low	Up-counting	

n = 0 to 3

↑: Rising edge

↓: Falling edge




Figure 26.96 Example of setting procedure for the phase counting mode 5 (n = 0 to 3)

Table 26.19 Up-counting and down-counting conditions for the phase counting mode 5

GTIOCnA pin input	GTIOCnB pin input	Operation	Setting of register
High	↑	Don't care	GTUPSR = 0000 C000h GTDNSR = 0000 0000h
Low	↓	Up-counting	
↑	Low	Don't care	
↓	High		
High	↓	Up-counting	
Low	↑	Don't care	
↑	High		
↓	Low		

n = 0 to 3

↑: Rising edge

↓: Falling edge

26.4 Interrupt Sources

26.4.1 Interrupt Sources and Priorities

There are three kinds of interrupt sources; GTCCRm register (m =A to F) input capture/compare match, GTCNT counter overflow (GTPR register compare match)/underflow, and dead time error.
Each interrupt source has its own status flag and control bit for generating interrupt request signals, where the generation of interrupt request signals can be enabled or disabled individually.
When an interrupt source condition is satisfied, an interrupt request is generated if the corresponding interrupt request enable or disable bit is 1.
For details, refer to section 15, Interrupt Controller (ICUD). Table 26.20 shows a list of GPTW interrupt sources.

Table 26.20 GPTW Interrupt Sources

Channel	Name	Interrupt Source
GPTWn	GTCIAn	GTCCRA register input capture/compare match
	GTCIBn	GTCCRB register input capture/compare match
	GTCICn	GTCCRC register compare match
	GTCIDn	GTCCRD register compare match
	GDTEn	Dead time error
	GTCIEn	GTCCRE register compare match
	GTCIFn	GTCCRF register compare match
	GTCIVn	GTCNT counter overflow (GTPR register compare match)
	GTCIUn	GTCNT counter underflow

n = 0 to 3

(1) GTCIAn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTA bit is 1, an interrupt request is generated under the following conditions.

- When the GTCCRA register functions as a compare match register, the GTCNT counter value matches with the GTCCRA register.
- When the GTCCRA register functions as an input capture register, the input-capture signal has caused transfer of the GTCNT counter value to the GTCCRA register.

(2) GTCIBn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTB bit is 1, an interrupt request is generated under the following conditions.

- When the GTCCRB register functions as a compare match register, the GTCNT counter value matches with the GTCCRB register.
- When the GTCCRB register functions as an input capture register, the input-capture signal has caused transfer of the GTCNT counter value to the GTCCRB register.

(3) GTCICn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTC bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRC register functions as a compare match register, the GTCNT counter value matches with the GTCCRC register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)

- GTBER.CCRA[1:0] bits = 01b, 10b, 11b (buffer operation with the GTCCRC register)

(4) GTCIDn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTD bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRD register functions as a compare match register, the GTCNT counter value matches with the GTCCRD register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] bits = 10b, 11b (buffer operation with the GTCCRD register)

(5) GTCIEn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTE bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRE register functions as a compare match register, the GTCNT counter value matches with the GTCCRE register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] bits = 01b, 10b, 11b (buffer operation with the GTCCRE register)

(6) GTCIFn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTF bit is 1, an interrupt request is generated under the following condition.

- When the GTCCRF register functions as a compare match register, the GTCNT counter value matches with the GTCCRF register.

A compare match is not performed and thus interrupt is not requested under the following conditions.

- GTCR.MD[2:0] bits = 001b (sawtooth-wave one-shot pulse mode)
- GTCR.MD[2:0] bits = 110b (triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] bits = 01b, 10b, 11b (buffer operation with the GTCCRF register)

(7) GTCIVn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTPR[0] bit is 1, an interrupt request is generated under the following conditions.

- In sawtooth-wave mode, interrupt requests are enabled at overflows (GTCNT counter value changes from GTPR register value to 0 during up-counting).
- In triangle-wave mode, interrupt requests are enabled at crests (GTCNT counter value changes from GTPR register value to GTPR register value minus 1).
- In count operation by a hardware source, interrupt requests are enabled at overflows (GTCNT counter value changes from GTPR register value to 0 during up-counting).

(8) GTCIUn Interrupt (n = 0 to 3)

When the GTINTAD.GTINTPR[1] bit is 1, an interrupt request is generated under the following conditions.

- In sawtooth-wave mode, interrupt requests are enabled at underflows (GTCNT counter value changes from 0 to GTPR register value during down-counting).
- In triangle-wave mode, interrupt requests are enabled at troughs (GTCNT counter value changes from 0 to 1).

- In count operation by a hardware source, interrupt requests are enabled at underflows (GTCNT counter value changes from 0 to GTPR register value during down-counting).

(9) GDTEn Interrupt (n = 0 to 3)

When automatic dead time setting has been made, the GTST.DTEF flag becomes 1 when the timer output toggle point with dead time added exceeds the count period. If GTINTAD.GRPDTE is 1 at this time, a dead time error interrupt request (GDTE) is generated.
In addition, when the timer output toggle point with dead time added is back within the count period, the GTST.DTEF flag changes from 1 to 0.

Table 26.21 Relationship between Interrupt Signals and Interrupt Enable Bits

Interrupt Signal	Interrupt Enable Bit
GTCIAn	GTINTAD.GTINTA bit
GTCIBn	GTINTAD.GTINTB bit
GTCICn	GTINTAD.GTINTC bit
GTCIDn	GTINTAD.GTINTD bit
GDTEn	GTINTAD.GRPDTE bit
GTCIEn	GTINTAD.GTINTE bit
GTCIFn	GTINTAD.GTINTF bit
GTCIVn	GTINTAD.GTINTPR[1:0] bits
GTCIUn	

n = 0 to 3

26.4.2 DMAC/DTC Activation

The DMAC and DTC can be triggered by the interrupt request in each channel. For details, see section 15, Interrupt Controller (ICUD), section 18, DMA Controller (DMACAa), section 20, Data Transfer Controller (DTCb).

26.4.3 Interrupt and A/D Conversion Start Request Skipping Function

26.4.3.1 Interrupt Skipping Function by GTITC Register

By setting the GTITC register, the GTCNT counter overflow (GTPR register compare match) interrupt (GTCIV) and underflow interrupt (GTCIVU) can be skipped. Other interrupts and A/D converter start request signals can be skipped in coordination with the GTCIV/GTCIU skipping function. However, the dead time error interrupts cannot be linked with the GTCIV/GTCIU skipping function.

The interrupt skipping function is related only to the GTITC register setting, and is not related to setting of the GTINTAD register interrupt enable bit.

When both troughs and crests are counted and skipped in triangle-wave mode, if the number of times of skipping is odd, GTCIV/GTCIU interrupt requests cannot be generated at troughs only or at crests only depending on the skipping counter start timing. Therefore, in order to count both troughs and crests and generate the GTCIV/GTCIU interrupts at troughs only or crests only in triangle-wave mode, the number of times of skipping should be even.

Similarly, in sawtooth-wave mode, when both overflows and underflows are counted and skipped with the count direction changed, GTCIV/GTCIU interrupt requests cannot be generated at overflows only or at underflows only. Therefore, in order to count both overflows and underflows with the count direction changed and generate the GTCIV/GTCIU interrupts at overflows only or underflows only in sawtooth-wave mode, the skipping state should be carefully checked before using.

When changing the skipping count, be sure to release the skipping count setting (GTITC.IVTC[1:0] bits = 00b).

Figure 26.97 to Figure 26.102 show examples of skipping function operation.




Figure 26.97 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Crests, Skipping Count: 2)




Figure 26.98 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Troughs, Skipping Count: 3)




Figure 26.99 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Both Troughs and Crests, Skipping Count: 4)




Figure 26.100 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Both Troughs and Crests, Skipping Count: 3, Skipping Started at Up-Counting)




Figure 26.101 Example of Interrupt Skipping Function Operation (Triangle Waves, Counting and Skipping Both Troughs and Crests, Skipping Count: 3, Skipping Started at Down-Counting)




Figure 26.102 Example of Interrupt Skipping Function Operation (Sawtooth Waves, Operation with Count Direction Changed, Counting and Skipping Both Overflows and Underflows, Skipping Count: 4)

26.4.3.2 Extended Interrupt Skipping Function

Overflow/underflow interrupt, compare match/input capture interrupt, A/D converter start request, and buffer transfer can be skipped by counting the GTCNT counter overflow or underflow based on settings of the GTEITC, GTEITLI1, GTEITLI2 and GTEITLB registers. A dead time error interrupt cannot be skipped.

Overflow/underflow interrupt, compare match/input capture interrupt, A/D converter start request, and buffer transfer can individually be set for skipping and the skipping period using the GTEITLI1, GTEITLI2, and GTEITLB registers. The skipping period is set, related to the operation of the two independent extended interrupt skipping counters (EITCNT1[3:0] and EITCNT2[3:0] bits in the GTEITC registers), as a period that either of the counter value for such skipping counters is other than 0 or other than the skipping count. The skipping period can also be set as a period that the both skipping counters are set as other than 0 or other than the skipping count for the counter value.

Figure 26.103 shows the counter operation for interrupt skipping by the GTITC register and extended interrupt skipping.

The counter operation for extended interrupt skipping is set by the GTEITC register.

The EITCNT1[3:0] bits count the count source (in Figure 26.103, a crest is selected) selected by the extended interrupt counter 1 count source select bit (EIVTC1[1:0] bits) when the initial value is set for 0, and repeat the count operation which returns to 0 when the skipping count (in Figure 26.103, count is 2) set by the extended interrupt skipping 1 skipping count setting bit (EIVTT1[3:0] bits) is achieved.

The EITCNT2[3:0] bits can set the initial value, count the count source (in Figure 26.103, a trough is selected) selected by the extended interrupt counter 2 count source select bit (EIVTC2[1:0] bits), and repeat the count operation which return to 0 when the skipping count (in Figure 26.103, count is 2) set by the EIVTT2[3:0] bits is achieved. The initial value is set when the GTEITC register is written by the access of upper 16 bits or 32 bits and when the written value to the EIVTC2[1:0] bits is other than 00b, while the setting for the extended interrupt skipping counter 2 is not in counting (EIVTC2[1:0] bits are 00b).

When the initial value is set, the written value to the extended interrupt skipping counter 2 initial value bit (EITCNT2IV[3:0] bits) is set as the initial value for the EITCNT2[3:0] bits.

The extended interrupt skipping counter starts up-counting at the first count clock after the setting is modified from not counting to counting.

The interrupt skipping count counter (GTST.ITCNT[2:0] bits) by the GTITC register is reset to 000b when the GTCNT counter operation is stopped: however, the EITCNT1[3:0] and EITCNT2[3:0] bits which are an extended interrupt skipping function retain the value even after the GTCNT counter operation is stopped, and the counting can be resumed from the value before the counter is stopped. When values for the EITCNT1[3:0] and EITCNT2[3:0] bits are to be reset (0000b), set the EIVTC1[1:0] and EIVTC2[1:0] bits to the setting for not counting (not skipping) (00b).

When the skipping count is to be changed, change the count after stopping the skipping counter operation (set either of the EIVTC1[1:0] bit or the EIVTC2[1:0] bit to 00b).




Figure 26.103 Counter Operation for Interrupt Skipping

Interrupt skipping by the GTEITLI1 register and A/D conversion start request skipping by the GTEITLI2 register can be performed simultaneously with interrupt skipping by the GTITC register. A skipping period at this time is represented by ORed skipping periods of respective registers.
Figure 26.104 shows corresponding interrupt skipping operations by different registers are performed simultaneously.




Figure 26.104 Example of Interrupt Skipping Operation (Skipping by the GTITC Register: Counting Crests, Extended Interrupt Skipping: EIVTC1[1:0] bits = 00b, EIVTC2[1:0] bits = 01b, EITLV[2:0] bits = 010b)

Skipping of ELC event source outputs corresponding to interrupts for which skipping can be set up in the GTEITLI1 register is only based on the settings of the GTITC register and the extended interrupt skipping register, and has no connection with the setting of the interrupt enable bit in the GTINTAD register. The interrupt enable bit is used only for the interrupt signal output after skipping.
When A/D converter start request skipping which can be set by the GTEITLI2 register is performed, the ELC event output depend on the A/D converter start request enable bit in the GTINTAD register. All the operations by A/D converter start request which are set as disable by the GTINTAD register is not performed.
A buffer transfer skipping by the GTEITLB register is performed in all of buffer operation which is enabled in the GTBER and GTDTCR registers, or all buffer operations performed by sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3.
An interrupt skipping and a buffer transfer skipping are operated individually. An interrupt output without performing a buffer transferred performing a buffer transfer without an interrupt output can also be operated.
Figure 26.105 to Figure 26.112 show examples of skipping function operation.




Figure 26.105 Example of Extended Interrupt Skipping Function (Triangle Waves, Counting Crests, Extended Interrupt Skipping 1 Skipping Count: 2, Counting Troughs, Extended Interrupt Skipping 2 Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 0)




Figure 26.106 Example of Extended Interrupt Skipping Function (Triangle Waves, Count Crests by the Extended Interrupt Skipping 1 with Skipping Count: 2, Count Troughs by the Extended Interrupt Skipping 2 with Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 1)




Figure 26.107 Example of Extended Interrupt Skipping Function Operation (Triangle Waves, Counting Crests, Extended Interrupt Skipping 1 Skipping Count: 1, Counting Crests, Extended Interrupt Skipping 2 Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as 0)




Figure 26.108 Example of Extended Interrupt Skipping Function Operation (Triangle Waves, Counting Crests, Extended Interrupt Skipping 1 Skipping Count: 1, Counting Crests, Extended Interrupt Skipping 2 Skipping Count: 2, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as GTEITC.EIVTTk bit.)




Figure 26.109 Example of Extended Interrupt Skipping Function Operation (Triangle Waves, Counting both Crests and Troughs, Extended Interrupt Skipping 1 Skipping Count: 2, Counting both Crests and Troughs, Extended Interrupt Skipping 2 Skipping Count: 4, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as 0)




Figure 26.110 Example of Extended Interrupt Skipping Function Operation (Triangle Waves, Counting both Crests and Troughs, Extended Interrupt Skipping 1 Skipping Count: 2, Counting both Crests and Troughs, Extended Interrupt Skipping 2 Skipping Count: 4, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as GTEITC.EIVTTk bit.)




Figure 26.111 Example of Extended Interrupt Skipping Function Operation (Up-Counting in Sawtooth Waves, Counting Overflow, Extended Interrupt Skipping 1 Skipping Count: 2, Counting Overflow, Extended Interrupt Skipping 2 Skipping Count: 3, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as 0)




Figure 26.112 Example of Extended Interrupt Skipping Function Operation (Up-Counting Sawtooth Waves, Counting Overflow, Extended Interrupt Skipping 1 Skipping Count: 2, Counting Overflow, Extended Interrupt Skipping 2 Skipping Count: 3, Extended Interrupt Skipping Counter 2 Initial Value: 0, Skipped in the Period other than GTEITC.EITCNTk bits (k = 1, 2) as GTEITC.EIVTTk bit.)

Figure 26.113 shows an example of the extended interrupt skipping operation on the input capture. When the setting is for the input capture operation setting (GTCR.ICDS bit = 0) at count stop of the GTCNT counter, the interrupt by the input capture and the extended skipping on buffer transfer is enabled even at count stop of the GTCNT counter.
When the input capture is generated at count stop of the GTCNT counter by setting the ICDS bit as 0, an interrupt and a buffer transfer are skipped if the skipping counter value is the same with the skipping period set in a corresponding interrupt function select bit.




Figure 26.113 Example of Input Capture Operation in the Extended Interrupt Skipping Function Operation (Up-Counting Sawtooth Waves, Counting Overflow, Extended Interrupt Skipping 1 Skipping Count: 2, Skipped in the Period other than the EITCNT1 as 0, Input Capture at the Input Rising)

Figure 26.114 shows an example for setting the extended interrupt skipping.

The extended interrupt skipping counter 2 initial value is set by the written value to the ETICNT2IV[3:0] bits which is applied to change the setting from not counting the extended interrupt skipping counter 2 count source (GTEITC.EIVTC2[1:0] bits = 00b) to counting (EIVTC2[1:0] bits = other than 00b). Writing to the extended interrupt skipping counter 2 initial value bit (ETICNT2IV[3:0] bits) is performed only when the setting of the above mentioned extended interrupt skipping counter 2 initial value is written.




Figure 26.114 Example for Setting the Extended Interrupt Skipping

26.5 A/D Converter Start Request

An A/D converter start request can be issued at a compare match between the GTCNT counter and the GTADTRA or GTADTRB register, up-counting only, down-counting only, or both up-counting and down-counting can be specified by setting the GTINTAD register.

During event count operation, the A/D converter start request cannot be generated.

The A/D converter start request is not output directly to the A/D converter but output the event signal to the ELC.

The GTADTRA and GTADTRB registers each has two buffer registers. Buffer operation with the GTADTRA register used together with the GTADTBRA and GTADTDBRA registers, and buffer operation with the GTADTRB register used together with the GTADTBRB and GTADTDBRB registers can be performed.

The timing of the generation of requests to start A/D conversion can be monitored by an external pin. When the A/D converter start request signal to be monitored is selected in the GTADSMR.ADSMSk bit (k = 0, 1) and when the output is enabled in the ADSMENk bit, a signal is output synchronized with a cycle frame of the timer used to generate the A/D converter start request signal, of which the output is driven high at the generation of the A/D converter start request signal by the GTADSMk pin, or at the end of the cycle of which the output is driven low. When a signal to request the start of A/D conversion is generated at the end of the cycle, the generation of this signal has priority in terms of monitoring output and the output remains at the high level till the end of the next cycle. The registers (GTADTRA and GTADTRB) that are sources of generating the A/D converter start request signals and their counting directions can be checked by the A/D converter start request flags (ADTRAUF, ADTRADF, ADTRBUF, and ADTRBDF) in the GTST register. When the output of the same A/D converter start request signal monitoring output is enabled for multiple channels, ORed signals will be output from the GPTW.

Figure 26.115 shows an example of A/D converter start request operation, Figure 26.116 shows example for setting A/D converter start request operation, and Figure 26.117 shows an example for A/D converter start request timing operation.

Figure 26.117 shows an example of the output of A/D conversion start request A by the ELC as start source 0 for the A/D converter. The A/D conversion start request A signal is output by the ELC in response to a match in comparison with the GTADTRA register. The A/D conversion start request A signal is synchronized with PCLKA. The ELC receives the signal in synchronization with PCLKB, and then outputs the A/D converter start source 0 signal after 1 cycle of the PCLKB has elapsed.




Figure 26.115 Example of A/D Converter Start Request Timing Operation (Triangle Waves, Double Buffer Operation, Buffer Transfer at Both Troughs and Crests, A/D Converter Start Requested by GTADTRA Register at Both Up-Counting and Down-Counting, A/D Converter Start Requested by GTADTRB Register at Down-Counting, Monitoring of the GTADTRA Register Up-Counting by the GTADSM0 Pin, Monitoring of the GTADTRB Register Down-Counting by the GTADSM1 Pin)




Figure 26.116 Example for Setting A/D Converter Start Request Operation




Figure 26.117 Example of A/D Converter Start Request Timing Operation

26.6 Operations Linked by the ELC

26.6.1 Event Signal Output to the ELC

GPTW is capable of operation linked with another module set in advance when its interrupt request signal is used as an event signal by the event link controller (ELC).
The event signal can be output regardless of the setting of the corresponding interrupt request enable bits except the A/D converter start request.
The A/D converter start request during up-counting/down-counting can be enabled/disabled individually with the A/D converter start request enable bit to output to the ELC.
The corresponding channels respectively have 10 event signals to the ELC in the GPTW, and they are shown below. A dead time error interrupt does not have a corresponding event signal.

- Generation of compare match A interrupt
- Generation of compare match B interrupt
- Generation of compare match C interrupt
- Generation of compare match D interrupt
- Generation of compare match E interrupt
- Generation of compare match F interrupt
- Generation of overflow interrupt
- Generation of underflow interrupt
- Generation of A/D converter start request A
- Generation of A/D converter start request B

26.6.2 GPTW Operations in Response to Receiving Event Signals from the ELC

The GPTW can perform the following operations by the signals for sources A to H which are output from the ELC. Each signal is provided to all channels. Select an event source for a desired operation by a relevant source select register in a channel.

- Operation of count start/count stop/counter clearing
- Operation of up-counting/down-counting
- Operation of input capture A and B

Refer to operation by hardware sources in section 26.3.1.1, Counter Operation for respective operations.

26.7 Noise Filter Function

Each pin for use in input capture to the GPTW is equipped with a noise filter. The noise filter samples input signals at the sampling clock and removes the pulses of which length is less than three sampling periods.
The noise filter functionality includes enabling and disabling of the noise filter for each pin and setting of the sampling clock for each channel.
Figure 26.118 shows the timing of noise filtering.




Figure 26.118 Timing of Noise Filtering

If noise filtering is enabled, input capture operation is performed on the edges of noise-filtered signal after a delay of (minimum sampling interval × 2 + PCLKA) due to noise filtering for the input capture input.

26.8 Protection Function

26.8.1 Write-Protection for Registers

In order to avoid incorrect writing to registers, write access to registers can be enabled or disabled per channel by setting the GTWP.WP bit for the given channel.
The WP bits enable or disable writing to the registered are listed below.
GTSSR, GTPSR, GTCSR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTITC, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTPDBR, GTADTRA, GTADTBRA, GTADTDBRA, GTADTRB, GTADTBRB, GTADTDBRB, GTDTCR, GTDVU, GTDVD, GTDBU, GTDBD, GTSOS, GTSOTR, GTADSMR, GTEITC, GTEITLI1, GTEITLI2, GTEITLB
Every bit in registers GTSTR, GTSTP, and GTCLR, which can update the corresponding registers in other channels and can be updated by any of the corresponding registers in other channels conversely, can be protected by setting the GTWP.STRWP, STPWP, and CLRWP bits, respectively, per channel.
Likewise, writing to the GTSECSR and GTSECR registers, which can control all channels by writing to the GTSECSR and GTSECR registers of a given channel, can by enabled or disabled by the setting of the GTWP.CMNWP bit.
Protection by the GTWP register only targets writing operation by the CPU. Updating the register generated in related to the CPU writing is not protected.

26.8.2 Disabling of Buffer Operation

If the timing of buffer register write is too late for the buffer transfer timing, buffer operation can be suspended with setting the BD[0], BD[1], BD[2], and BD[3] bits in the GTBER resister.
Specifically, buffer transfer can be temporarily disabled, even though a buffer transfer condition is generated during buffer register write, by setting the BD[0], BD[1], BD[2], and BD[3] bits to 1 (buffer operation disabled) before buffer register write, and setting the bits to 0 (buffer operation enabled) after completion of writing to all the buffer registers.
The BD[0], BD[1], BD[2], and BD[3] bits can be set on channel basis by writing directly to the GTBER register or can be set simultaneously by setting the GTSECR register for multiple channels which were set by the GTSECSR register.
Figure 26.119 shows an example of operation for disabling buffer operation, and Figure 26.120 shows an example of operation for simultaneously disabling buffer operation for multiple channels using channel 0 to 2.




Figure 26.119 Example of Operation for Disabling Buffer Operation (Triangle Waves, Double Buffer Operation, Buffer Transfer at Both Troughs and Crests)

26.8.2.1 Simultaneous Control of Buffer Operations of Multiple Channels

The GTBER.BD bit can be set by writing directly to the GTBER register per channel or by making settings in the GTSECR register for multiple channels that have already set in the GTSECSR register.
Follow the procedure below to simultaneously set the GTBER.BD bits of multiple channels.

(1) Select the channels for simultaneously setting of the GTSECSR register

Set the GTSECSR register so that the values at the bit positions for the corresponding channels for simultaneously setting of the GTBER.BD bits become 1. All GTSECSR registers can be updated by writing to the GTSECSR register of any channel.

(2) Simultaneously set the GTBER.BD bits by updating the GTSECR register

In the GTSECR register, set the operation of the GTBER.BD bits (enabling or disabling of buffer operation) which are to be simultaneously set. Writing to a GTSECR register from any channel updates the GTBER.BD bits in all channels corresponding to the bits set as 1 in the GTSECSR register, in accordance with the value of the GTSECR register. Figure 26.120 shows an example of simultaneously controlling the enabling or disabling of buffer operation for multiple channels.




Figure 26.120 Example of Multiple Channel Operation for Disabling Buffer Operation (Triangle Waves, Double Buffer Operation)

26.8.2.2 Repeated Double-Buffered Operation When Disabling GTCCR Buffer Transfer

When a GTBER.DBRTECm (m = A, B) bit is set to 1 in sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3, transfer from the intermediate buffer to the GTCCRm (m = A, B) register is repeated on a cyclic basis even while buffer transfer is disabled by the setting of the GTBER.BD[0] bit or by the buffer transfer extended skipping function.

(1) In sawtooth-wave one-shot pulse mode

In sawtooth-wave one-shot pulse mode, the compare match value for the first half of a waveform is stored in temporary register x (x = C, E) as the intermediate buffer for the GTCCRx (x = C, E) register and the compare match value for the second half of a waveform is stored in temporary register m (m = A, B) as the intermediate buffer for the GTCCRy (y = D, F) register, respectively, for compare match values during repeated buffer operation, and the given values are alternately transferred to the GTCCRm (m = A, B) registers.

Table 26.22 lists the types of buffer transfer of the GTCCR register during counting in sawtooth-wave one-shot pulse mode. While counting is stopped, the setting of the value in the temporary register is transferred through forcible buffer transfer.

In forcible buffer transfer, the values of the GTCCRy (y = D, F) registers are transferred to temporary registers m (m = A, B), and the values of the GTCCRx (x = C, E) are transferred to temporary registers x (x = C, E), when the setting of the corresponding GTBER.DBRTECm (m = A, B) bit is 1, respectively.

When the setting of the GTBER.DBRTECm (m = A, B) bit is 1, values written by the CPU to the GTCCRm (m = A, B) registers are reflected as the values of temporary registers x (x = C, E).

Table 26.22 GTCCR Buffer Operation in Sawtooth-Wave One-Shot Pulse Mode

		Timing of transfer				
GTBER.DBRTECm	**Buffer transfer**	**GTCCRx ↓ GTCCRm**	**GTCCRx ↓ Temporary register x**	**Temporary register x ↓ GTCCRm**	**GTCCRy ↓ Temporary register m**	**Temporary register m ↓ GTCCRm**
0	Transfer-enabled period	Overflow or underflow	No transfer	No transfer	Overflow or underflow	GTCCRm compare match
	Transfer-disabled period	No transfer	No transfer	No transfer	No transfer	No transfer
1	Transfer-enabled period	Overflow or underflow	Overflow or underflow	No transfer	Overflow or underflow	GTCCRm compare match
	Transfer-disabled period	No transfer	No transfer	Overflow or underflow	No transfer	GTCCRm compare match

Figure 26.121 shows the operation of generating transfer-disabled period by extended buffer transfer skipping as an example of repeated double buffer operations when the GTCCR buffer transfer disabled in sawtooth-wave one-shot pulse mode.

Figure 26.122 shows the operation of generating transfer-disabled period by updating the GTBER.BD[0] bit as an example of repeated double-buffer operations when the GTCCR buffer transfer is disabled in sawtooth-wave one-shot pulse mode.




Figure 26.121 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Sawtooth-Wave One-Shot Pulse Mode, Using Extended Buffer Transfer Skipping, GTBER.BD[0] is Constantly 0)




Figure 26.122 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Sawtooth-Wave One-Shot Pulse Mode, Updating the GTBER.BD[0] Bit)

(2) In triangle-wave PWM mode 3

In triangle-wave PWM mode 3, the compare match value for the first half of a waveform is stored in the temporary register x (x = C, E) as the intermediate buffer for the GTCCRx (x = C, E) register and the compare match value for the second half of a waveform is stored in temporary register m (m = A, B) as the intermediate buffer for the GTCCRy (y = D, F) register, respectively, for compare match values during repeated buffer operation, and the given values are alternately transferred to the GTCCRm (m = A, B) register.
Table 26.23 lists the types of buffer transfer of the GTCCR register during counting operation in triangle-wave PWM mode 3.
While counting is stopped, the setting of the value in the temporary register is transferred through forcible buffer transfer. In forcible buffer transfer, the values of the GTCCRy (y = D, F) registers are transferred to temporary registers m (m = A, B), and the values of the GTCCRx (x = C, E) are transferred to temporary registers x (x = C, E), when the setting of the corresponding GTBER.DBRTECm (m = A, B) bit is 1, respectively.
When the setting of the GTBER.DBRTECm (m = A, B) bit is set to 1, values written by the CPU to the GTCCRm (m = A, B) registers are reflected as the values of temporary registers x (x = C, E).

Table 26.23 GTCCR Buffer Operation in Triangle-Wave PWM Mode 3

		Timing of transfer				
GTBER.DBRTECm	**Buffer transfer**	**GTCCRx ↓ GTCCRm**	**GTCCRx ↓ Temporary register x**	**Temporary register x ↓ GTCCRm**	**GTCCRy ↓ Temporary register m**	**Temporary register m ↓ GTCCRm**
0	Transfer-enabled period	Trough	No transfer	No transfer	Trough	Crest
	Transfer-disabled period	No transfer	No transfer	No transfer	No transfer	No transfer
1	Transfer-enabled period	Trough	Trough	No transfer	Trough	Crest
	Transfer-disabled period	No transfer	No transfer	Trough	No transfer	Crest

Figure 26.123 shows the operation of generating transfer-disabled period by extended buffer transfer skipping as an example of repeated double buffer operations when the GTCCR buffer transfer disabled in triangle-wave PWM mode 3.
Figure 26.124 shows the operation of generating transfer-disabled period by updating the GTBER.BD[0] bit as an example of repeated double-buffer operations when the GTCCR buffer transfer is disabled in triangle-wave PWM mode 3.




Figure 26.123 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Triangle-Wave PWM Mode 3, Using Extended Buffer Transfer Skipping, GTBER.BD[0] is Constantly 0)




Figure 26.124 Example of Repeated Double-Buffer Operation When GTCCR Buffer Transfer is Disabled (Triangle-Wave PWM Mode 3, Updating the GTBER.BD[0] Bit)

26.8.3 GTIOCnm Pin Output Negate Control (n = 0 to 3; m = A, B)

For protection from system failure, the output negate control which changes the GTIOCnm pin output forcibly by the output stop request from the POEG is provided.

Output protection is required when a dead-time error or the same output level being on the GTIOCnA and GTIOCnB pins is detected. At that time, the detection of disabling of output is output to the group of the POEG set in the GTINTAD.GRP[1:0] bits based on the setting of the output disable detection enable bits, i.e. the GRPDTE, GRPABH, and GRPABL bits in the GTINTAD register. The POEG takes the logical OR of detection of the types described above and other forms of detection of the disabling of output, and outputs requests for the disabling of output to the GPTW. By setting the GTINTAD.GRP[1:0] bits, one output stop request can be selected out of four output stop requests which are input from the POEG as output stop request signal common in the GTIOCnA and GTIOCnB pins. Selected output stop request can be checked by reading the GTST.ODF flag.

The states of outputs at the time of control for their negation can be set with the GTIOR.OADF[1:0] bits for the GTIOCnA pin and with the GTIOR.OBDF[1:0] bits for the GTIOCnB pin.

Transition to the output negate condition by generating the output stop request from the POEG is performed asynchronously, while a release from the output negate condition by making the output stop request no longer satisfied is performed at the end of the cycle. It is after 3 PCLKA at shortest when the output negate condition is released after the output stop request becomes no longer satisfied. To reliably control output negation, clear the flag of POEG for which the condition for the request to disable the output is no longer satisfied after 4 cycles of PCLKA.

To release the output stop condition during event count operation or without waiting the end of the cycle, set the OADF[1:0] bits to 00b for the GTIOCnA pin, and set the OBDF[1:0] bits to 00b for the GTIOCnB pin.

Figure 26.125 shows the output negate control operation for the GTIOCnm pin output.




Figure 26.125 Example of Operation for GTIOCnm Pin Output Negate Control (Sawtooth-Wave Up-Counting, Buffer Operation, Active Level: High Output at GTCCRA Register Compare Match, Low Output at the End of the Cycle) and Low Output at Output Negate) (n = 0 to 3; m = A, B)

26.8.4 Output Protection Function for GTIOCnm Pin Output (n = 0 to 3; m = A, B)

To prepare for a case when an incorrect value (0000 0000h or a value greater than or equal to the GTPR register value) is set in the GTCCRA register, the output protection function for the GTIOCnm pin output (disabling function) is activated when the automatic dead time is set (GTDTCR.TDE bit = 1) in triangle-wave PWM mode.
The status of the output protection function can be read from the GTSOS.SOS[1:0] bits.
Figure 26.126 shows the output protection function state transition.





Figure 26.126 Output Protection Function

(1) Output Protection Function when the GTCCRA Register is Set to 0000 0000h during Buffer Transfer

Figure 26.127 and Figure 26.128 show examples of output protection function operation when the GTCCRA register is set to 0000 0000h during buffer transfer at troughs, and Figure 26.129 and Figure 26.130 show examples when the GTCCRA register is set to 0000 0000h during buffer transfer at crests.



(1) Normal operation period: Toggle output due to a compare match is performed normally.
(2) Transition period: When GTCCRA register = 0 is detected in the trough, the output protection status changes to SOS[1:0] bits = 01b, and toggle output is continued up to the next crest.
(3) Output holding period: The output is held while GTCCRA register = 0.
(4) Recovery period: When 0 < GTCCRA register < GTPR register is detected in the trough, the output protection status changes to SOS[1:0] bits = 00b, and holding output is maintained up to the next crest.
(5) Normal operation period: Toggle output due to a compare match is performed normally.

Figure 26.127 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Troughs (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 3)




Figure 26.128 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Troughs (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Crests, Active Level: Low) (n = 0 to 3)





Figure 26.129 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Crests (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 3)




(1) Normal operation period: Toggle output due to a compare match is performed normally.
(2) Transition period: When GTCCRA register = 0 is detected in the trough, the output protection status changes to SOS[1:0] bits = 01b, and toggle output is continued up to the next crest.
(3) Output holding period: The output is held while GTCCRA register = 0.
(4) Normal operation period: When 0 < GTCCRA register < GTPR register is detected in the crest, the output protection status changes to SOS[1:0] bits = 00b, and toggle output due to a compare match is performed normally.

Figure 26.130 Example of Output Protection Function Operation When the GTCCRA Register is Set to 0000 0000h during Buffer Transfer at Crests (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Crests, Active Level: Low) (n = 0 to 3)


(2) Output Protection Function when GTCCRA Register ≥ GTPR Register is Set during Buffer Transfer at Troughs

Figure 26.131 and Figure 26.132 show examples of output protection function operation when GTCCRA register ≥ GTPR register is set during buffer transfer at troughs.



(1) Normal operation period: Toggle output due to a compare match is performed normally.
(2) Output holding period: When GTCCRA register ≥ GTPR register is detected in the trough, the output protection status changes to SOS[1:0] bits = 10b, and the output is held while GTCCRA register ≥ GTPR register.
(3) Normal operation period: When 0 < GTCCRA register < GTPR register is detected in the trough, the output protection status changes to SOS[1:0] bits = 00b, ant toggle output due to a compare match is performed normally.

Figure 26.131 Example of Output Protection Function Operation When GTCCRA Register ≥ GTPR Register is set during Buffer Transfer at Troughs (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 3)




(1) Normal operation period: Toggle output due to a compare match is performed normally.
(2) Output holding period: When GTCCRA register ≥ GTPR register is detected in the trough, the output protection status changes to SOS[1:0] bits = 10b, and the output is held while GTCCRA register ≥ GTPR register.
(3) Recovery period: When 0 < GTCCRA register < GTPR register is detected in the crest, the output protection status changes to OS[1:0] bits = 00b, and holding output is maintained up to the next trough.
(4) Normal operation period: Toggle output due to a compare match is performed normally.

Figure 26.132 Example of Output Protection Function Operation When GTCCRA Register ≥ GTPR Register is Set during Buffer Transfer at Troughs (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Crests, Active Level: Low) (n = 0 to 3)


(3) Output Protection Function when GTCCRA Register ≥ GTPR Register is Set during Buffer Transfer at Crests

Figure 26.133 and Figure 26.134 show examples of output protection function operation when GTCCRA register ≥ GTPR register is set during buffer transfer at crests.



(1) Normal operation period: Toggle output due to a compare match is performed normally.
(2) Output holding period: When GTCCRA register ≥ GTPR register is detected in the crest, the output protection status changes to SOS[1:0] bits = 11b, and the output is held while GTCCRA register ≥ GTPR register.
(3) Normal operation period: When 0 < GTCCRA register < GTPR register is detected in the crest, the output protection status changes to SOS[1:0] bits = 00b, and toggle output due to a compare match is performed normally.

Figure 26.133 Example of Output Protection Function Operation When GTCCRA Register ≥ GTPR Register is Set during Buffer Transfer at Crests (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Crests, Active Level: Low) (n = 0 to 3)



(1) Normal operation period: Toggle output due to a compare match is performed normally.
(2) Output holding period: When GTCCRA register ≥ GTPR register is detected in the crest, the output protection status changes to SOS[1:0] bits = 11b, and the output is held while GTCCRA register ≥ GTPR register.
(3) Recovery period: When 0 < GTCCRA register < GTPR register is detected in the trough, the output protection status changes to SOS[1:0] bits = 00b, and holding output is maintained up to the next crest.
(4) Normal operation period: Toggle output due to a compare match is performed normally.

Figure 26.134 Example of Output Protection Function Operation When GTCCRA Register ≥ GTPR Register is Set during Buffer Transfer at Crests (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 3)


(4) Restricted Specification of Output Protection Function

Even if an incorrect value (0000 0000h or a value greater than or equal to the GTPR register value) is set in the GTCCRA register during count operation, the output protection functions in a specific way such that one of the positive- and negative-phase outputs becomes non-active. However, the output protection does not operate normally.

- When the GTCCRA register value at the start of count operation is greater than 0000 0000h, and less than the setting value of the GTPR register

(5) Temporary Release of Output Protection Function

When the GTSOS.SOS[1:0] bits = 10b (protected state in which GTCCRA register ≥ GTPR register has occurred during transfer at trough), the protected state of the GTIOCnB pin output can be temporarily released by setting the GTSOTR.SOTR bit to 1. The SOS[1:0] bits retain 10b even if the output protection function is released.
When the SOTR bit is set to 0, the GTIOCnB pin output protection can be restarted.
Figure 26.135 shows an example of the operation of temporary release of output protection when the setting of the GTCCRA register ≥ GTPR register during buffer transfer at troughs.



(1) Normal operation period: Toggle output due to a compare match is performed normally.
(2) Output holding period: When GTCCRA register ≥ GTPR register is detected in the trough, the output protection status changes to SOS[1:0] bits = 10b, and the output is held while GTCCRA register ≥ GTPR register.
Even when the SOTR bit is set to 1, the GTIOCnB pin output is held until the first trough.
(3) Output protection temporary release period: After the SOTR bit is set to 1, the GTIOCnB pin output is performed normally from the first trough.
(4) Output holding period: The output is held until 0 < GTCCRA register < GTPR register is detected in the tough.
(5) Normal operation period: When 0 < GTCCRA register < GTPR register is detected in the trough, the output protection status changes to SOS[1:0] bits = 00b, and toggle output due to a compare match is performed normally.

Figure 26.135 Example of the Operation of Temporary Release of Output Protection When the Setting of the GTCCRA Register ≥ GTPR Register during Buffer Transfer at Troughs (Restored to 0 < GTCCRA Register < GTPR Register during Buffer Transfer at Troughs, Active Level: Low) (n = 0 to 3)

26.9 Initialization Method of Output Pins

26.9.1 Pin Settings after Reset

The GPTW registers are initialized at a reset. Initialize the GPTW for output to the external pins by making the port mode settings and setting the OAE and OBE bits in the GTIOR register, and then start the counter counting.




Figure 26.136 Example of Pin Settings after Reset (n = 0 to 3)

26.9.2 Pin Initialization Due to Error during Operation

If an error occurs during GPTW operation, the following four types of pin processing can be performed before pin initialization.

(1) Set OAHLD and OBHLD bits in the GTIOR register to 1 and retain the outputs at count stop.
(2) Set OAHLD and OBHLD bits to 0, specify arbitrary output values at OADFLT and OBDFLT bits in the GTIOR register, and output the arbitrary values at count stop.
(3) Set the pin to output an arbitrary value as a general output port by setting the PDR, PODR, and PMR registers of the I/O port in advance. Set the OAE and OBE bits in the GTIOR register to 0 and the control bit in PMR register that corresponds to the pin to 0 to allow the arbitrary values to be output from the pin set as a general output port when an error occurs.
(4) Drive the output to a high impedance state using the POEG function.

When automatic dead time setting has been made, set the GTDTCR.TDE bit to 0 once after counting is stopped.
When counting is stopped, only the values of registers that are changed by a GPTW external source will change. If counting is resumed, operation will carry on from where it was stopped.
If counting was stopped, registers should be initialized before counting is started.

26.10 Usage Notes

26.10.1 Module Stop Function Setting

Operation of the GPTW can be disabled or enabled by the module stop control register. The initial setting is for operation of the GPTW to be halted. Register access is enabled by clearing module stop state. For details, see section 11, Low Power Consumption.

26.10.2 Settings of the GTCCRm Register during Compare Match Operation (m = A to F)

(1) When Automatic Dead Time Setting has been Made in Triangle-Wave PWM Mode

The GTCCRA register should satisfy the following conditions:

GTCCRA register > GTDVU register,
GTCCRA register > GTDVD register, and
GTCCRA register < GTPR register.

When the GTCCRA register is set to 0000 0000h or a value greater than or equal to the GTPR register value during count operation, the output protection function is activated.
However, if the following conditions are not satisfied, the output protection does not operate normally.

- When the GTCCRA register value at the start of count operation is 0000 0001h or greater, and less than the setting value of the GTPR register

For details, refer to section 26.8.4, Output Protection Function for GTIOCnm Pin Output (n = 0 to 3; m = A, B).

(2) When Automatic Dead Time Setting has not been Made in Triangle-Wave PWM Mode

Set a value greater than 0000 0000h, and less than the setting value of the GTPR register in the GTCCRA register. When 0000 0000h or the same value as that of the GTPR register is set in the GTCCRA register, compare match is generated in one cycle only when [GTCCRA register = 0000 0000h] or [GTCCRA register = GTPR register] is met. Furthermore, a value exceeding the setting value of the GTPR register is set in the GTCCRA register, compare match does not occur. Similarly, set a value greater than 0000 0000h, and less than the setting value of the GTPR register in the GTCCRB register. When 0000 0000h or the same value as that of the GTPR register is set in the GTCCRB register, compare match is generated in one cycle only when [GTCCRB register = 0000 0000h] or [GTCCRB register = GTPR register] is met. Furthermore, a value exceeding the setting value of the GTPR register is set in the GTCCRB register, compare match does not occur.

(3) When Automatic Dead Time Setting has been Made in Sawtooth-Wave One-Shot Pulse Mode

The GTCCRC and GTCCRD registers should be set to satisfy the following restrictions. If the restrictions are not satisfied, correct output waveforms with secured dead time may not be obtained.

- In up-counting:
  GTCCRC register < GTCCRD register
  GTCCRC register > GTDVU register
  GTCCRD register < GTPR register – GTDVD register
- In down-counting:
  GTCCRC register > GTCCRD register
  GTCCRC register < GTPR register – GTDVU register
  GTCCRD register > GTDVD register

(4) When Automatic Dead Time Setting has not been Made in Sawtooth-Wave One-Shot Pulse Mode

The GTCCRC and GTCCRD registers should be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: 0 < GTCCRC register < GTCCRD register < GTPR register
- In down-counting: GTPR register > GTCCRC register > GTCCRD register > 0

Similarly, GTCCRE and GTCCRF registers should be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: 0 < GTCCRE register < GTCCRF register < GTPR register
- In down-counting: GTPR register > GTCCRE register > GTCCRF register > 0

(5) In Sawtooth-Wave PWM Mode

The GTCCRA register should be set with the range of 0000 0000h < GTCCRA register < GTPR register. If GTCCRA register = 0000 0000h or GTCCRA register = GTPR register is set, a compare match occurs within the cycle only when GTCCRA register = 0000 0000h or GTCCRA register = GTPR register is satisfied. If GTCCRA register > GTPR register is set, no compare match occurs.
Similarly, GTCCRB register should be set with the range of 0000 0000h < GTCCRB register < GTPR register. If GTCCRB register = 0000 0000h or GTCCRB register = GTPR register is set, a compare match occurs within the cycle only when GTCCRB register = 0000 0000h or GTCCRB register = GTPR register is satisfied. If GTCCRB register > GTPR register is set, no compare match occurs.

26.10.3 Setting Range of the GTCNT Counter

Set the range of the GTCNT counter within the range of 0 ≤ GTCNT counter ≤ GTPR register.

26.10.4 The GTCNT Counter Start/Stop

The GTCNT counter start/stop control by the GTCR.CST bit is synchronized with the count clock selected by the GTCR.TPCS[3:0] bits. Since the GTCNT counter starts or stops after one count clock cycle selected by the TPCS[3:0] bits following the CST bit updating, events until the GTCNT counter actually starts are ignored, where events may be accepted and the interrupt may be generated after the CST bit becomes 0.

26.10.5 Order of Priority in Events

(1) GTCNT Counter

Order of priority in events to update the GTCNT counter is shown below.

Table 26.24 Order of Priority in Updating GTCNT Counter

The GTCNT counter updating source	Order of priority
CPU writing (GTCNT counter writing/GTCLR register writing)	High
Clearing by a hardware source set by the GTCSR register	↑
Up-counting/down-counting by a hardware source set by the GTUPSR and GTDNSR registers	↑
Count operation	Low

In case of contention between up-counting by the GTUPSR register and down-counting by the GTDNSR register, the counter value is not updated.
When updating of the GTCNT counter conflicts with reading by the CPU, the value before updating is reflected.

(2) The GTCR.CST Bit

In case that start/stop by a hardware source set by the GTSSR and GTPSR registers conflicts with the CPU writing (GTCR register writing/GTSTR register writing /GTSTP register writing), the CPU writing takes priority.
In case of contention between start by a hardware source set by the GTSSR register and stop by a hardware source set by the GTPSR register, the state of the CST bit does not change.
In case of contention between the CST bit updating and the CPU reading (GTCR register reading/GTSTR register reading /GTSTP register reading), data before updating is read.

(3) GTCCRm Register (m = A to F)

In case of contention between the GTCCRm register writing and an input capture/buffer transfer, an input capture/buffer transfer takes priority over the GTCCRm register writing.
In case that an input capture conflicts with the CPU writing or the counter updating by a hardware source, the counter value before updating is captured.
In case of contention between the GTCCRm register updating and the CPU reading, data before updating is read.

(4) GTPR Register

In case of contention between a buffer transfer and the GTPR register writing, the GTPR register writing takes priority over a buffer transfer.
In case of contention between the GTPR register updating and the CPU reading, data before updating is read.

(5) GTADTRm Register (m = A, B)

In case of contention between a buffer transfer and the GTADTRm register writing, the GTADTRm register writing takes priority over a buffer transfer.
In case of contention between the GTADTRm register updating and the CPU reading, data before updating is read.

(6) GTDVm Register (m = U, D)

In case of contention between a buffer transfer and the GTDVm register writing, the GTDVm register writing takes priority over a buffer transfer.
In case of contention between the GTDVm register updating and the CPU reading, data before updating is read.

27. GPTW Port Output Enable (POEG)

27.1 Overview

The POEG issues requests to stop output from output pins of the general PWM timer (GPTW). The combination of output pins of the POEG to be disabled can be specified from any channel of the GPTW.
Select the method of detection for stopping the output from the list below.

- Input level detection of the GTETRGn pin (n = A to D)
- Detection from the GPTW to stop output
- Detection of stopping of oscillation by the oscillation stop detection circuit for the main clock
- Register setting

The GTETRGn pin can be used for output to the external trigger input pins of the GPTW.
Table 27.1 shows specifications, Figure 27.1 shows a schematic view of the system, Figure 27.2 shows a block diagram, and Table 27.2 shows input pins.

Table 27.1 POEG Specifications

Item	Description
Request of output stopping in response to input level detection	• The request to stop output is issued to the GPTW when a POEGGn.PIDF flag is set in response to the detection of input of the selected level on the corresponding GTETRGn pin (n = A to D).
Requests to stop output in the form of an output stopping signal from the GPTW	• The request to stop output is issued to the GPTW when the GPTW detects the active level (high or low) on the GTIOCA and GTIOCB pins at the same time while the corresponding POEGGn.IOCF flag is set. • The request to stop output is issued to the GPTW when the GPTW detects a dead-time error while the corresponding POEGGn.IOCF flag is set.
Requests to stop output in response to detecting the stopping of oscillation	A request to stop output is issued to the GPTW when the oscillation stop detection circuit for the main clock detects the stopping of oscillation while the corresponding POEGGn.OSTPF flag is set.
Requests by software to stop output	The request to stop output is issued to the GPTW when the software sets the POEGGn.SSF flag.
Interrupt	• An interrupt is generated in response to the request to stop output in the form of the POEGGn.PIDF flag. • An interrupt is generated in response to the request to stop output in the form of the POEGGn.IOCF flag.
External trigger output to the GPTW	The GTETRGn pin is used for output as external triggers.
Noise removal	• Each GTETRGn pin has a digital noise filter. • Three types of sampling clock are selectable for the filter.




Figure 27.1 Schematic View of the POEG System




Figure 27.2 POEG Block Diagram

Table 27.2 POEG I/O Pins

Pin Name	I/O	Function
GTETRGA	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin A
GTETRGB	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin B
GTETRGC	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin C
GTETRGD	Input	Output disable detection signal for GPTW output pin and GPTW external trigger input pin D

27.2 Register Descriptions

27.2.1 POEG Group n Setting Register (POEGGn) (n = A to D)

Address(es): POEG.POEGGA 0009 E000h, POEG.POEGGB 0009 E100h, POEG.POEGGC 0009 E200h, POEG.POEGGD 0009 E300h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	NFCS[1:0]		NFEN	INV	—	—	—	—	—	—	—	—	—	—	—	ST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	OSTPE	IOCE	PIDE	SSF	OSTPF	IOCF	PIDF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIDF	Port Input Detection Flag	0: The selected input level was not detected on the GTETRGn pin 1: The selected input level was detected on the GTETRGn pin	R/(W) *1
b1	IOCF	GPTW Output Stop Request Detection Flag	0: Stopping of GPTW output was not detected 1: Stopping of GPTW output was detected	R/(W) *1
b2	OSTPF	Oscillation Stop Detection Flag	0: Stopping of oscillation was not detected 1: Stopping of oscillation was detected	R/(W) *1
b3	SSF	Software Stop Flag	0: Software has not stopped output 1: Software has stopped output	R/W
b4	PIDE	Port Input Detection Enable	0: Detection of input levels on the corresponding GTETRGn pin is disabled 1: Detection of input levels on the corresponding GTETRGn pin is enabled	R/W*2
b5	IOCE	GPTW Output Stop Request Enable	0: Detection of stopping of output from the GPTW is disabled 1: Detection of stopping of output from the GPTW is enabled	R/W*2
b6	OSTPE	Enable Stopping Output on Stopping of Oscillation	0: Detection of stopping of oscillation is disabled 1: Detection of stopping of oscillation is enabled	R/W*2
b15 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	ST	GTETRGn Input Status Flag	0: The corresponding external trigger for output to the GPTW is 0 1: The corresponding external trigger for output to the GPTW is 1	R
b27 to b17	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b28	INV	GTETRGn Input Inverting	0: Input on the GTETRGn pin is not inverted 1: Input on the GTETRGn pin is inverted	R/W
b29	NFEN	Noise filter Enable	0: Digital noise filter on the GTETRGn pin is disabled 1: Digital noise filter on the GTETRGn pin is enabled	R/W
b31, b30	NFCS[1:0]	Noise filter Clock Select	b31 b30 0 0: Samples the input level of GTETRGn pin three times per PCLKB/1 clock 0 1: Samples the input level of GTETRGn pin three times per PCLKB/8 clock 1 0: Samples the input level of GTETRGn pin three times per PCLKB/32 clock 1 1: Samples the input level of GTETRGn pin three times per PCLKB/128 clock	R/W

Note 1. Only 0 to clear the flag can be written.
Note 2. This bit can be written only once after resetting.

The POEGGn register (n = A to D) controls requests for stopping output and an external trigger for the GPTW based in response to the detection of various signals.

SSF Flag (Software Stop Flag)

Writing 1 to the SSF flag leads to a request to stop output being issued to the GPTW, and writing 0 to the flag releases the GPTW from the request to stop output. In addition, requests to stop output issued by software can be monitored by reading the flag.

27.3 Operation

27.3.1 Request to Stop Output in Response to Detection of Input Level on the Corresponding GTETRGn Pin (n = A to D)

Output stopping request: requests in response to setting of the POEGGn.PIDF flag (n = A to D).
The input set in the POEGGn register (inversion or non-inversion set in the INV bit, filtering enabled or disabled by the NFEN bit, sample clock for filtering set in the NFCS[1:0] bits) is detected while the POEGGn.PIDE bit is 1. After the POEGGn.PIDF flag is set to 1 in response to this, the request to disable output is issued per group to each channel of the GPTW. To de-assert the request signal for stopping output, clear the POEGGn.PIDF flag. For cancelling requests to stop output, refer to section 27.3.5, Cancelling Requests to Stop Output.

27.3.1.1 Digital Noise Filter

Each GTETRGn pin input has a digital noise filter. Figure 27.3 shows the operation example in detection of the high level with the use of the filter. When the digital noise filter is enabled (POEGGn.NFEN bit = 1) and the high level is detected 3 consecutive times with the sampling clock cycle selected by the POEGGn.NFCS[1:0] bits while inverted or non-inverted according to the setting of the POEGGn.INV bit, this is regarded as detection of the high level, and the request to stop output is issued to the GPTW.
At this time, if the low level is detected even once in the sequence, it is not regarded as detection of the high level. In addition, changes in the levels on pins GTETRGA through GTETRGD are ignored while the sampling clock is not being output.
Digital noise filters can be used with requests to stop output in response to setting of the POEGGn.PIDF flags (n = A to D) and the output of external triggers to the GPTW.




Figure 27.3 Example for Operation of Digital Noise Filter

27.3.2 Requests to Stop Output in Response to Detection of Output Stopping form GPTW

When any among a dead-time error or simultaneous high- or low-level output from the GPTW is detected, the corresponding POEGGn.IOCF flag is set to 1 and the request to stop output per group is issued to each channel in the GPTW. To cancel a request to stop output, clear the given POEGGn.IOCF flag. For details, refer to section 27.3.5, Cancelling Requests to Stop Output.

To detect any among a dead-time error or simultaneous high- or low-level output from the GPTW, detection of output stopping must be permitted in the GRPDTE, GRPABH, and GRPABL bits of the given GPTWn.GTINTAD register. Specify the group of the GPTW for which stopping is to be detected in the GPTWn.GTINTAD.GRP[1:0] bits. For details, refer to section 26.2.15, General PWM Timer Interrupt Output Setting Register (GTINTAD).

27.3.3 Requests to Stop Output by Oscillation Stop Detection

When the circuit for detecting stopping of oscillation by the main clock oscillator detects the stopping of the oscillation while a POEGGn.OSTPE bit is 1, the POEGGn.OSTPF flag is set to 1 and a request to stop output per group is issued to each channel of the GPTW. To cancel the request to stop output, clear the POEGGn.OSTPF flag. For details, refer to ssection 27.3.5, Cancelling Requests to Stop Output.

27.3.4 Requests to Stop Output by a Register

Writing 1 to the software stop flag (POEGGn.SSF) leads to a request to stop output per group to each channel in the GPTW. To release from the request to disable output, clear the POEGGn.SSF flag. For details, refer to section 27.3.5, Cancelling Requests to Stop Output.

27.3.5 Cancelling Requests to Stop Output

Requests to stop output are cancelled in any of the following two ways.

(1) Cancellation by a reset (return to the initial state)

(2) Cancellation by clearing all flags in the POEGGn register

(1) Cancellation by a reset

Any type of reset can cancel a request to stop output. For details, refer to section 6, Resets.

(2) Cancellation by clearing all flags in the POEGGn register

- POEGGn.PIDF
- POEGGn.IOCF
- POEGGn.OSTPF
- POEGGn.SSF

Cancellation of the request is taken into the GPTW at the end of the cycle of counting by the GPTW, and the output pins are released from being stopped no less than 3 PCLKA cycles from that time. Figure 27.4 shows the timing of release from the output-stopped state. To clear each of the flags, read the status flag for each source to check that the source condition is not being detected, and then write 0. Sources cannot be cleared even if the flag is cleared in the detected state. Status flags for the respective sources are listed below.

- Detection of input level — POEGGn.ST (GTETRGn input status flag)
- Oscillation stop detection — OSTDSR.OSTDF (oscillation stop detection flag)
- Stopping detection from the GPTW — GPTWn.GTST.DTEF (dead time error flag)
  GPTWn.GTST.OABLF (simultaneous low output flag)
  GPTWn.GTST.OABHF (simultaneous high output flag)




Figure 27.4 Timing of Re-enabling Output from the GPTW Output Pins Following Cancellation of a Request to Stop Output

27.4 Interrupt Sources

The POEG generates interrupts for the interrupt controller when any of the following is detected.

- Detection of level of input, indicated by the POEGGn.PIDF flag
- Detection of stopping of output from the GPTW, indicated by the POEGGn.IOCF flag

Table 27.3 shows interrupt sources and conditions.

Table 27.3 Interrupt sources and conditions

Interrupt Source	Symbol	Corresponding Flag	Trigger Condition
POEG Group A Interrupt	POEGGAI	POEGGA.IOCF	Detection of stopping of output from the GPTW
		POEGGA.PIDF	Detection of the level input from the GTETRGA pin
POEG Group B Interrupt	POEGGBI	POEGGB.IOCF	Detection of stopping of output from the GPTW
		POEGGB.PIDF	Detection of the level input from the GTETRGB pin
POEG Group C Interrupt	POEGGCI	POEGGC.IOCF	Detection of stopping of output from the GPTW
		POEGGC.PIDF	Detection of the level input from the GTETRGC pin
POEG Group D Interrupt	POEGGDI	POEGGD.IOCF	Detection of stopping of output from the GPTW
		POEGGD.PIDF	Detection of the level input from the GTETRGD pin

27.5 External Trigger Output to GPTW

The POEG outputs the inputs on the GTETRGn pin (n = A to D) as external trigger signals. The external trigger signals can be monitored by the POEGGn.ST flag via active-sense selection and digital noise filtering. The GPTW can function as follows in response to external trigger signals.

- Count start
- Count stop
- Counter clearing
- Up-counting
- Down-counting
- Input capture

For details of the above functions, refer to section 26, General PWM Timer (GPTW).

27.6 Usage Notes

27.6.1 Transitions to Low-Power Consumption Mode

When the POEG is used, it should not be transitioned to software standby or deep software standby modes. In this mode, the stopping of output cannot be requested since the POEG is stopped.

27.6.2 Setting the Function for Stopping the Module

The module-stop control register can be set to enable or disable operation of the POEG. The POEG is stopped immediately after a reset. Registers of the POEG become accessible following release from the module-stopped state. For details, refer to section 11, Low Power Consumption. The module-stop bit for the POEG also stops and starts the GPTW.

27.6.3 Duplication of Requests to Stop Output

Note that requests to stop output will not be cancelled when a corresponding flag is set stop output in response to detection. Request signals to stop output in response to flag setting are obtained as the logical OR of the corresponding detection signals for stopping output.

28. 16-Bit Timer Pulse Unit (TPUa)

This MCU has on-chip 16-bit timer pulse units (TPU) comprising six-channel 16-bit timers.
In this section, “PCLK” is used to refer to PCLKB.

28.1 Overview

Specifications of the TPU are listed in Table 28.1. Functions of TPU are listed in Table 28.2.
Figure 28.1 shows a block diagram of TPU.

Table 28.1 Specifications of TPU

Item	Description
Pulse input/output	Maximum 16
Count clocks	Seven or eight types are provided for each channel.
Settable operations	• Waveform output at compare match • Input capture function (noise filters can be set) • Counter clear operation • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous clearing by compare match and input capture • Synchronous input/output for registers by counter synchronous operation • Maximum of 15-phase PWM output by combination with synchronous operation • Cascaded operation
TPU0 and TPU3	Buffer operation can be set.
TPU1, TPU2, TPU4, and TPU5	Phase counting mode can be set.
Interrupt sources	26 sources
Buffer operation	Automatic transfer of register data
Generation of trigger	Programmable pulse generator (PPG) output trigger can be generated.
	Conversion start trigger for the A/D converter can be generated.
Event linking (output)	Six types of event signal can be output to the ELC. • Compare match A (TPU0 to TPU3) • Compare match B (TPU0 to TPU3) • Compare match C (TPU0, TPU3) • Compare match D (TPU0, TPU3) • Overflow (TPU0 to TPU3) • Underflow (TPU1, TPU2)
Event linking (input)	Any of the three operations in response to event input is possible. • Starting counts (TPU0 to TPU3) • Restarting counts (TPU0 to TPU3) • Input capture operation (TPU0 to TPU3)
Low power consumption function	Module stop state can be set.

Table 28.2 TPU Functions (1/2)

Item		TPU0	TPU1	TPU2	TPU3	TPU4	TPU5
Count clocks		PCLK/1 PCLK/4 PCLK/16 PCLK/64 TCLKA TCLKB TCLKC TCLKD	PCLK/1 PCLK/4 PCLK/16 PCLK/64 PCLK/256 TCLKA TCLKB	PCLK/1 PCLK/4 PCLK/16 PCLK/64 PCLK/1024 TCLKA TCLKB TCLKC	PCLK/1 PCLK/4 PCLK/16 PCLK/64 PCLK/256 PCLK/1024 PCLK/4096 TCLKA	PCLK/1 PCLK/4 PCLK/16 PCLK/64 PCLK/1024 TCLKA TCLKC	PCLK/1 PCLK/4 PCLK/16 PCLK/64 PCLK/256 TCLKA TCLKC TCLKD
External clocks for phase counting mode		Not possible	TCLKA TCLKB	TCLKC TCLKD	Not possible	TCLKC TCLKD	TCLKA TCLKB
Timer general registers		TGRA TGRB TGRC*1 TGRD*1	TGRA TGRB	TGRA TGRB	TGRA TGRB TGRC*1 TGRD*1	TGRA TGRB	TGRA TGRB
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4	TIOCA5 TIOCB5
Counter clear function (y = A to D)		TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture
Compare match output	Low output	Possible	Possible	Possible	Possible	Possible	Possible
	High output	Possible	Possible	Possible	Possible	Possible	Possible
	Toggle output	Possible	Possible	Possible	Possible	Possible	Possible
Input capture function		Possible	Possible	Possible	Possible	Possible	Possible
Synchronous operation		Possible	Possible	Possible	Possible	Possible	Possible
PWM mode		Possible	Possible	Possible	Possible	Possible	Possible
Phase counting mode		Not possible	Possible	Possible	Not possible	Possible	Possible
Buffer operation		Possible	Not possible	Not possible	Possible	Not possible	Not possible
DTC activation (y = A to D)		TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture	TGRy compare match or input capture
DMAC activation		TGRA compare match or input capture	TGRA compare match or input capture	TGRA compare match or input capture	TGRA compare match or input capture	TGRA compare match or input capture	TGRA compare match or input capture
A/D conversion start trigger		TGRA compare match or input capture	TGRA compare match or input capture	TGRA compare match or input capture	TGRA compare match or input capture	TGRA compare match or input capture	Not possible
PPG trigger		TGRA/TGRB compare match or input capture	TGRA/TGRB compare match or input capture	TGRA/TGRB compare match or input capture	TGRA/TGRB compare match or input capture	Not possible	Not possible
Interrupt sources		5 sources • Compare match or input capture 0A • Compare match or input capture 0B • Compare match or input capture 0C • Compare match or input capture 0D • Overflow	4 sources • Compare match or input capture 1A • Compare match or input capture 1B • Overflow • Underflow	4 sources • Compare match or input capture 2A • Compare match or input capture 2B • Overflow • Underflow	5 sources • Compare match or input capture 3A • Compare match or input capture 3B • Compare match or input capture 3C • Compare match or input capture 3D • Overflow	4 sources • Compare match or input capture 4A • Compare match or input capture 4B • Overflow • Underflow	4 sources • Compare match or input capture 5A • Compare match or input capture 5B • Overflow • Underflow

Table 28.2 TPU Functions (2/2)

Item	TPU0	TPU1	TPU2	TPU3	TPU4	TPU5
Event linking (output)	5 sources • Compare match 0A • Compare match 0B • Compare match 0C • Compare match 0D • Overflow	4 sources • Compare match 1A • Compare match 1B • Overflow • Underflow	4 sources • Compare match 2A • Compare match 2B • Overflow • Underflow	5 sources • Compare match 3A • Compare match 3B • Compare match 3C • Compare match 3D • Overflow	Not possible	Not possible
Event linking (input)	• Starting counts • Restarting counts • Input capture operation (data is captured in TGRA)	• Starting counts • Restarting counts • Input capture operation (data is captured in TGRA)	• Starting counts • Restarting counts • Input capture operation (data is captured in TGRA)	• Starting counts • Restarting counts • Input capture operation (data is captured in TGRA)	Not possible	Not possible
Module stop setting*2	MSTPCRA.MSTPA13 bit					

Note 1. TGRC and TGRD can be set as a buffer register.
Note 2. For details, see section 11, Low Power Consumption.




Figure 28.1 Block Diagram of TPU

Table 28.3 lists the input/output pins of the TPU.


Table 28.3 Pin Configuration of TPU

Channel	Pin Name	I/O	Description
Common	TCLKA	Input	External clock A input pin (TPU1 and TPU5 phase counting mode A phase input)
	TCLKB	Input	External clock B input pin (TPU1 and TPU5 phase counting mode B phase input)
	TCLKC	Input	External clock C input pin (TPU2 and TPU4 phase counting mode A phase input)
	TCLKD	Input	External clock D input pin (TPU2 and TPU4 phase counting mode B phase input)
TPU0	TIOCA0	I/O	TPU0.TGRA input capture input/output compare output/PWM output pin
	TIOCB0	I/O	TPU0.TGRB input capture input/output compare output/PWM output pin
	TIOCC0	I/O	TPU0.TGRC input capture input/output compare output/PWM output pin
	TIOCD0	I/O	TPU0.TGRD input capture input/output compare output/PWM output pin
TPU1	TIOCA1	I/O	TPU1.TGRA input capture input/output compare output/PWM output pin
	TIOCB1	I/O	TPU1.TGRB input capture input/output compare output/PWM output pin
TPU2	TIOCA2	I/O	TPU2.TGRA input capture input/output compare output/PWM output pin
	TIOCB2	I/O	TPU2.TGRB input capture input/output compare output/PWM output pin
TPU3	TIOCA3	I/O	TPU3.TGRA input capture input/output compare output/PWM output pin
	TIOCB3	I/O	TPU3.TGRB input capture input/output compare output/PWM output pin
	TIOCC3	I/O	TPU3.TGRC input capture input/output compare output/PWM output pin
	TIOCD3	I/O	TPU3.TGRD input capture input/output compare output/PWM output pin
TPU4	TIOCA4	I/O	TPU4.TGRA input capture input/output compare output/PWM output pin
	TIOCB4	I/O	TPU4.TGRB input capture input/output compare output/PWM output pin
TPU5	TIOCA5	I/O	TPU5.TGRA input capture input/output compare output/PWM output pin
	TIOCB5	I/O	TPU5.TGRB input capture input/output compare output/PWM output pin

28.2 Register Descriptions

28.2.1 Timer Control Register (TCR)

Address(es): TPU0.TCR 0008 8110h, TPU1.TCR 0008 8120h, TPU2.TCR 0008 8130h, TPU3.TCR 0008 8140h, TPU4.TCR 0008 8150h, TPU5.TCR 0008 8160h



Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC[2:0]	Timer Prescaler Select	See Table 28.4 to Table 28.9.	R/W
b4, b3	CKEG[1:0]	Input Clock Edge Select	See Table 28.10.	R/W
b7 to b5	CCLR[2:0]	Counter Clear Source Select*1	See Table 28.11 and Table 28.12.	R/W

Note 1. Bit 7 is reserved in TPU1, TPU2, TPU4, and TPU5. These bits are read as 0. The write value should be 0.

TPUm.TCR settings should be made while TPUm.TCNT operation is stopped.

TPSC[2:0] Bits (Timer Prescaler Select)

These bits select the TCNT clock. The clock source can be selected independently for each channel.
To select the external clock as the clock source, set the bit in the port direction register (PDR) for the corresponding pin to 0 (input port), and set the bit in the port mode register (PMR) to 1 (uses the pin as an I/O port for peripheral functions). For details, see section 22, I/O Ports.

CKEG[1:0] Bits (Input Clock Edge Select)

These bits select the input clock edge.
When the internal clock is counted using both edges, the input clock period is halved (e.g. Both edges of PCLK/4 = PCLK/2 rising edge).
Internal clock edge selection is valid when the input clock is PCLK/4 or slower. This setting is ignored if the input clock is PCLK/1, or when overflow/underflow of another channel is selected.

Table 28.4 Bits TPSC[2:0] (TPU0)

Channel	Bits TPSC[2:0]			Description
	b2	b1	b0	
TPU0	0	0	0	Internal clock: counts on PCLK/1
	0	0	1	Internal clock: counts on PCLK/4
	0	1	0	Internal clock: counts on PCLK/16
	0	1	1	Internal clock: counts on PCLK/64
	1	0	0	External clock: counts on TCLKA pin input
	1	0	1	External clock: counts on TCLKB pin input
	1	1	0	External clock: counts on TCLKC pin input
	1	1	1	External clock: counts on TCLKD pin input

Table 28.5 Bits TPSC[2:0] (TPU1)

Channel	Bits TPSC[2:0]			Description
	b2	b1	b0	
TPU1	0	0	0	Internal clock: counts on PCLK/1
	0	0	1	Internal clock: counts on PCLK/4
	0	1	0	Internal clock: counts on PCLK/16
	0	1	1	Internal clock: counts on PCLK/64
	1	0	0	External clock: counts on TCLKA pin input
	1	0	1	External clock: counts on TCLKB pin input
	1	1	0	Internal clock: counts on PCLK/256
	1	1	1	Counts on TPU2.TCNT overflow/underflow

Note: This setting is invalid when TPU1 is in phase counting mode.

Table 28.6 Bits TPSC[2:0] (TPU2)

Channel	Bits TPSC[2:0]			Description
	b2	b1	b0	
TPU2	0	0	0	Internal clock: counts on PCLK/1
	0	0	1	Internal clock: counts on PCLK/4
	0	1	0	Internal clock: counts on PCLK/16
	0	1	1	Internal clock: counts on PCLK/64
	1	0	0	External clock: counts on TCLKA pin input
	1	0	1	External clock: counts on TCLKB pin input
	1	1	0	External clock: counts on TCLKC pin input
	1	1	1	Internal clock: counts on PCLK/1024

Note: This setting is invalid when TPU2 is in phase counting mode.

Table 28.7 Bits TPSC[2:0] (TPU3)

Channel	Bits TPSC[2:0]			Description
	b2	b1	b0	
TPU3	0	0	0	Internal clock: counts on PCLK/1
	0	0	1	Internal clock: counts on PCLK/4
	0	1	0	Internal clock: counts on PCLK/16
	0	1	1	Internal clock: counts on PCLK/64
	1	0	0	External clock: counts on TCLKA pin input
	1	0	1	Internal clock: counts on PCLK/1024
	1	1	0	Internal clock: counts on PCLK/256
	1	1	1	Internal clock: counts on PCLK/4096

Table 28.8 Bits TPSC[2:0] (TPU4)

Channel	Bits TPSC[2:0]			Description
	b2	b1	b0	
TPU4	0	0	0	Internal clock: counts on PCLK/1
	0	0	1	Internal clock: counts on PCLK/4
	0	1	0	Internal clock: counts on PCLK/16
	0	1	1	Internal clock: counts on PCLK/64
	1	0	0	External clock: counts on TCLKA pin input
	1	0	1	External clock: counts on TCLKC pin input
	1	1	0	Internal clock: counts on PCLK/1024
	1	1	1	Counts on TPU5.TCNT overflow/underflow

Note: This setting is invalid when TPU4 is in phase counting mode.

Table 28.9 Bits TPSC[2:0] (TPU5)

Channel	Bits TPSC[2:0]			Description
	b2	b1	b0	
TPU5	0	0	0	Internal clock: counts on PCLK/1
	0	0	1	Internal clock: counts on PCLK/4
	0	1	0	Internal clock: counts on PCLK/16
	0	1	1	Internal clock: counts on PCLK/64
	1	0	0	External clock: counts on TCLKA pin input
	1	0	1	External clock: counts on TCLKC pin input
	1	1	0	Internal clock: counts on PCLK/256
	1	1	1	External clock: counts on TCLKD pin input

Note: This setting is invalid when TPU5 is in phase counting mode.

Table 28.10 Bits CKEG[1:0]

Bits CKEG[1:0]		Input Clock	
b4	b3	Internal Clock	External clock
0	0	Counted at falling edge	Counted at rising edge
0	1	Counted at rising edge	Counted at falling edge
1	0	Counted at both edges	Counted at both edges
1	1	Counted at both edges	Counted at both edges

Table 28.11 Bits CCLR[2:0] (TPU0, TPU3)

Channel	Bits CCLR[2:0]			Description
	b7	b6	b5	
TPU0, TPU3	0	0	0	TCNT clearing disabled
	0	0	1	TCNT cleared by TGRA compare match/input capture
	0	1	0	TCNT cleared by TGRB compare match/input capture
	0	1	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*2
	1	0	0	TCNT clearing disabled
	1	0	1	TCNT cleared by TGRC compare match/input capture*1
	1	1	0	TCNT cleared by TGRD compare match/input capture*1
	1	1	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*2

Note 1. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.
Note 2. Synchronous operation is selected by setting the TPUA.TSYR.SYNCj bit (j = 0, 3) to 1.

Table 28.12 Bits CCLR[2:0] (TPU1, TPU2, TPU4, TPU5)

Channel	Bits CCLR[2:0]			Description
	b7*1	b6	b5	
TPU1, TPU2, TPU4, TPU5	0	0	0	TCNT clearing disabled
	0	0	1	TCNT cleared by TGRA compare match/input capture
	0	1	0	TCNT cleared by TGRB compare match/input capture
	0	1	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*2
	1	0	0	Setting prohibited
	1	0	1	Setting prohibited
	1	1	0	Setting prohibited
	1	1	1	Setting prohibited

Note 1. This bit is reserved in TPU1, TPU2, TPU4, and TPU5. This bit is read as 0. The write value should be 0.
Note 2. Synchronous operation is selected by setting the TPUA.TSYR.SYNCj bit (j = 1, 2, 4, 5) to 1.

28.2.2 Timer Mode Register (TMDR)

Address(es): TPU0.TMDR 0008 8111h, TPU1.TMDR 0008 8121h, TPU2.TMDR 0008 8131h, TPU3.TMDR 0008 8141h, TPU4.TMDR 0008 8151h, TPU5.TMDR 0008 8161h

	b7	b6	b5	b4	b3	b2	b1	b0
	ICSELD	ICSELB	BFB	BFA	MD[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MD[3:0]	Mode Select	b3 b0 0 0 0 0: Normal operation 0 0 0 1: Setting prohibited 0 0 1 0: PWM mode 1 0 0 1 1: PWM mode 2 0 1 0 0: Phase counting mode 1*1 0 1 0 1: Phase counting mode 2*1 0 1 1 0: Phase counting mode 3*1 0 1 1 1: Phase counting mode 4*1 Settings other than above are prohibited.	R/W
b4	BFA	Buffer Operation A*2	0: TPUm.TGRA operates normally 1: TPUm.TGRA and TPUm.TGRC used together for buffer operation (m = 0, 3)	R/W
b5	BFB	Buffer Operation B*2	0: TPUm.TGRB operates normally 1: TPUm.TGRB and TPUm.TGRD used together for buffer operation (m = 0, 3)	R/W
b6	ICSELB	TGRB Input Capture Input Select	0: Input capture input source is TIOCBn pin 1: Input capture input source is TIOCAn pin (n = 0 to 5)	R/W
b7	ICSELD	TGRD Input Capture Input Select*2	0: Input capture input source is TIOCDn pin 1: Input capture input source is TIOCCn pin (n = 0, 3)	R/W

Note 1. Phase counting mode cannot be set for TPU0 and TPU3. A 0 should be written to bit 2 for them.
Note 2. These bits are reserved in TPU1, TPU2, TPU4, and TPU5. These bits are read as 0. The write value should be 0.

TPUm.TMDR settings should be made while TPUm.TCNT operation is stopped.

BFA Bit (Buffer Operation A)

Specifies whether TPUm.TGRA (m = 0, 3) is to normally operate, or TPUm.TGRA and TPUm.TGRC (m = 0, 3) are to be used together for buffer operation.
When TGRC is used as a buffer register, TGRC input capture/output compare is not generated.

BFB Bit (Buffer Operation B)

Specifies whether TPUm.TGRB (m = 0, 3) is to normally operate, or TPUm.TGRB and TPUm.TGRD (m = 0, 3) are to be used together for buffer operation.
When TGRD is used as a buffer register, TGRD input capture/output compare is not generated.

ICSELB Bit (TGRB Input Capture Input Select)

Selects the input capture input for TPUm.TGRB (m = 0 to 5).
This function allows measurement of high-level width and period of the input pulse on a TIOCAn input pin.

ICSELD Bit (TGRD Input Capture Input Select)

Selects the input capture input for TPUm.TGRD (m = 0, 3).
This function allows measurement of high-level width and period of the input pulse on a TIOCCn input pin.

28.2.3 Timer I/O Control Register (TIORH, TIORL, TIOR)

- TPU0.TIORH, TPU1.TIOR, TPU2.TIOR, TPU3.TIORH, TPU4.TIOR, TPU5.TIOR

Address(es): TPU0.TIORH 0008 8112h, TPU1.TIOR 0008 8122h, TPU2.TIOR 0008 8132h, TPU3.TIORH 0008 8142h, TPU4.TIOR 0008 8152h, TPU5.TIOR 0008 8162h

	b7	b6	b5	b4	b3	b2	b1	b0
	IOB[3:0]				IOA[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	IOA[3:0]	TGRA Control	See Table 28.13 to Table 28.18.*1	R/W
b7 to b4	IOB[3:0]	TGRB Control	See Table 28.13 to Table 28.18.*1	R/W

Note 1. If the IOn[3:0] bit (n = A, B) values are changed to output disabled (0000b or 0100b) during low/high/toggle output on compare match, the TIOCAn/TIOCBn pin (n = 0 to 5) is placed in high impedance state.

- TPU0.TIORL, TPU3.TIORL

Address(es): TPU0.TIORL 0008 8113h, TPU3.TIORL 0008 8143h

	b7	b6	b5	b4	b3	b2	b1	b0
	IOD[3:0]				IOC[3:0]			
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	IOC[3:0]	TGRC Control	See Table 28.19 and Table 28.20.*1	R/W
b7 to b4	IOD[3:0]	TGRD Control	See Table 28.19 and Table 28.20.*1	R/W

Note 1. If the IOn[3:0] bit (n = C, D) values are changed to output disabled (0000b or 0100b) during low/high/toggle output on compare match, the TIOCCn/TIOCDn pin (n = 0, 3) is placed in high impedance state.

TPU has two TIORH registers, one for TPU0 and TPU3, and two TIORL registers, one for TPU0 and TPU3, and also has four TIOR registers, one for TPU1, TPU2, TPU4, and TPU5. Thus the TPU has eight timer I/O control registers in total.

TIORH, TIORL, and TIOR control registers TGRA, TGRB, TGRC, and TGRD.

Note that TIORH, TIORL, and TIOR are affected by the TMDR setting. For details, see Table 28.13 to Table 28.20.

The initial output specified by TIORH, TIORL, and TIOR is valid when the counter is stopped (the TPUA.TSTR.CSTj bit (j = 0 to 5) is cleared to 0). In PWM mode 2, the output at the time when the TCNT is cleared to 0 is specified as the initial output.

When buffer operation has been selected for register TGRC or TGRD, the settings of the IOC[3:0] or IOD[3:0] bits become ineffective, and the TGRC or TGRD register simply operates as a buffer.

To specify the input capture pin in TIORH, TIORL, or TIOR, set the bit in the port direction register (PDR) for the corresponding pin to 0 (input port), and set the bit in the port mode register (PMR) to 1 (uses the pin as an I/O port for peripheral functions). For details, see section 22, I/O Ports.

IOA[3:0] Bits (TGRA Control)

Select the function of TPUm.TGRA (m = 0 to 5).

IOB[3:0] Bits (TGRB Control)

Select the function of TPUm.TGRB (m = 0 to 5).

IOC[3:0] Bits (TGRC Control)

Select the function of TPUm.TGRC (m = 0, 3).

IOD[3:0] Bits (TGRD Control)

Select the function of TPUm.TGRD (m = 0, 3).

Table 28.13 TPU0.TIORH

Bits IOA[3:0]				Description	
b3	b2	b1	b0	TPU0.TGRA Function	TIOCA0 Pin Function and Related Issue
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCA0 pin; input capture at rising edge
1	0	0	1		Capture input source is TIOCA0 pin; input capture at falling edge
1	0	1	x		Capture input source is TIOCA0 pin; input capture at both edges
1	1	x	x		Capture input source is TPU1 count clock; input capture at TPU1.TCNT count-up/ count-down*1

Bits IOB[3:0]				Description	
b7	b6	b5	b4	TPU0.TGRB Function	TIOCB0 Pin Function and Related Issue
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCB0 or TIOCA0 pin*2; input capture at rising edge
1	0	0	1		Capture input source is TIOCB0 or TIOCA0 pin*2; input capture at falling edge
1	0	1	x		Capture input source is TIOCB0 or TIOCA0 pin*2; input capture at both edges
1	1	x	x		Capture input source is TPU1 count clock; input capture at TPU1.TCNT count-up/ count-down*1

x: Don't care

Note 1. When the TPSC[2:0] bits in TPU1.TCR are set to 000b and PCLK/1 is used as the TPU1.TCNT count clock, this setting is invalid and input capture is not generated.

Note 2. Selected by the ICSELB bit in TPU0.TMDR.

Table 28.14 TPU1.TIOR

Bits IOA[3:0]				Description	
b3	**b2**	**b1**	**b0**	**TPU1.TGRA Function**	**TIOCA1 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCA1 pin; input capture at rising edge
1	0	0	1		Capture input source is TIOCA1 pin; input capture at falling edge
1	0	1	x		Capture input source is TIOCA1 pin; input capture at both edges
1	1	x	x		Capture input source is TPU0.TGRA compare match/input capture; input capture at generation of TPU0.TGRA compare match/input capture

Bits IOB[3:0]				Description	
b7	**b6**	**b5**	**b4**	**TPU1.TGRB Function**	**TIOCB1 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCB1 or TIOCA1 pin*1; input capture at rising edge
1	0	0	1		Capture input source is TIOCB1 or TIOCA1 pin*1; input capture at falling edge
1	0	1	x		Capture input source is TIOCB1 or TIOCA1 pin*1; input capture at both edges
1	1	x	x		Capture input source is TPU0.TGRC compare match/input capture; input capture at generation of TPU0.TGRC compare match/input capture

x: Don’t care

Note 1. Selected by the ICSELB bit in TPU1.TMDR.

Table 28.15 TPU2.TIOR

Bits IOA[3:0]				Description	
b3	**b2**	**b1**	**b0**	**TPU2.TGRA Function**	**TIOCA2 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	x	0	0	Input capture register	Capture input source is TIOCA2 pin; input capture at rising edge
1	x	0	1		Capture input source is TIOCA2 pin; input capture at falling edge
1	x	1	x		Capture input source is TIOCA2 pin; input capture at both edges

Bits IOB[3:0]				Description	
b7	**b6**	**b5**	**b4**	**TPU2.TGRB Function**	**TIOCB2 Pin (Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	x	0	0	Input capture register	Capture input source is TIOCB2 or TIOCA2 pin*1; input capture at rising edge
1	x	0	1		Capture input source is TIOCB2 or TIOCA2 pin*1; input capture at falling edge
1	x	1	x		Capture input source is TIOCB2 or TIOCA2 pin*1; input capture at both edges

x: Don’t care

Note 1. Selected by the ICSELB bit in TPU2.TMDR.

Table 28.16 TPU3.TIORH

Bits IOA[3:0]				Description	
b3	**b2**	**b1**	**b0**	**TPU3.TGRA Function**	**TIOCA3 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCA3 pin; input capture at rising edge
1	0	0	1		Capture input source is TIOCA3 pin; input capture at falling edge
1	0	1	x		Capture input source is TIOCA3 pin; input capture at both edges
1	1	x	x		Capture input source is TPU4 count clock; input capture at TPU4.TCNT count-up/ count-down*1

Bits IOB[3:0]				Description	
b7	**b6**	**b5**	**b4**	**TPU3.TGRB Function**	**TIOCB3 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCB3 or TIOCA3 pin*2; input capture at rising edge
1	0	0	1		Capture input source is TIOCB3 or TIOCA3 pin*2; input capture at falling edge
1	0	1	x		Capture input source is TIOCB3 or TIOCA3 pin*2; input capture at both edges
1	1	x	x		Capture input source is TPU4 count clock; input capture at TPU4.TCNT count-up/ count-down*1

x: Don’t care

Note 1. When the TPSC[2:0] bits in TPU4.TCR are set to 000b and PCLK/1 is used as the TPU4.TCNT count clock, this setting is invalid and input capture is not generated.

Note 2. Selected by the ICSELB bit in TPU3.TMDR.

Table 28.17 TPU4.TIOR

Bits IOA[3:0]				Description	
b3	**b2**	**b1**	**b0**	**TPU4.TGRA Function**	**TIOCA4 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCA4 pin; input capture at rising edge
1	0	0	1		Capture input source is TIOCA4 pin; input capture at falling edge
1	0	1	x		Capture input source is TIOCA4 pin; input capture at both edges
1	1	x	x		Capture input source is TPU3.TGRA compare match/input capture; input capture at generation of TPU3.TGRA compare match/input capture

Bits IOB[3:0]				Description	
b7	**b6**	**b5**	**b4**	**TPU4.TGRB Function**	**TIOCB4 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register	Capture input source is TIOCB4 or TIOCA4 pin*1; input capture at rising edge
1	0	0	1		Capture input source is TIOCB4 or TIOCA4 pin*1; input capture at falling edge
1	0	1	x		Capture input source is TIOCB4 or TIOCA4 pin*1; input capture at both edges
1	1	x	x		Capture input source is TPU3.TGRC compare match/input capture; input capture at generation of TPU3.TGRC compare match/input capture

x: Don’t care

Note 1. Selected by the ICSELB bit in TPU4.TMDR.

Table 28.18 TPU5.TIOR

Bits IOA[3:0]				Description	
b3	**b2**	**b1**	**b0**	**TPU5.TGRA Function**	**TIOCA5 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	x	0	0	Input capture register	Capture input source is TIOCA5 pin; input capture at rising edge
1	x	0	1		Capture input source is TIOCA5 pin; input capture at falling edge
1	x	1	x		Capture input source is TIOCA5 pin; input capture at both edges

Bits IOB[3:0]				Description	
b7	**b6**	**b5**	**b4**	**TPU5.TGRB Function**	**TIOCB5 Pin Function and Related Issue**
0	0	0	0	Output compare register	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	x	0	0	Input capture register	Capture input source is TIOCB5 or TIOCA5 pin*1; input capture at rising edge
1	x	0	1		Capture input source is TIOCB5 or TIOCA5 pin*1; input capture at falling edge
1	x	1	x		Capture input source is TIOCB5 or TIOCA5 pin*1; input capture at both edges

x: Don’t care

Note 1. Selected by the ICSELB bit in TPU5.TMDR.

Table 28.19 TPU0.TIORL

Bits IOC[3:0]				Description	
b3	b2	b1	b0	TPU0.TGRC Function	TIOCC0 Pin Function and Related Issue
0	0	0	0	Output compare register*1	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register*1	Capture input source is TIOCC0 pin; input capture at rising edge
1	0	0	1		Capture input source is TIOCC0 pin; input capture at falling edge
1	0	1	x		Capture input source is TIOCC0 pin; input capture at both edges
1	1	x	x		Capture input source is TPU1 count clock; input capture at TPU1.TCNT count-up/ count-down*3

Bits IOD[3:0]				Description	
b7	b6	b5	b4	TPU0.TGRD Function	TIOCD0 Pin Function and Related Issue
0	0	0	0	Output compare register*2	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register*2	Capture input source is TIOCD0 or TIOCC0 pin*4; input capture at rising edge
1	0	0	1		Capture input source is TIOCD0 or TIOCC0 pin*4; input capture at falling edge
1	0	1	x		Capture input source is TIOCD0 or TIOCC0 pin*4; input capture at both edges
1	1	x	x		Capture input source is TPU1 count clock; input capture at TPU1.TCNT count-up/ count-down*3

x: Don’t care

Note 1. When the BFA bit in TPU0.TMDR is set to 1 (TPU0.TGRA and TPU0.TGRC are used for buffer operation) and TPU0.TGRC is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When the BFB bit in TPU0.TMDR is set to 1 (TPU0.TGRB and TPU0.TGRD are used for buffer operation) and TPU0.TGRD is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 3. When the TPSC[2:0] bits in TPU1.TCR are set to 000b and PCLK/1 is used as the TPU0.TCNT count clock, this setting is invalid and input capture is not generated.

Note 4. Selected by the ICSELD bit in TPU0.TMDR.

Table 28.20 TPU3.TIORL

Bits IOC[3:0]				Description	
b3	**b2**	**b1**	**b0**	**TPU3.TGRC Function**	**TIOCC3 Pin Function and Related Issue**
0	0	0	0	Output compare register*1	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register*1	Capture input source is TIOCC3 pin; input capture at rising edge
1	0	0	1		Capture input source is TIOCC3 pin; input capture at falling edge
1	0	1	x		Capture input source is TIOCC3 pin; input capture at both edges
1	1	x	x		Capture input source is TPU4 count clock; input capture at TPU4.TCNT count-up/ count-down*3

Bits IOD[3:0]				Description	
b7	**b6**	**b5**	**b4**	**TPU3.TGRD Function**	**TIOCD3 Pin Function and Related Issue**
0	0	0	0	Output compare register*2	Output disabled
0	0	0	1		Initial output is low output; low output at compare match
0	0	1	0		Initial output is low output; high output at compare match
0	0	1	1		Initial output is low output; toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is high output; low output at compare match
0	1	1	0		Initial output is high output; high output at compare match
0	1	1	1		Initial output is high output; toggle output at compare match
1	0	0	0	Input capture register*2	Capture input source is TIOCD3 or TIOCC3 pin*4; input capture at rising edge
1	0	0	1		Capture input source is TIOCD3 or TIOCC3 pin*4; input capture at falling edge
1	0	1	x		Capture input source is TIOCD3 or TIOCC3 pin*4; input capture at both edges
1	1	X	x		Capture input source is TPU4 count clock; input capture at TPU4.TCNT count-up/ count-down*3

x: Don’t care

Note 1. When the BFA bit in TPU3.TMDR is set to 1 (TPU3.TGRA and TPU3.TGRC are used for buffer operation) and TPU3.TGRC is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 2. When the BFB bit in TPU3.TMDR is set to 1 (TPU3.TGRB and TPU3.TGRD are used for buffer operation) and TPU3.TGRD is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note 3. When the TPSC[2:0] bits in TPU4.TCR are set to 000b and PCLK/1 is used as the TPU3.TCNT count clock, this setting is invalid and input capture is not generated.

Note 4. Selected by the ICSELD bit in TPU3.TMDR.

28.2.4 Timer Interrupt Enable Register (TIER)

Address(es): TPU0.TIER 0008 8114h, TPU1.TIER 0008 8124h, TPU2.TIER 0008 8134h, TPU3.TIER 0008 8144h, TPU4.TIER 0008 8154h, TPU5.TIER 0008 8164h

	b7	b6	b5	b4	b3	b2	b1	b0
	TTGE	—	TCIEU	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Value after reset:	0	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TGIEA	TGRA Interrupt Enable	0: Interrupt requests (TGImA) disabled 1: Interrupt requests (TGImA) enabled (m = 0 to 5)	R/W
b1	TGIEB	TGRB Interrupt Enable	0: Interrupt requests (TGImB) disabled 1: Interrupt requests (TGImB) enabled (m = 0 to 5)	R/W
b2	TGIEC	TGRC Interrupt Enable*1	0: Interrupt requests (TGImC) disabled 1: Interrupt requests (TGImC) enabled (m = 0, 3)	R/W
b3	TGIED	TGRD Interrupt Enable*1	0: Interrupt requests (TGImD) disabled 1: Interrupt requests (TGImD) enabled (m = 0, 3)	R/W
b4	TCIEV	Overflow Interrupt Enable	0: Interrupt requests (TCImV) disabled 1: Interrupt requests (TCImV) enabled (m = 0 to 5)	R/W
b5	TCIEU	Underflow Interrupt Enable*2	0: Interrupt requests (TCImU) disabled 1: Interrupt requests (TCImU) enabled (m = 1, 2, 4, 5)	R/W
b6	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7	TTGE	A/D Conversion Start Request Enable*3	0: A/D conversion start request generation disabled 1: A/D conversion start request generation enabled	R/W

Note 1. These bits are reserved in TPU1, TPU2, TPU4, and TPU5. These bits are read as 0. The write value should be 0.
Note 2. This bit is reserved in TPU0 and TPU3. This bit is read as 0. The write value should be 0.
Note 3. This bit is reserved in TPU5. This bit is read as 0. The write value should be 0.

TTGE Bit (A/D Conversion Start Request Enable)

Enables/disables generation of A/D conversion start requests by TPUm.TGRA (m = 0 to 4) input capture/compare match.

28.2.5 Timer Status Register (TSR)

Address(es): TPU0.TSR 0008 8115h, TPU1.TSR 0008 8125h, TPU2.TSR 0008 8135h, TPU3.TSR 0008 8145h, TPU4.TSR 0008 8155h, TPU5.TSR 0008 8165h

	b7	b6	b5	b4	b3	b2	b1	b0
	TCFD	—	TCFU	TCFV	TGFD	TGFC	TGFB	TGFA
Value after reset:	1	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TGFA	Input Capture/Output Compare Flag A	0: Input capture to TPUm.TGRA or compare match with TPUm.TGRA has not occurred. 1: Input capture to TPUm.TGRA or compare match with TPUm.TGRA has occurred. (m = 0 to 5)	R/W*1
b1	TGFB	Input Capture/Output Compare Flag B	0: Input capture to TPUm.TGRB or compare match with TPUm.TGRB has not occurred. 1: Input capture to TPUm.TGRB or compare match with TPUm.TGRB has occurred. (m = 0 to 5)	R/W*1
b2	TGFC	Input Capture/Output Compare Flag C*2	0: Input capture to TPUm.TGRC or compare match with TPUm.TGRC has not occurred. 1: Input capture to TPUm.TGRC or compare match with TPUm.TGRC has occurred. (m = 0, 3)	R/W*1
b3	TGFD	Input Capture/Output Compare Flag D*2	0: Input capture to TPUm.TGRD or compare match with TPUm.TGRD has not occurred. 1: Input capture to TPUm.TGRD or compare match with TPUm.TGRD has occurred. (m = 0, 3)	R/W*1
b4	TCFV	Overflow Flag	0: TPUm.TCNT has not overflowed. 1: TPUm.TCNT has overflowed. (m = 0 to 5)	R/W*1
b5	TCFU	Underflow Flag*3	0: TPUm.TCNT has not underflowed. 1: TPUm.TCNT has underflowed. (m = 1, 2, 4, 5)	R/W*1
b6	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7	TCFD	Counting Direction Flag*4	0: TPUm.TCNT counts down. 1: TPUm.TCNT counts up. (m = 1, 2, 4, 5)	R

Note 1. Only writing 0 to this bit is possible; this clears the flag.
Note 2. These bits are reserved in TPU1, TPU2, TPU4, and TPU5. The bits are read as 0. The write value should be 0.
Note 3. This bit is reserved in TPU0 and TPU3. The bit is read as 0. The write value should be 0.
Note 4. This bit is reserved in TPU0 and TPU3. The bit is read as 1. The write value should be 1.

TGFA Flag (Input Capture/Output Compare Flag A)

This status flag indicates that input capture to TPUm.TGRA or compare match with TPUm.TGRA (m = 0 to 5) has occurred.

[Setting conditions]

- When TPUm.TGRA holds the value for comparison in output-compare operations, TPUm.TCNT matches TPUm.TGRA.
- When TPUm.TGRA is serving as an input-capture register, the input-capture signal has caused transfer of the value in TPUm.TCNT to TPUm.TGRA.

[Clearing conditions]

- Activation of the DTC by the TGImA interrupt and clearing of the DTC.MRB.DISEL bit.
- Writing 0 to TGFA after reading its value as 1.

TGFB Flag (Input Capture/Output Compare Flag B)

This status flag indicates that input capture to TPUm.TGRB or compare match with TPUm.TGRB (m = 0 to 5) has occurred.

[Setting conditions]

- When TPUm.TGRB holds the value for comparison in output-compare operations, TPUm.TCNT matches TPUm.TGRB.
- When TPUm.TGRB is serving as an input-capture register, the input-capture signal has caused transfer of the value in TPUm.TCNT to TPUm.TGRB.

[Clearing conditions]

- Activation of the DTC by the TGImB interrupt and clearing of the DTC.MRB.DISEL bit.
- Writing 0 to TGFB after reading its value as 1.

TGFC Flag (Input Capture/Output Compare Flag C)

This status flag indicates that input capture to TPUm.TGRC or compare match with TPUm.TGRC (m = 0, 3) has occurred.

[Setting conditions]

- When TPUm.TGRC holds the value for comparison in output-compare operations, TPUm.TCNT matches TPUm.TGRC.
- When TPUm.TGRC is serving as an input-capture register, the input-capture signal has caused transfer of the value in TPUm.TCNT to TPUm.TGRC.

[Clearing conditions]

- Activation of the DTC by the TGImC interrupt and clearing of the DTC.MRB.DISEL bit.
- Writing 0 to TGFC after reading its value as 1.

TGFD Flag (Input Capture/Output Compare Flag D)

This status flag indicates that input capture to TPUm.TGRD or compare match with TPUm.TGRD (m = 0, 3) has occurred.

[Setting conditions]

- When TPUm.TGRD holds the value for comparison in output-compare operations, TPUm.TCNT matches TPUm.TGRD.
- When TPUm.TGRD is serving as an input-capture register, the input-capture signal has caused transfer of the value in TPUm.TCNT to TPUm.TGRD.

[Clearing conditions]

- Activation of the DTC by the TGImD interrupt and clearing of the DTC.MRB.DISEL bit.
- Writing 0 to TGFD after reading its value as 1.

TCFV Flag (Overflow Flag)

This status flag indicates an overflow of TPUm.TCNT (m = 0 to 5).

[Setting condition]

- Overflow of the value in TPUm.TCNT (TCNT counted from FFFFh to 0000h).

[Clearing condition]

- Writing 0 to TCFV after reading its value as 1.

TCFU Flag (Underflow Flag)

This status flag indicates an underflow of TPUm.TCNT (m = 1, 2, 4, 5).

[Setting condition]

- Underflow of the value in TPUm.TCNT (TCNT counted from 0000h to FFFFh).

[Clearing condition]

- Writing 0 to TCFU after reading its value as 1.

28.2.6 Timer Counter (TCNT)

Address(es): TPU0.TCNT 0008 8116h, TPU1.TCNT 0008 8126h, TPU2.TCNT 0008 8136h, TPU3.TCNT 0008 8146h, TPU4.TCNT 0008 8156h, TPU5.TCNT 0008 8166h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

TPUm.TCNT is a readable/writable counter that counts the internal clock or external events.

28.2.7 Timer General Register A (TGRA), Timer General Register B (TGRB), Timer General Register C (TGRC), Timer General Register D (TGRD)

Address(es): TPU0.TGRA 0008 8118h, TPU0.TGRB 0008 811Ah, TPU0.TGRC 0008 811Ch, TPU0.TGRD 0008 811Eh,
TPU1.TGRA 0008 8128h, TPU1.TGRB 0008 812Ah,
TPU2.TGRA 0008 8138h, TPU2.TGRB 0008 813Ah,
TPU3.TGRA 0008 8148h, TPU3.TGRB 0008 814Ah, TPU3.TGRC 0008 814Ch, TPU3.TGRD 0008 814Eh,
TPU4.TGRA 0008 8158h, TPU4.TGRB 0008 815Ah,
TPU5.TGRA 0008 8168h, TPU5.TGRB 0008 816Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

TPU has 16 TGR registers in total, four each for TPU0 and TPU3, and two each for TPU1, TPU2, TPU4, and TPU5. TPUm.TGRA (m = 0 to 5), TPUm.TGRB (m = 0 to 5), TPUm.TGRC (m = 0, 3), and TPUm.TGRD (m = 0, 3) are readable/writable registers with a dual function as output compare and input capture registers.
TPUm.TGRC and TPUm.TGRD can also be specified for operation as buffer registers. Register combinations during buffer operations are TPUm.TGRA—TPUm.TGRC and TPUm.TGRB—TPUm.TGRD.

28.2.8 Timer Start Register (TSTR)

Address(es): TPUA.TSTR 0008 8100h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	CST5	CST4	CST3	CST2	CST1	CST0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CST0	Counter Start 0	0: TCNT count operation is stopped 1: TCNT performs count operation	R/W
b1	CST1	Counter Start 1		R/W
b2	CST2	Counter Start 2		R/W
b3	CST3	Counter Start 3		R/W
b4	CST4	Counter Start 4		R/W
b5	CST5	Counter Start 5		R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TPUA.TSTR starts or stops TCNT operation for TPU0 to TPU5.
Before setting the operating mode in TPUm.TMDR or setting the TPUm.TCNT count clock in TPUm.TCR, stop the TPUm.TCNT operation.

CSTn Bit (Counter Start n) (n = 0 to 5)

This bit starts or stop the TCNT.
When the CSTn bit is cleared to 0 with CSTn = 1 and the corresponding TIOCyn pin (y = A to D; n = 0 to 5) specified for output, count operation stops but the output compare output level of the corresponding TIOCyn pin is retained.
If TIORH, TIORL, or TIOR is written to when the CSTn bit is 0, the pin output level will be changed to the set initial output value.

28.2.9 Timer Synchronous Register (TSYR)

Address(es): TPUA.TSYR 0008 8101h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SYNC0	Timer Synchronization 0	0: TCNT operates independently (TCNT setting/clearing is unrelated to other channels) 1: TCNT performs synchronous operation*1 (TCNT synchronous setting/synchronous clearing is possible)	R/W
b1	SYNC1	Timer Synchronization 1		R/W
b2	SYNC2	Timer Synchronization 2		R/W
b3	SYNC3	Timer Synchronization 3		R/W
b4	SYNC4	Timer Synchronization 4		R/W
b5	SYNC5	Timer Synchronization 5		R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To set synchronous operation, the SYNCn bit (n = 0 to 5) for at least two channels must be set to 1. To set synchronous clearing, the TCNT clearing source must also be set by the TCR.CCLR[2:0] bits in addition to the SYNCn bit.

TPUA.TSYR selects independent operation or synchronous operation for TCNT of TPU0 to TPU5.

SYNCn Bit (Timer Synchronization n) (n = 0 to 5)

This bit selects whether the TCNT operation is independent of or synchronized with TCNT of other channels. When synchronous operation is selected, synchronous setting of multiple TCNT and synchronous clearing through counter clearing on another channel are possible.

28.2.10 Noise Filter Control Register (NFCR)

Address(es): TPU0.NFCR 0008 8108h, TPU1.NFCR 0008 8109h, TPU2.NFCR 0008 810Ah, TPU3.NFCR 0008 810Bh, TPU4.NFCR 0008 810Ch, TPU5.NFCR 0008 810Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	NFCS[1:0]		NFDEN	NFCEN	NFBEN	NFAEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	NFAEN	Noise Filter Enable A	0: The noise filter for TIOCAm is disabled. 1: The noise filter for TIOCAm is enabled. (m = 0 to 5)	R/W
b1	NFBEN	Noise Filter Enable B	0: The noise filter for TIOCBm is disabled. 1: The noise filter for TIOCBm is enabled. (m = 0 to 5)	R/W
b2	NFCEN	Noise Filter Enable C*1	0: The noise filter for TIOCCm is disabled. 1: The noise filter for TIOCCm is enabled. (m = 0, 3)	R/W
b3	NFDEN	Noise Filter Enable D*1	0: The noise filter for TIOCDm is disabled. 1: The noise filter for TIOCDm is enabled. (m = 0, 3)	R/W
b5, b4	NFCS[1:0]	Noise Filter Clock Select	b5 b4 0 0: PCLK/1 0 1: PCLK/8 1 0: PCLK/32 1 1: Clock source that drives counting	R/W
b7, b6	—	Reserved	These bits are read as 0. Writing to these bits is not possible.	R

Note 1. These bits are reserved in TPU1, TPU2, TPU4, and TPU5. The bits are read as 0. Writing to these bits is not possible.

Only set the TPUm.NFCR registers while the TPUm.TCNT is stopped.

NFAEN Bit (Noise Filter Enable A)

This bit disables or enables the noise filter for the TIOCAm pin (m = 0 to 5).

Since unexpected edges may be internally generated when the value of NFAEN is changed, select the output compare function in the timer I/O control register before changing the NFAEN value.

NFBEN Bit (Noise Filter Enable B)

This bit disables or enables the noise filter for the TIOCBm pin (m = 0 to 5).

Since unexpected edges may be internally generated when the value of NFBEN is changed, select the output compare function in the timer I/O control register before changing the NFBEN value.

NFCEN Bit (Noise Filter Enable C)

This bit disables or enables the noise filter for the TIOCCm pin (m = 0, 3).

Since unexpected edges may be internally generated when the value of NFCEN is changed, select the output compare function in the timer I/O control register before changing the NFCEN value.

NFDEN Bit (Noise Filter Enable D)

This bit disables or enables the noise filter for the TIOCDm pin (m = 0, 3).

Since unexpected edges may be internally generated when the value of NFDEN is changed, select the output compare function in the timer I/O control register before changing the NFDEN value.

NFCS[1:0] Bits (Noise Filter Clock Select)

These bits select the sampling clock for the noise filter.

When the count source is selected with NFCS[1:0] bits set to 11b, the clock that can be used as sampling clock are the internal clocks other than PCLK/1 specified with the TPSC[2:0] bits and the external clock. To select the PCLK/1 as both the count clock and the sampling clock, set the NFCS[1:0] bits to 00b.

The input-capture signal is sampled on rising edges of the selected clock signal. If the sampled levels match three times in a row, the given level is passed through as the input-capture signal. If the levels do not match, the existing value is retained.

After setting the NFCS[1:0] bits, wait for two selected sampling periods before setting the input capture function.

28.3 Operation

28.3.1 Basic Functions

Each channel has a TPUm.TCNT and a TPUm.TGRy register (y = A to D).
TCNT is a 16-bit up-counter, which can function as a free-running counter, periodic counter, or event counter.
TGRy can be used as an input capture register or output compare register.

(1) Counter Operation

When the CSTj bit (j = 0 to 5) in TPUA.TSTR is set to 1, the TCNT for the corresponding channel starts counting.

(a) Example of count operation setting procedure

Figure 28.2 shows an example of the count operation setting procedure.




Figure 28.2 Example of Counter Operation Setting Procedure

(b) Free-running count operation and periodic count operation

Immediately after a reset, TPUm.TCNT are all set as free-running counters. When the relevant bit in TPUA.TSTR is set to 1, the corresponding TCNT starts up-count operation as a free-running counter. When TCNT overflows (changes from FFFFh to 0000h), the TPU requests an interrupt. After an overflow, TCNT restarts counting up from 0000h.
Figure 28.3 shows free-running counter operation.




Figure 28.3 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT for the relevant channel performs periodic count operation. The TPUm.TGRy for setting the period is set as an output compare register, and counter clearing by compare match is selected by the TPUm.TCR.CCLR[2:0] bits. After the settings have been made, TCNT starts count-up operation as a periodic counter when the corresponding bit in TPUA.TSTR is set to 1. When the count value matches the TGRy value, TCNT is cleared to 0000h.
At this time, the TPU requests an interrupt. After a compare match, TCNT restarts counting up from 0000h.
Figure 28.4 shows periodic counter operation.




Figure 28.4 Periodic Counter Operation

(2) Waveform Output by Compare Match

The TPU can perform low, high, or toggle output from the corresponding output pin using a compare match.

(a) Example of setting procedure for waveform output by compare match

Figure 28.5 shows an example of the setting procedure for waveform output by a compare match.




Figure 28.5 Example of Setting Procedure for Waveform Output by Compare Match

(b) Examples of waveform output operation

Figure 28.6 shows an example of low output/high output.

In this example, TPUm.TCNT has been set as a free-running counter, and settings have been made so that high is output by compare match A and low is output by compare match B. When the set level and the pin level match, the pin level does not change.




Figure 28.6 Example of Low-Output/High-Output Operation (n = 0 to 5)

Figure 28.7 shows an example of toggle output.
In this example, TPUm.TCNT has been set as a periodic counter (with counter clearing performed by compare match B), and settings have been made so that output is toggled by both compare match A and compare match B.




Figure 28.7 Example of Toggle Output Operation (n = 0 to 5)

(3) Input Capture Function

The TPUm.TCNT value can be transferred to TPUm.TGRy on detection of the TIOCyn pin (y = A to D; n = 0 to 5) input edge.
The rising edge, the falling edge, or both edges can be selected as the detection edge. It is also possible to specify the count clock or compare match signal of TPU0, TPU1, TPU3, and TPU4 as the input capture source. Noise filtering can be applied to the input capture input.

Note: Even if the counter is halted, an input capture is generated, and flag and interrupt signals are generated.
Note: When another channel's count clock is used as the input capture input for TPU0 and TPU3, PCLK/1 should not be selected as the count clock used for input capture input. Input capture will not be generated if PCLK/1 is selected.

(a) Example of setting procedure for input capture operation

Figure 28.8 shows an example of the setting procedure for input capture operation.




Figure 28.8 Example of Setting Procedure for Input Capture Operation

(b) Example of input capture operation

Figure 28.9 shows an example of input capture operation when the noise filter is stopped.
In this example, both rising and falling edges have been selected as the TIOCAn pin input capture input edge, the falling edge has been selected as the TIOCBn pin input capture input edge, and counter clearing by TPUm.TGRB input capture has been set for TPUm.TCNT.




Figure 28.9 Example of Input Capture Operation (with Noise Filter Stopped) (n = 0 to 5)

When noise filtering is enabled, see Figure 28.30.

28.3.2 Synchronous Operation

In synchronous operation, the values in multiple TPUm.TCNT can be rewritten simultaneously (synchronous setting). Also, multiple TCNT can be cleared simultaneously (synchronous clearing) by making the appropriate setting in TPUm.TCR.
Synchronous operation enables TPUm.TGRy to be incremented with respect to a single time base.
TPU0 to TPU5 can all be set for synchronous operation.

(1) Example of Synchronous Operation Setting Procedure

Figure 28.10 shows an example of the synchronous operation setting procedure.




Figure 28.10 Example of Synchronous Operation Setting Procedure

(2) Example of Synchronous Operation

Figure 28.11 shows an example of synchronous operation.
In this example, synchronous operation and PWM mode 1 have been set for TPU0 to TPU2, TPU0.TGRB compare match has been set as the TPU0 counter clearing source, and synchronous clearing has been set for the TPU1 and TPU2 counter clearing source.
Three-phase PWM waveforms are output from pins TIOCA0, TIOCA1, and TIOCA2. At this time, synchronous setting and synchronous clearing by TPU0.TGRB compare match are performed for TPUm.TCNT of TPU0 to TPU2, and the data set in TPU0.TGRB is used as the PWM cycle.
For details on PWM modes, see section 28.3.5, PWM Modes.




Figure 28.11 Example of Synchronous Operation

28.3.3 Buffer Operation

Buffer operation, provided for TPU0 and TPU3, enables TPUm.TGRC and TPUm.TGRD to be used as buffer registers. Buffer operation differs depending on whether TPUm.TGRy has been set as an input capture register or a compare match register.

Table 28.21 lists the register combinations used in buffer operation.

Table 28.21 Register Combinations

Channel	Timer General Register	Buffer Register
TPU0	TPU0.TGRA	TPU0.TGRC
	TPU0.TGRB	TPU0.TGRD
TPU3	TPU3.TGRA	TPU3.TGRC
	TPU3.TGRB	TPU3.TGRD

- When TPUm.TGRy is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is shown in Figure 28.12.




Figure 28.12 Compare Match Buffer Operation

- When TPUm.TGRy is an input capture register

When input capture occurs, the value in TPUm.TCNT is transferred to TGRy and the value previously held in TGRy is simultaneously transferred to the buffer register.

This operation is shown in Figure 28.13.




Figure 28.13 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 28.14 shows an example of the buffer operation setting procedure.




Figure 28.14 Example of Buffer Operation Setting Procedure

(2) Examples of Buffer Operation

(a) When TPUm.TGRy is an output compare register

Figure 28.15 shows an operation example in which PWM mode 1 has been set for TPU0, and buffer operation has been set for TPU0.TGRA and TPU0.TGRC. The settings used in this example are TPU0.TCNT clearing by compare match B, high output at compare match A, and low output at compare match B.

As buffer operation has been set, when compare match A occurs, the output changes and the TPU0.TGRC value is simultaneously transferred to TPU0.TGRA. This operation is repeated each time compare match A occurs.

For details on PWM modes, see section 28.3.5, PWM Modes.




Figure 28.15 Example of Buffer Operation (1)

(b) When TPUm.TGRy is an input capture register

Figure 28.16 shows an operation example in which TPUm.TGRA has been set as an input capture register, and buffer operation has been set for the TGRA register and TPUm.TGRC.
Counter clearing by TGRA input capture has been set for TPUm.TCNT, and both rising and falling edges have been selected as the TIOCAn pin input capture input edge.
As buffer operation has been set, when the TCNT value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 28.16 Example of Buffer Operation (2) (n = 0 to 5)

28.3.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.
This function works by counting the TPU1 (TPU4) count clock at overflow/underflow of TPU2.TCNT (TPU5.TCNT) as set by the TPSC[2:0] bits in TPU1.TCR (TPSC[2:0] bits in TPU4.TCR).
Underflow occurs only when the lower 16-bit TPUm.TCNT is in phase counting mode.
Table 28.22 lists the register combinations used in cascaded operation.

Note: When phase counting mode is set for TPU1 or TPU4, the count clock setting is invalid and the counter operates independently in phase counting mode.

Table 28.22 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
TPU1 and TPU2	TPU1.TCNT	TPU2.TCNT
TPU4 and TPU5	TPU4.TCNT	TPU5.TCNT

(1) Example of Cascaded Operation Setting Procedure

Figure 28.17 shows an example of the setting procedure for cascaded operation.




Figure 28.17 Cascaded Operation Setting Procedure

(2) Examples of Cascaded Operation

Figure 28.18 shows the operation when counting upon TPU2.TCNT overflow/underflow has been set for TPU1.TCNT, TPU1.TGRA and TPU2.TGRA have been set as input capture registers, and the rising edge of the TIOCA1 and TIOCA2 pins has been selected.

When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of the 32-bit data are transferred to TPU1.TGRA, and the lower 16 bits to TPU2.TGRA. Note that a point for caution applies to simultaneous input capture in cascade operation, as described in section 28.10.11, TCNT Simultaneous Input Capture in Cascade Operation.




Figure 28.18 Example of Cascaded Operation (1)

Figure 28.19 shows the operation when counting upon TPU2.TCNT overflow/underflow has been set for TPU1.TCNT, and phase counting mode 1 has been specified for TPU2.

TPU1.TCNT is incremented by TPU2.TCNT overflow and decremented by TPU2.TCNT underflow.




Figure 28.19 Example of Cascaded Operation (2)

28.3.5 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. low, high, or toggle output can be selected as the output level in response to compare match of each TPUm.TGRy.

Settings of TGRy registers can output a PWM waveform in the range of 0% to 100% duty cycle.

Specifying TGRy compare match as the counter clearing source enables the cycle to be set in that register. All channels can be set for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

1. PWM mode 1

   PWM waveform is generated from the TIOCAn and TIOCCn pins by pairing TPUm.TGRA with TPUm.TGRB and TPUm.TGRC with TPUm.TGRD. The outputs specified by the IOA[3:0] bits in TPUm.TIOR(H) and IOC[3:0] bits in TPUm.TIORL are output from the TIOCAn and TIOCCn pins at compare matches A and C, respectively. The outputs specified by the IOB[3:0] bits in TPUm.TIOR(H) and IOD[3:0] bits in TPUm.TIORL are output from the TIOCAn and TIOCCn pins at compare matches B and D, respectively. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRy registers are identical, the output value does not change even when a compare match occurs.

   In PWM mode 1, a maximum 8-phase PWM output is possible.

2. PWM mode 2

   PWM waveform is generated by using one TPUm.TGRy as the cycle register and the others as duty cycle registers. The output specified in TPUm.TIORH, TPUm.TIORL, or TPUm.TIOR is performed by compare matches. Upon counter clearing by a synchronous register compare match, the output value of each pin is the initial value set in TIORH, TIORL, or TIOR. If the set values of the cycle register and duty cycle register are identical, the output value does not change even when a compare match occurs.

   In PWM mode 2, a maximum 15-phase PWM waveform is possible by combined use with synchronous operation.

The correspondence between PWM output pins and registers is listed in Table 28.23.

Table 28.23 PWM Output Registers and Output Pins

Channel	Register	Output Pin	
		PWM Mode 1	PWM Mode 2
TPU0	TPU0.TGRA	TIOCA0	TIOCA0
	TPU0.TGRB		TIOCB0
	TPU0.TGRC	TIOCC0	TIOCC0
	TPU0.TGRD		TIOCD0
TPU1	TPU1.TGRA	TIOCA1	TIOCA1
	TPU1.TGRB		TIOCB1
TPU2	TPU2.TGRA	TIOCA2	TIOCA2
	TPU2.TGRB		TIOCB2
TPU3	TPU3.TGRA	TIOCA3	TIOCA3
	TPU3.TGRB		TIOCB3
	TPU3.TGRC	TIOCC3	TIOCC3
	TPU3.TGRD		TIOCD3
TPU4	TPU4.TGRA	TIOCA4	TIOCA4
	TPU4.TGRB		TIOCB4
TPU5	TPU5.TGRA	TIOCA5	TIOCA5
	TPU5.TGRB		TIOCB5

Note: In PWM mode 2, PWM waveform output is not possible for the TPUm.TGRy register in which the cycle is set.

(1) Example of PWM Mode Setting Procedure

Figure 28.20 shows an example of the PWM mode setting procedure.




Figure 28.20 Example of PWM Mode Setting Procedure

(2) Examples of PWM Mode Operation

Figure 28.21 shows an example of PWM mode 1 operation.
In this example, TPUm.TGRA compare match is set as the TPUm.TCNT clearing source, low is set for the TGRA initial output value and output value, and high is set as the TPUm.TGRB output value.
In this case, the value set in TGRA is used as the cycle, and the value set in TGRB is used as the duty cycle.




Figure 28.21 Example of PWM Mode Operation (1) (n = 0 to 5)

Figure 28.22 shows an example of PWM mode 2 operation.
In this example, synchronous operation is specified for TPU0 and TPU1, TPU1.TGRB compare match is set as the TPUm.TCNT clearing source, and low is set for the initial output value and high for the output value of the other TPUm.TGRy registers (TPU0.TGRA to TPU0.TGRD and TPU1.TGRA), to output a 5-phase PWM waveform.
In this case, the value set in TPU1.TGRB is used as the cycle, and the values set in the other TGRy registers are used as the duty cycle.




Figure 28.22 Example of PWM Mode Operation (2)

Figure 28.23 shows examples of PWM waveform output with 0% duty cycle and 100% duty cycle in PWM mode.




Figure 28.23 Example of PWM Mode Operation (3) (n = 0 to 5)

28.3.6 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected by the settings for channels 1, 2, 4, and 5, and TPUm.TCNT is incremented/decremented accordingly.
When phase counting mode is set, an external clock is selected as the count clock and TCNT operates as an up-/down-counter regardless of the setting of the TPSC[2:0] bits and CKEG[1:0] bits in TPUm.TCR. However, the lower 2 bits of the CCLR[2:0] bits in TPUm.TCR and the functions of TPUm.TIORH, TPUm.TIORL, TPUm.TIOR, TPUm.TIER, and TPUm.TGRy are valid, and therefore input capture/compare match and interrupt functions are available.
When an overflow occurs while TCNT is counting up, a TCIV interrupt request is generated; when an underflow occurs while TCNT is counting down, a TCIU interrupt request is generated. The TCFD bit in TPUm.TSR is the count direction flag. Reading the TCFD flag provides an indication of whether TCNT is counting up or down.
In phase counting mode, the external clock pins TCLKA, TCLKB, TCLKC, and TCLKD can be used as 2-phase encoder pulse input.
Table 28.24 lists the correspondence between external clock pins and channels.

Table 28.24 Clock Input Pins in Phase Counting Mode

	External Clock Pins	
Channel	**A-Phase**	**B-Phase**
When TPU1 or TPU5 is set to phase counting mode	TCLKA	TCLKB
When TPU2 or TPU4 is set to phase counting mode	TCLKC	TCLKD

(1) Example of Phase Counting Mode Setting Procedure

Figure 28.24 shows an example of the phase counting mode setting procedure.




Figure 28.24 Example of Phase Counting Mode Setting Procedure

(2) Examples of Phase Counting Mode Operation

In phase counting mode, TPUm.TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

(a) Phase counting mode 1

Figure 28.25 shows an example of phase counting mode 1 operation, and Table 28.25 lists the TPUm.TCNT up-/down-count conditions.




Figure 28.25 Example of Phase Counting Mode 1 Operation

Table 28.25 Up-/Down-Count Conditions in Phase Counting Mode 1

TCLKA (TPU1, TPU5) TCLKC (TPU2, TPU4)	TCLKB (TPU1, TPU5) TCLKD (TPU2, TPU4)	Operation
High	↑	Up-count
Low	↓	
↑	Low	
↓	High	
High	↓	Down-count
Low	↑	
↑	High	
↓	Low	

↑ : Rising edge

↓ : Falling edge

(b) Phase counting mode 2

Figure 28.26 shows an example of phase counting mode 2 operation, and Table 28.26 lists the TPUm.TCNT up-/down-count conditions.




Figure 28.26 Example of Phase Counting Mode 2 Operation

Table 28.26 Up-/Down-Count Conditions in Phase Counting Mode 2

TCLKA (TPU1, TPU5) TCLKC (TPU2, TPU4)	TCLKB (TPU1, TPU5) TCLKD (TPU2, TPU4)	Operation
High	↑	Don't care
Low	↓	Don't care
↑	Low	Don't care
↓	High	Up-count
High	↓	Don't care
Low	↑	Don't care
↑	High	Don't care
↓	Low	Down-count

↑ : Rising edge

↓ : Falling edge

(c) Phase counting mode 3

Figure 28.27 shows an example of phase counting mode 3 operation, and Table 28.27 lists the TPUm.TCNT up-/down-count conditions.




Figure 28.27 Example of Phase Counting Mode 3 Operation

Table 28.27 Up-/Down-Count Conditions in Phase Counting Mode 3

TCLKA (TPU1, TPU5) TCLKC (TPU2, TPU4)	TCLKB (TPU1, TPU5) TCLKD (TPU2, TPU4)	Operation
High	↑	Don't care
Low	↓	Don't care
↑	Low	Don't care
↓	High	Up-count
High	↓	Down-count
Low	↑	Don't care
↑	High	Don't care
↓	Low	Don't care

↑ : Rising edge

↓ : Falling edge

(d) Phase counting mode 4

Figure 28.28 shows an example of phase counting mode 4 operation, and Table 28.28 lists the TPUm.TCNT up-/down-count conditions.




Figure 28.28 Example of Phase Counting Mode 4 Operation

Table 28.28 Up-/Down-Count Conditions in Phase Counting Mode 4

TCLKA (TPU1, TPU5) TCLKC (TPU2, TPU4)	TCLKB (TPU1, TPU5) TCLKD (TPU2, TPU4)	Operation
High	↑	Up-count
Low	↓	
↑	Low	Don't care
↓	High	
High	↓	Down-count
Low	↑	
↑	High	Don't care
↓	Low	

↑ : Rising edge

↓ : Falling edge

28.3.6.1 Phase Counting Mode Application Example

Figure 28.29 shows an example in which phase counting mode is set for TPU1, and TPU1 is coupled with TPU0 to input servo motor 2-phase encoder pulses in order to detect the position or speed.

TPU1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to the TCLKA and TCLKB pins.

TPU0 operates with TPU0.TCNT clearing by TPU0.TGRC compare match; TPU0.TGRA and TPU0.TGRC are used for the compare match function and are set with the speed control cycle and position control cycle. TPU0.TGRB is used for input capture, with TPU0.TGRB and TPU0.TGRD operating in buffer mode. The TPU1 count clock is specified as the TPU0.TGRB input capture source, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TPU1.TGRA and TPU1.TGRB for TPU1 are specified for input capture, TPU0.TGRA and TPU0.TGRC compare matches are selected as the input capture source, and the up-/down-counter values for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.




Figure 28.29 Phase Counting Mode Application Example

28.3.7 Noise Filters

Each pin for use in input capture by TPU is equipped with a noise filter. The noise filter samples the level on the pin three times at the selected sampling interval, conveys the level to the internal circuits if the samples match, and continues to convey that level until the other level is sampled from the pins three times in a row. The noise filter function can be enabled or disabled for each pin. Furthermore, sampling clock settings can be made for each channel.
Figure 28.30 is a timing chart for the noise filter.




Figure 28.30 Timing Chart for the Noise Filter

If noise filtering is set, input capture operation is performed on the edges of noise-filtered signal after a minimum delay of (sampling interval × 2 + PCLK) due to noise filtering for the input capture input.

28.4 Interrupt Sources

There are three kinds of TPU interrupt sources: TPUm.TGRy input capture/compare match, TPUm.TCNT overflow, and TPUm.TCNT underflow.

Relative channel priority levels can be changed by the interrupt controller, but the priority within a channel is fixed. For details, see section 15, Interrupt Controller (ICUD).

Table 28.29 lists the TPU interrupt sources.

Table 28.29 TPU Interrupt Sources

Channel	Name	Interrupt Source	DTC Activation	DMAC Activation
TPU0	TGI0A	TPU0.TGRA input capture/compare match	Possible	Possible
	TGI0B	TPU0.TGRB input capture/compare match	Possible	Not possible
	TGI0C	TPU0.TGRC input capture/compare match	Possible	Not possible
	TGI0D	TPU0.TGRD input capture/compare match	Possible	Not possible
	TCI0V	TPU0.TCNT overflow	Not possible	Not possible
TPU1	TGI1A	TPU1.TGRA input capture/compare match	Possible	Possible
	TGI1B	TPU1.TGRB input capture/compare match	Possible	Not possible
	TCI1V	TPU1.TCNT overflow	Not possible	Not possible
	TCI1U	TPU1.TCNT underflow	Not possible	Not possible
TPU2	TGI2A	TPU2.TGRA input capture/compare match	Possible	Possible
	TGI2B	TPU2.TGRB input capture/compare match	Possible	Not possible
	TCI2V	TPU2.TCNT overflow	Not possible	Not possible
	TCI2U	TPU2.TCNT underflow	Not possible	Not possible
TPU3	TGI3A	TPU3.TGRA input capture/compare match	Possible	Possible
	TGI3B	TPU3.TGRB input capture/compare match	Possible	Not possible
	TGI3C	TPU3.TGRC input capture/compare match	Possible	Not possible
	TGI3D	TPU3.TGRD input capture/compare match	Possible	Not possible
	TCI3V	TPU3.TCNT overflow	Not possible	Not possible
TPU4	TGI4A	TPU4.TGRA input capture/compare match	Possible	Possible
	TGI4B	TPU4.TGRB input capture/compare match	Possible	Not possible
	TCI4V	TPU4.TCNT overflow	Not possible	Not possible
	TCI4U	TPU4.TCNT underflow	Not possible	Not possible
TPU5	TGI5A	TPU5.TGRA input capture/compare match	Possible	Possible
	TGI5B	TPU5.TGRB input capture/compare match	Possible	Not possible
	TCI5V	TPU5.TCNT overflow	Not possible	Not possible
	TCI5U	TPU5.TCNT underflow	Not possible	Not possible

Note: This table lists the initial state immediately after a reset. The relative channel priority levels can be changed by the interrupt controller.

(1) Input Capture/Compare Match Interrupt

An interrupt is requested when the TGIEy bit (y = A, B, C, D) in TPUm.TIER is set to 1 by the occurrence of a TPUm.TGRy input capture/compare match on a channel. The TPU has 16 input capture/compare match interrupts, four each for TPU0 and TPU3, and two each for TPU1, TPU2, TPU4, and TPU5.

(2) Overflow Interrupt

An interrupt is requested when the TCIEV bit in TPUm.TIER is set to 1 by the occurrence of a TPUm.TCNT overflow on a channel. The TPU has six overflow interrupts, one for each channel.

(3) Underflow Interrupt

An interrupt is requested when the TCIEU bit in TPUm.TIER is set to 1 by the occurrence of a TPUm.TCNT underflow on a channel. The TPU has four underflow interrupts, one each for TPU1, TPU2, TPU4, and TPU5.

28.5 DTC Activation

The DTC can be activated by the TPUm.TGRy input capture/compare match interrupt of each channel. For details, see section 20, Data Transfer Controller (DTCb).
A total of 16 input capture/compare match interrupts can be used as DTC activation sources, four each for TPU0 and TPU3, and two each for TPU1, TPU2, TPU4, and TPU5.

28.6 DMAC Activation

The DMAC can be activated by the TPUm.TGRA input capture/compare match interrupt of each channel. For details, see section 18, DMA Controller (DMACAa).
A total of six TPUm.TGRA input capture/compare match interrupts can be used as DMAC activation sources, one for each channel.

28.7 A/D Converter Activation

The TPU can activate the A/D converter by the TPUm.TGRA input capture/compare match for each channel.
When the TTGE bit in TPUm.TIER is set to 1, the TPU requests the A/D converter to start A/D conversion by the occurrence of a TPUm.TGRA input capture/compare match on a particular channel.

28.8 PPG Trigger

Input capture to or compare match with TGRA and TGRB in TPU0 to TPU3 can be made to act as a PPG1 waveform trigger. For details, see section 29, Programmable Pulse Generator (PPG).

28.9 Operation Timing

28.9.1 Input/Output Timing

(1) TPUm.TCNT Count Timing

Figure 28.31 shows TPUm.TCNT count timing in internal clock operation, and Figure 28.32 shows TCNT count timing in external clock operation.




Figure 28.31 Count Timing in Internal Clock Operation




Figure 28.32 Count Timing in External Clock Operation

(2) Output Compare Output Timing

A compare match signal is generated in the final state in which TPUm.TCNT and TPUm.TGRy match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TPUm.TIORH, TPUm.TIORL, or TPUm.TIOR is output to the output compare output pin TIOCyn (y = A to D; n = 0 to 5). After a match between TCNT and TGRy, the compare match signal is not generated until the TCNT input clock is generated.

Figure 28.33 shows output compare output timing.




Figure 28.33 Output Compare Output Timing

(3) Input Capture Signal Timing

Figure 28.34 shows input capture signal timing.




Figure 28.34 Input Capture Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

Figure 28.35 shows the timing when counter clearing by compare match occurrence is specified, and Figure 28.36 shows the timing when counter clearing by input capture occurrence is specified.




Figure 28.35 Counter Clear Timing (Compare Match)




Figure 28.36 Counter Clear Timing (Input Capture)

(5) Buffer Operation Timing

Figure 28.37 and Figure 28.38 show the timings in buffer operation.




Figure 28.37 Buffer Operation Timing (Compare Match)




Figure 28.38 Buffer Operation Timing (Input Capture)

28.9.2 Interrupt Signal Timing

(1) Timing of Interrupt Signal Setting on Compare Match

Figure 28.39 shows the timing for setting the interrupt signal by compare match occurrence.




Figure 28.39 TGImy Interrupt Timing (Compare Match)

(2) Timing of Interrupt Signal Setting on Input Capture

Figure 28.40 shows the timing for setting the interrupt signal by input capture occurrence.




Figure 28.40 TGImy Interrupt Timing (Input Capture)

(3) Timing of TCImV/TCImU Interrupt Signal Setting

Figure 28.41 shows the timing for generating the TCImV interrupt signal by overflow occurrence.
Figure 28.42 shows the timing for generating the TCImU interrupt signal by underflow occurrence.




Figure 28.41 TCImV Interrupt Setting Timing




Figure 28.42 TCImU Interrupt Setting Timing

28.10 Usage Notes

28.10.1 Module Stop Function Setting

Operation of the TPU can be disabled or enabled using the module stop control register. The TPU does not operate with the initial setting. Register access is enabled by releasing the module stop state. For details, see section 11, Low Power Consumption.

28.10.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 PCLK cycles in the case of single-edge detection, and at least 2.5 PCLK cycles in the case of both-edge detection. The TPU will not operate properly with a narrower pulse width.
In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 PCLK cycles, and the pulse width must be at least 2.5 PCLK cycles. Figure 28.43 shows the input clock conditions in phase counting mode.




Figure 28.43 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

28.10.3 Notes on Cycle Setting

When counter clearing by compare match is set, TPUm.TCNT is cleared in the final state in which it matches the TPUm.TGRy value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{f_{TCNT_CLK}}{(N + 1)}$$

f: Counter frequency
f_{TCNT_CLK}: Count clock frequency
N: TGRy set value

28.10.4 Conflict between TPUm.TCNT Write and Clear Operations

If the counter clearing signal is generated in a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed. Figure 28.44 shows the timing in this case.




Figure 28.44 Conflict between TPUm.TCNT Write and Clear Operations

28.10.5 Conflict between TPUm.TCNT Write and Increment Operations

If incrementing occurs in a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented. Figure 28.45 shows the timing in this case.




Figure 28.45 Conflict between TPUm.TCNT Write and Increment Operations

28.10.6 Conflict between TPUm.TGRy Write and Compare Match

If a compare match occurs in a TGRy write cycle, the TGRy write takes precedence and the compare match signal is disabled. A compare match also does not occur when the same value as before is written.
Figure 28.46 shows the timing in this case.




Figure 28.46 Conflict between TPUm.TGRy Write and Compare Match

28.10.7 Conflict between Buffer Register Write and Compare Match

If a compare match occurs in a TPUm.TGRy write cycle, the data transferred to TGRy by the buffer operation will be the data before writing.
Figure 28.47 shows the timing in this case.




Figure 28.47 Conflict between Buffer Register Write and Compare Match

28.10.8 Conflict between TPUm.TGRy Read and Input Capture

If the input capture signal is generated in a TGRy read cycle, the data that is read will be the data before input capture transfer.

Figure 28.48 shows the timing in this case.




Figure 28.48 Conflict between TPUm.TGRy Read and Input Capture

28.10.9 Conflict between TPUm.TGRy Write and Input Capture

If the input capture signal is generated in a TGRy write cycle, the input capture operation takes precedence and the write to TGRy is not performed. Figure 28.49 shows the timing in this case.




Figure 28.49 Conflict between TPUm.TGRy Write and Input Capture

28.10.10 Conflict between Buffer Register Write and Input Capture

If the input capture signal is generated in a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed. Figure 28.50 shows the timing in this case.




Figure 28.50 Conflict between Buffer Register Write and Input Capture

28.10.11 TCNT Simultaneous Input Capture in Cascade Operation

When TPU1.TCNT and TPU2.TCNT are cascaded for operation as a 32-bit counter, the counter value may not be captured correctly even if the input capture signal is input to the TIOC1A and TIOC2A pins or the TIOC1B and TIOC2B pins at the same time. This is because a difference of up to 1 clock cycle in the timing of the capture signal to input to TPU1.TCNT and TPU2.TCNT may occur due to internal delays.

For example, the counter value is captured at an overflow of TPU2.TCNT as in counting up from 0A31 FFFFh to 0A32 0000h, the value captured may be 0A31 0000h or 0A32 FFFFh.

The same applies to cascaded operation of TPU4.TCNT and TPU5.TCNT.

28.10.12 Conflict between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing*1 occur simultaneously, TPUm.TCNT is cleared with the generation of the compare match interrupt and an overflow interrupt is generated.

Figure 28.51 shows the operation timing when a TPUm.TGRy compare match is specified as the clearing source and FFFFh is set in TGRy.

Note 1. There are four counter clearing sources:
- Compare match
- Input capture
- Synchronous clearing
- Counter restart operation by an event signal




Figure 28.51 Conflict between Overflow and Counter Clearing

28.10.13 Conflict between TPUm.TCNT Write and Overflow/Underflow

If an overflow/underflow occurs due to increment/decrement in a TCNT write cycle, the TCNT write takes precedence. Figure 28.52 shows the operation timing when there is conflict between TCNT write and overflow.




Figure 28.52 Conflict between TPUm.TCNT Write and Overflow

28.10.14 Multiplexing of I/O Pins

In this MCU, the TCLKA input pin is multiplexed with the TIOCB5 I/O pin, the TCLKB input pin with the TIOCB2 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, the TCLKD input pin with the TIOCB0 I/O pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCC3 I/O pin, and the TCLKD input pin with the TIOCD3 I/O pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

28.10.15 Continuous Output of Compare-Match Pulse Interrupt Signal

When TGR is set to 0000h, PCLK/1 is set as the count clock, and compare match is set as the counter clear source, the TCNT remains 0000h and is not updated, and a compare-match pulse interrupt signal is output continuously to form a flat signal level.

When a pulse interrupt signal is used, the interrupt controller cannot detect the second and subsequent interrupts.

Figure 28.53 shows an operation timing when the compare-match pulse interrupt signal is continuously output.




Figure 28.53 Continuous Output of Compare-Match Pulse Interrupt Signal

28.10.16 Continuous Output of Input-Capture Pulse Interrupt Signal

When input-capture signal is set on both edges and when the pulse width of the input-capture input equals to one PCLK cycle detected by internal sampling, input capture is generated continuously on the rising and falling edges. Therefore, an input-capture pulse interrupt signal is output continuously to form a flat signal level.
When a pulse interrupt signal is used, the interrupt controller cannot detect the second and subsequent interrupts.
Figure 28.54 shows an operation timing when the input-capture pulse interrupt signal is output continuously.




Figure 28.54 Continuous Output of Input-Capture Pulse Interrupt Signal

28.10.17 Continuous Output of Underflow Pulse Interrupt Signal

If two external clock signals' same direction edges to be phase counted are generated within two PCLK cycles in phase counting mode 1, with TGR being 0000h, and compare match set as the counter clear source, the TCNT remains 0000h and is not updated, and a compare-match pulse interrupt signal and an underflow interrupt signal are output continuously to form a flat signal level.

When a pulse interrupt signal is used, the interrupt controller cannot detect the second and subsequent interrupts.

Figure 28.55 shows an operation timing when the underflow pulse interrupt signal is output continuously.




Figure 28.55 Continuous Output of Underflow Pulse Interrupt Signal

28.11 Event Link Operation

28.11.1 Event Signal Output to ELC

The TPU uses the ELC (event link controller) to perform link operation to the previously specified module using the interrupt request signal as the event signal.
The event signal can be output regardless of the setting of the corresponding interrupt request enable bits (TGIEA, TGIEB, TGIEC, or TGIED, and TCIEV, or TCIEU).

28.11.2 Event Signal Input from ELC

The TPU can perform any of the following three operations using the event link setting register of the ELC (event link controller).

(1) Start Counting

When an event signal is input while the TPU count start operation is selected, the CSTn bit in TSTRA register (the timer start register) is set to 1 and counting starts.
However, if this event is generated for the channels when the CSTn bit is set to 1, the event is ignored.
Table 28.30 lists the TSTRA.CSTn bit used for each channel.
Figure 28.56 shows the timing of the count start operation.

For details on the setting procedure to start counting, see section 28.3.1, (1) Counter Operation.

Table 28.30 Correspondence between Channels and TSTRA.CSTn bit

Channel No.	TSTRA.CSTn bit
TPU0	CST0
TPU1	CST1
TPU2	CST2
TPU3	CST3




Figure 28.56 Start Counting on Input of the Event Signal

(2) Restart Counting

When an event signal is input while the TPU count restart operation is selected, the value of TCNTn counter (the timer start register) is returned to its initial value (0000h). If the CSTn bit in TSTRA register (the timer start register) is set to 1, however, counting operation will then continue.
Table 28.30 lists the TSTRA.CSTn bit used for each channel.
Figure 28.57 shows the timing of the count restart operation.




Figure 28.57 Restart Counting on Input of the Event Signal

(3) Input Capture Operation

When an event signal is input while the TPU input capture operation is selected, the value of TCNT counter (the timer count register) for the corresponding channel is captured in TGR register (the timer general register). When using input capture due to the event link, set the bit in TIOR (the timer I/O control register) to specify input capture, and then set the CSTn bit in TSTRA register (the timer start register) to 1 to start counting.
Table 28.31 lists TGR register and TIOR register bits used for each channel. For the TSTRA.CSTn bit used for each channel, see Table 28.30.
Figure 28.58 shows the timing of input capture operation.
When input capture operation by event linking is selected, the setting of TIOR register and the corresponding input capture (the linkage of the TIOCnA pin (input capture pin) input with the specific operation of other channels) are not effective (this also applies when the event select signal is set to 1 at the same time).

For details on the setting procedure for input capture, see section 28.3.1, (3) Input Capture Function.

Table 28.31 TGR and TIOR Used for Input Capture by ELC

Channel No.	Capture Destination Registers	Bits in TIOR
TPU0	TGRA register (channel 0)	IOA[3:0] bits (TIORH0)
TPU1	TGRA register (channel 1)	IOA[3:0] bits (TIOR1)
TPU2	TGRA register (channel 2)	IOA[3:0] bits (TIOR2)
TPU3	TGRA register (channel 3)	IOA[3:0] bits (TIORH3)




Figure 28.58 Input Capture on Input of the Event Signal

28.11.3 Usage Notes on Operation on Input of the Event Signal

The followings are the notes on using the TPU for event link operations.

(1) Start Counting

When writing to the TSTRA.CSTn bit (the timer start register) and a counting start are in contention, writing to the CSTn bit does not proceed since setting of the CSTn bit to 1 in response to the event takes priority.
Figure 28.59 shows the timing in this case.
Furthermore, even when a counting start due to the event link is selected, CPU writing to the TSTRA.CSTn bit proceeds if the event signal is low.




Figure 28.59 Conflict between Writing to the CSTn Bit and Counting Start

(2) Restart Counting

When a TCNTn counter (the timer count register) write cycle and a counting restart are in contention, writing to TCNTn counter does not proceed since the counter value initialization in response to the counting restart takes priority.
Figure 28.60 shows the timing in this case.
Furthermore, even when a counting restart due to the event link is selected, CPU writing to TCNTn counter proceeds if the event signal is low.




Figure 28.60 Conflict between TCNTn Write Cycle and Counting Restart

(3) Input Capture Operation

If a TGRA register (the timer general register) read/write cycle and input capture operation are in contention, operation proceeds as follows:

(a) Conflict between TGR Read Cycle and Input Capture

The internal data bus reads the data before input capture transfer.
Figure 28.61 shows the timing in this case.




Figure 28.61 Conflict between TGR Read Cycle and Input Capture Operation

(b) Conflict between TGR Write Cycle and Input Capture

Writing to TGRA register does not proceed since input capture takes priority.

Figure 28.62 shows the timing in this case.

Furthermore, even when input capture operation due to the event link is selected, CPU writing to TGR proceeds if the event signal is low.




Figure 28.62 Conflict between TGR Write Cycle and Input Capture Operation

28.11.4 Notes on Output of the Event Signal

The followings are the notes on output of the event signal.

(1) Output of the Compare Match Event Signal

When the TGR register is set to 0000h, PCLK/1 is set as the counter clock, and compare match is set as the trigger for clearing of the counter clock (TCRn.TPSC[2:0] = 000b), the value of the TCNT remains 0000h, and the event output signal will be output continuously (i.e. its level will be flat) rather than output over a single cycle.
Figure 28.63 shows the timing for continuous output of the event output signal in response to a compare match.




Figure 28.63 Continuous Output of the Compare Match Event Output Signal

(2) Output of the Underflow Event Signal

If two external clock signals' same direction edges to be phase counted are generated within two PCLK cycles in phase counting mode 1, with TGR being 0000h, and compare match set as the counter clear source, the TCNT counter remains 0000h, and a compare-match event signal and an underflow event signal are output continuously to form a flat signal level.

Figure 28.64 shows the timing for continuous output of the event output signal in response to underflow.




Figure 28.64 Continuous Output of the Underflow Event Output Signal

29. Programmable Pulse Generator (PPG)

The programmable pulse generator (PPG) generates pulse outputs by using the 16-bit timer pulse unit (TPU) and the multi-function timer pulse unit (MTU) as a time base.
This MCU has two PPG units, each of which controls up to 16 pulse output pins. The pulse outputs from the PPGs are divided into 4-bit groups that can operate all simultaneously and independently.

29.1 Overview

Table 29.1 lists the specifications of the PPG and Table 29.2 lists PPG functions.
Figure 29.1 and Figure 29.2 show block diagrams of the PPGs.

Table 29.1 Specifications of PPG

Item	Specifications
Number of output bits	Up to 32 bits*1
Pulse output	• Two units, each capable of output through four pin groups • Output trigger signals are selectable. • Non-overlapping operation is possible. • Inverted output is selectable.
Output data transfer	Can operate together with the DTC and DMAC (when TPU and MTU interrupts are in use)
Power consumption reducing function	Module-stop state can be set for each unit.

Note 1. When setting PPG output trigger in MTU, make settings so that PCLKA run at the same frequency as PCLKB.

Table 29.2 List of PPG Functions

Item			PPG0	PPG1
PPG output trigger	MTU channels 0 to 3 (MTU0 to MTU3)*1	Compare match	✓	✓
		Input capture	✓	✓
	TPU (unit 0) channels 0 to 3 (TPU0 to TPU3)	Compare match	—	✓
		Input capture	—	✓
Non-overlapping operation			✓	✓
Output data transfer	DTC		✓	✓
	DMAC		✓	✓
Selecting inverted output			✓	✓
Setting the module-stop state*2			The MSTPA11 bit in MSTPCRA	The MSTPA10 bit in MSTPCRA

✓: Possible
—: Not possible
Note 1. When setting PPG output trigger in MTU, make settings so that PCLKA run at the same frequency as PCLKB.
Note 2. For details, refer to section 11, Low Power Consumption.




Figure 29.1 Block Diagram of PPG0




Figure 29.2 Block Diagram of PPG1

Table 29.3 lists the pin configuration of the PPG.

Table 29.3 Pin Configuration of PPG

Unit	Pin Name	I/O	Function
PPG0	PO0	Output	Group 0 pulse output
	PO1	Output	
	PO2	Output	
	PO3	Output	
	PO4	Output	Group 1 pulse output
	PO5	Output	
	PO6	Output	
	PO7	Output	
	PO8	Output	Group 2 pulse output
	PO9	Output	
	PO10	Output	
	PO11	Output	
	PO12	Output	Group 3 pulse output
	PO13	Output	
	PO14	Output	
	PO15	Output	
PPG1	PO16	Output	Group 4 pulse output
	PO17	Output	
	PO18	Output	
	PO19	Output	
	PO20	Output	Group 5 pulse output
	PO21	Output	
	PO22	Output	
	PO23	Output	
	PO24	Output	Group 6 pulse output
	PO25	Output	
	PO26	Output	
	PO27	Output	
	PO28	Output	Group 7 pulse output
	PO29	Output	
	PO30	Output	
	PO31	Output	

29.2 Register Descriptions

29.2.1 PPG Trigger Select Register (PTRSLR)

Address(es): 0008 81F0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	PTRSL
Value after reset:	0	0	0	0	0	0	0	1

- PPG1.PTRSLR

Bit	Symbol	Bit Name	Description	R/W
b0	PTRSL	PPG Trigger Select	0: Selects the set of MTU0 to MTU3 as the trigger channels for PPG1. 1: Selects the set of TPU0 to TPU3 as the trigger channels for PPG1.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

PTRSL Bit (PPG Trigger Select)

This bit selects either MTU0 to MTU3 or TPU0 to TPU3 as a set of trigger channels for PPG1.

When this bit is set to 0, MTU0 to MTU3 are selected as a set of trigger channels for PPG1. When it is set to 1, TPU0 to TPU3 are selected as a set of trigger channels for PPG1.




Figure 29.3 Block Diagram of PPG Trigger Selection

29.2.2 Next Data Enable Register H (NDERH), Next Data Enable Register L (NDERL)

Address(es): 0008 81E8h

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.NDERH	NDER 15	NDER 14	NDER 13	NDER 12	NDER 11	NDER 10	NDER9	NDER8
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81E9h

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.NDERL	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
Value after reset:	0	0	0	0	0	0	0	0

- PPG0.NDERH

Bit	Symbol	Bit Name	Description	R/W
b0	NDER8	Next Data Transfer Enable	0: Data transfer is disabled. 1: Data transfer is enabled.	R/W
b1	NDER9	Next Data Transfer Enable		R/W
b2	NDER 10	Next Data Transfer Enable		R/W
b3	NDER 11	Next Data Transfer Enable		R/W
b4	NDER 12	Next Data Transfer Enable		R/W
b5	NDER 13	Next Data Transfer Enable		R/W
b6	NDER 14	Next Data Transfer Enable		R/W
b7	NDER 15	Next Data Transfer Enable		R/W

PPG0.NDERH selects the pins (PO15 to PO8) for outputs of pulse from the PPG on a bit-by-bit basis.

NDERi Bits (Next Data Transfer Enable) (i = 15 to 8)

For NDERi bits with the setting 1, the trigger specified by PPG0.PCR leads to the transfer of the values from the corresponding bits of the PPG0.NDRH or PPG0.NDRH2 register to those of the PPG0.PODRH register. For NDERi bits with the setting 0, the values are not transferred from the corresponding bits of the PPG0.NDRH or PPG0.NDRH2 register to those of the PPG0.PODRH register.

- PPG0.NDERL

Bit	Symbol	Bit Name	Description	R/W
b0	NDER0	Next Data Transfer Enable	0: Data transfer is disabled. 1: Data transfer is enabled.	R/W
b1	NDER1	Next Data Transfer Enable		R/W
b2	NDER2	Next Data Transfer Enable		R/W
b3	NDER3	Next Data Transfer Enable		R/W
b4	NDER4	Next Data Transfer Enable		R/W
b5	NDER5	Next Data Transfer Enable		R/W
b6	NDER6	Next Data Transfer Enable		R/W
b7	NDER7	Next Data Transfer Enable		R/W

PPG0.NDERL selects the pins (PO7 to PO0) for outputs of pulse from the PPG on a bit-by-bit basis.

NDERi Bits (Next Data Transfer Enable) (i = 7 to 0)

For NDERi bits with the setting 1, the trigger specified by PPG0.PCR leads to the transfer of the values from the corresponding bits of the PPG0.NDRL or PPG0.NDRL2 register to those of the PPG0.PODRL register. For NDERi bits with the setting 0, the values are not transferred from the corresponding bits of the PPG0.NDRL or PPG0.NDRL2 register to those of the PPG0.PODRL register.

Address(es): 0008 81F8h

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.NDERH	NDER 31	NDER 30	NDER 29	NDER 28	NDER 27	NDER 26	NDER 25	NDER 24
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81F9h

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.NDERL	NDER 23	NDER 22	NDER 21	NDER 20	NDER 19	NDER 18	NDER 17	NDER 16
Value after reset:	0	0	0	0	0	0	0	0

- PPG1.NDERH

Bit	Symbol	Bit Name	Description	R/W
b0	NDER 24	Next Data Transfer Enable	0: Data transfer is disabled. 1: Data transfer is enabled.	R/W
b1	NDER 25	Next Data Transfer Enable		R/W
b2	NDER 26	Next Data Transfer Enable		R/W
b3	NDER 27	Next Data Transfer Enable		R/W
b4	NDER 28	Next Data Transfer Enable		R/W
b5	NDER 29	Next Data Transfer Enable		R/W
b6	NDER 30	Next Data Transfer Enable		R/W
b7	NDER 31	Next Data Transfer Enable		R/W

PPG1.NDERH selects the pins (PO31 to PO24) for outputs of pulse from the PPG on a bit-by-bit basis.

NDERi Bits (Next Data Transfer Enable) (i = 31 to 24)

For NDERi bits with the setting 1, the trigger specified by PPG1.PCR leads to the transfer of the values from the corresponding bits of the PPG1.NDRH or PPG1.NDRH2 register to those of the PPG1.PODRH register. For NDERi bits with the setting 0, the values are not transferred from the corresponding bits of the PPG1.NDRH or PPG1.NDRH2 register to those of the PPG1.PODRH register.

- PPG1.NDERL

Bit	Symbol	Bit Name	Description	R/W
b0	NDER 16	Next Data Transfer Enable	0: Data transfer is disabled. 1: Data transfer is enabled.	R/W
b1	NDER 17	Next Data Transfer Enable		R/W
b2	NDER 18	Next Data Transfer Enable		R/W
b3	NDER 19	Next Data Transfer Enable		R/W
b4	NDER 20	Next Data Transfer Enable		R/W
b5	NDER 21	Next Data Transfer Enable		R/W
b6	NDER 22	Next Data Transfer Enable		R/W
b7	NDER 23	Next Data Transfer Enable		R/W

PPG1.NDERL selects the pins (PO23 to PO16) for outputs of pulse from the PPG on a bit-by-bit basis.

NDERi Bits (Next Data Transfer Enable) (i = 23 to 16)

For NDERi bits with the setting 1, the trigger specified by PPG1.PCR leads to the transfer of the values from the corresponding bits of the PPG1.NDRL or PPG1.NDRL2 register to those of the PPG1.PODRL register. For NDERi bits with the setting 0, the values are not transferred from the corresponding bits of the PPG1.NDRL or PPG1.NDRL2 register to those of the PPG1.PODRL register.

29.2.3 Output Data Register H (PODRH), Output Data Register L (PODRL)

Address(es): 0008 81EAh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.PODRH	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81EBh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.PODRL	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
Value after reset:	0	0	0	0	0	0	0	0

- PPG0.PODRH

Bit	Symbol	Bit Name	Description	R/W
b0	POD8	Output Data Register	0: The low level is output on the POi pin. 1: The high level is output on the POi pin. (i = 15 to 8)	R/W
b1	POD9	Output Data Register		R/W
b2	POD10	Output Data Register		R/W
b3	POD11	Output Data Register		R/W
b4	POD12	Output Data Register		R/W
b5	POD13	Output Data Register		R/W
b6	POD14	Output Data Register		R/W
b7	POD15	Output Data Register		R/W

PPG0.PODRH stores pulse output values. For bits corresponding to pins that have been set for pulse output by PPG0.NDERH, the output trigger transfers the values in PPG0.NDRH or PPG0.NDRH2 to this register.

PODi Bit (Output Data Register) (i = 15 to 8)

When an output trigger is generated during PPG operation, the values of bits for which data transfer is enabled in the PPG0.NDERH register are transferred from the PPG0.NDRH or PPG0.NDRH2 register to this register. Writing from the CPU is impossible while any of the NDERi (i = 15 to 8) bits in PPG0.NDERH is 1. The initial output level for the pulse signal can be set when the value in the PPG0.NDERH register is 00h.

- PPG0.PODRL

Bit	Symbol	Bit Name	Description	R/W
b0	POD0	Output Data Register	0: The low level is output on the POi pin. 1: The high level is output on the POi pin. (i = 7 to 0)	R/W
b1	POD1	Output Data Register		R/W
b2	POD2	Output Data Register		R/W
b3	POD3	Output Data Register		R/W
b4	POD4	Output Data Register		R/W
b5	POD5	Output Data Register		R/W
b6	POD6	Output Data Register		R/W
b7	POD7	Output Data Register		R/W

PPG0.PODRL stores pulse output values. For bits corresponding to pins that have been set for pulse output by PPG0.NDERL, the output trigger transfers the values in PPG0.NDRL or PPG0.NDRL2 to this register.

PODi Bit (Output Data Register) (i = 7 to 0)

When an output trigger is generated during PPG operation, the values of bits for which data transfer is enabled in the PPG0.NDERL register are transferred from the PPG0.NDRL or PPG0.NDRL2 register to this register. Writing from the CPU is impossible while any of the NDERi (i = 7 to 0) bits in PPG0.NDERL is 1. The initial output level for the pulse signal can be set when the value in the PPG0.NDERL register is 00h.

Address(es): 0008 81FAh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.PODRH	POD31	POD30	POD29	POD28	POD27	POD26	POD25	POD24
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81FBh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.PODRL	POD23	POD22	POD21	POD20	POD19	POD18	POD17	POD16
Value after reset:	0	0	0	0	0	0	0	0

- PPG1.PODRH

Bit	Symbol	Bit Name	Description	R/W
b0	POD24	Output Data Register	0: The low level is output on the POi pin. 1: The high level is output on the POi pin. (i = 31 to 24)	R/W
b1	POD25	Output Data Register		R/W
b2	POD26	Output Data Register		R/W
b3	POD27	Output Data Register		R/W
b4	POD28	Output Data Register		R/W
b5	POD29	Output Data Register		R/W
b6	POD30	Output Data Register		R/W
b7	POD31	Output Data Register		R/W

PPG1.PODRH stores pulse output values. For bits corresponding to pins that have been set for pulse output by PPG1.NDERH, the output trigger transfers the values in PPG1.NDRH or PPG1.NDRH2 to this register.

PODi Bit (Output Data Register) (i = 31 to 24)

When an output trigger is generated during PPG operation, the values of bits for which data transfer is enabled in the PPG1.NDERH register are transferred from the PPG1.NDRH or PPG1.NDRH2 register to this register. Writing from the CPU is impossible while any of the NDERi (i = 31 to 24) bits in PPG1.NDERH is 1. The initial output level for the pulse signal can be set when the value in the PPG1.NDERH register is 00h.

- PPG1.PODRL

Bit	Symbol	Bit Name	Description	R/W
b0	POD16	Output Data Register	0: The low level is output on the POi pin. 1: The high level is output on the POi pin. (i = 23 to 16)	R/W
b1	POD17	Output Data Register		R/W
b2	POD18	Output Data Register		R/W
b3	POD19	Output Data Register		R/W
b4	POD20	Output Data Register		R/W
b5	POD21	Output Data Register		R/W
b6	POD22	Output Data Register		R/W
b7	POD23	Output Data Register		R/W

PPG1.PODRL stores pulse output values. For bits corresponding to pins that have been set for pulse output by PPG1.NDERL, the output trigger transfers the values in PPG1.NDRL or PPG1.NDRL2 to this register.

PODi Bit (Output Data Register) (i = 23 to 16)

When an output trigger is generated during PPG operation, the values of bits for which data transfer is enabled in the PPG1.NDERL register are transferred from the PPG1.NDRL or PPG1.NDRL2 register to this register. Writing from the CPU is impossible while any of the NDERi (i = 23 to 16) bits in PPG1.NDERL is 1. The initial output level for the pulse signal can be set when the value in the PPG1.NDERL register is 00h.

29.2.4 Next Data Register H (NDRH), Next Data Register L (NDRL), Next Data Register H2 (NDRH2), Next Data Register L2 (NDRL2)

Address(es): 0008 81ECh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.NDRH	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81EDh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.NDRL	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81EEh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.NDRH2	—	—	—	—	NDR11	NDR10	NDR9	NDR8
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81EFh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG0.NDRL2	—	—	—	—	NDR3	NDR2	NDR1	NDR0
Value after reset:	0	0	0	0	0	0	0	0

- PPG0.NDRH

The PPG0.NDRH register holds the next pulse output value to the one stored in the PODRH register. The assignment of bits in the PPG0.NDRH register depends on whether pulse output groups are set as having the same output trigger or different output triggers.

(1) When pulse output groups 2 and 3 have the same output trigger

If pulse output groups 2 and 3 have the same output trigger, all eight bits are mapped to the NDRH register and can be accessed in a single operation.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR8	Next Data Register	The output trigger specified by PPG0.PCR transfers the values in this register to the corresponding bits in PPG0.PODRH.	R/W
b1	NDR9	Next Data Register		R/W
b2	NDR10	Next Data Register		R/W
b3	NDR11	Next Data Register		R/W
b4	NDR12	Next Data Register		R/W
b5	NDR13	Next Data Register		R/W
b6	NDR14	Next Data Register		R/W
b7	NDR15	Next Data Register		R/W

(2) When pulse output groups 2 and 3 have different output triggers
If different output triggers are selected for pulse output groups 2 and 3, the pulse output group 3 are mapped to the upper 4 bits.

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b4	NDR12	Next Data Register	The output trigger specified by PPG0.PCR transfers the values in this register to the corresponding bits in PPG0.PODRH.	R/W
b5	NDR13	Next Data Register		R/W
b6	NDR14	Next Data Register		R/W
b7	NDR15	Next Data Register		R/W

- PPG0.NDRH2

If different output triggers are selected for pulse output groups 2 and 3, the pulse output group 2 are mapped to the lower 4 bits of the PPG0.NDRH2 register.
If the same output trigger is selected for pulse output groups 2 and 3, the PPG0.NDRH2 register is not used. With such settings, the value read is FFh and writing is prohibited.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR8	Next Data Register	The output trigger specified by PPG0.PCR transfers the values in this register to the corresponding bits in PPG0.PODRH.	R/W
b1	NDR9	Next Data Register		R/W
b2	NDR10	Next Data Register		R/W
b3	NDR11	Next Data Register		R/W
b7 to b4	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

- PPG0.NDRL

The PPG0.NDRL register holds the next pulse output value to the one stored in the PODRL register. The assignment of bits in the PPG0.NDRL register depends on whether pulse output groups are set as having the same output trigger or different output triggers.

(1) When pulse output groups 0 and 1 have the same output trigger
If pulse output groups 0 and 1 have the same output trigger, all eight bits are mapped to the NDRL register and can be accessed in a single operation.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR0	Next Data Register	The output trigger specified by PPG0.PCR transfers the values in this register to the corresponding bits in PPG0.PODRL.	R/W
b1	NDR1	Next Data Register		R/W
b2	NDR2	Next Data Register		R/W
b3	NDR3	Next Data Register		R/W
b4	NDR4	Next Data Register		R/W
b5	NDR5	Next Data Register		R/W
b6	NDR6	Next Data Register		R/W
b7	NDR7	Next Data Register		R/W

(2) When pulse output groups 0 and 1 have different output triggers

If different output triggers are selected for pulse output groups 0 and 1, the pulse output group 1 are mapped to the upper 4 bits.

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b4	NDR4	Next Data Register	The output trigger specified by PPG0.PCR transfers the values in this register to the corresponding bits in PPG0.PODRL.	R/W
b5	NDR5	Next Data Register		R/W
b6	NDR6	Next Data Register		R/W
b7	NDR7	Next Data Register		R/W

- PPG0.NDRL2

If different output triggers are selected for pulse output groups 0 and 1, the pulse output group 0 are mapped to the lower 4 bits of the PPG0.NDRL2 register.

If the same output trigger is selected for pulse output groups 0 and 1, the PPG0.NDRL2 register is not used. With such settings, the value read is FFh and writing is prohibited.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR0	Next Data Register	The output trigger specified by PPG0.PCR transfers the values in this register to the corresponding bits in PPG0.PODRL.	R/W
b1	NDR1	Next Data Register		R/W
b2	NDR2	Next Data Register		R/W
b3	NDR3	Next Data Register		R/W
b7 to b4	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

Address(es): 0008 81FCh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.NDRH	NDR31	NDR30	NDR29	NDR28	NDR27	NDR26	NDR25	NDR24
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81FDh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.NDRL	NDR23	NDR22	NDR21	NDR20	NDR19	NDR18	NDR17	NDR16
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81FEh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.NDRH2	—	—	—	—	NDR27	NDR26	NDR25	NDR24
Value after reset:	0	0	0	0	0	0	0	0

Address(es): 0008 81FFh

	b7	b6	b5	b4	b3	b2	b1	b0
PPG1.NDRL2	—	—	—	—	NDR19	NDR18	NDR17	NDR16
Value after reset:	0	0	0	0	0	0	0	0

- PPG1.NDRH

The PPG1.NDRH register holds the next pulse output value to the one stored in the PODRH register. The assignment of bits in the PPG1.NDRH register depends on whether pulse output groups are set as having the same output trigger or different output triggers.

(1) When pulse output groups 6 and 7 have the same output trigger

If pulse output groups 6 and 7 have the same output trigger, all eight bits are mapped to the NDRH register and can be accessed in a single operation.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR24	Next Data Register	The output trigger specified by PPG1.PCR transfers the values in this register to the corresponding bits in PPG1.PODRH.	R/W
b1	NDR25	Next Data Register		R/W
b2	NDR26	Next Data Register		R/W
b3	NDR27	Next Data Register		R/W
b4	NDR28	Next Data Register		R/W
b5	NDR29	Next Data Register		R/W
b6	NDR30	Next Data Register		R/W
b7	NDR31	Next Data Register		R/W

(2) When pulse output groups 6 and 7 have different output triggers
If different output triggers are selected for pulse output groups 6 and 7, the pulse output group 7 are mapped to the upper 4 bits.

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b4	NDR28	Next Data Register	The output trigger specified by PPG1.PCR transfers the values in this register to the corresponding bits in PPG1.PODRH.	R/W
b5	NDR29	Next Data Register		R/W
b6	NDR30	Next Data Register		R/W
b7	NDR31	Next Data Register		R/W

- PPG1.NDRH2

If different output triggers are selected for pulse output groups 6 and 7, the pulse output group 6 are mapped to the lower 4 bits of the PPG1.NDRH2 register.
If the same output trigger is selected for pulse output groups 6 and 7, the PPG1.NDRH2 register is not used. With such settings, the value read is FFh and writing is prohibited.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR24	Next Data Register	The output trigger specified by PPG1.PCR transfers the values in this register to the corresponding bits in PPG1.PODRH.	R/W
b1	NDR25	Next Data Register		R/W
b2	NDR26	Next Data Register		R/W
b3	NDR27	Next Data Register		R/W
b7 to b4	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

- PPG1.NDRL

The PPG1.NDRL register holds the next pulse output value to the one stored in the PODRL register. The assignment of bits in the PPG1.NDRL register depends on whether pulse output groups are set as having the same output trigger or different output triggers.

(1) When pulse output groups 4 and 5 have the same output trigger
If pulse output groups 4 and 5 have the same output trigger, all eight bits are mapped to the NDRL register and can be accessed in a single operation.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR16	Next Data Register	The output trigger specified by PPG1.PCR transfers the values in this register to the corresponding bits in PPG1.PODRL.	R/W
b1	NDR17	Next Data Register		R/W
b2	NDR18	Next Data Register		R/W
b3	NDR19	Next Data Register		R/W
b4	NDR20	Next Data Register		R/W
b5	NDR21	Next Data Register		R/W
b6	NDR22	Next Data Register		R/W
b7	NDR23	Next Data Register		R/W

(2) When pulse output groups 4 and 5 have different output triggers

If different output triggers are selected for pulse output groups 4 and 5, the pulse output group 5 are mapped to the upper 4 bits.

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b4	NDR20	Next Data Register	The output trigger specified by PPG1.PCR transfers the values in this register to the corresponding bits in PPG1.PODRL.	R/W
b5	NDR21	Next Data Register		R/W
b6	NDR22	Next Data Register		R/W
b7	NDR23	Next Data Register		R/W

- PPG1.NDRL2

If different output triggers are selected for pulse output groups 4 and 5, the pulse output group 4 are mapped to the lower 4 bits of the PPG1.NDRL2 register.

If the same output trigger is selected for pulse output groups 4 and 5, the PPG1.NDRL2 register is not used. With such settings, the value read is FFh and writing is prohibited.

Bit	Symbol	Bit Name	Description	R/W
b0	NDR16	Next Data Register	The output trigger specified by PPG1.PCR transfers the values in this register to the corresponding bits in PPG1.PODRL.	R/W
b1	NDR17	Next Data Register		R/W
b2	NDR18	Next Data Register		R/W
b3	NDR19	Next Data Register		R/W
b7 to b4	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

29.2.5 PPG Output Control Register (PCR)

Address(es): PPG0.PCR 0008 81E6h, PPG1.PCR 0008 81F6h

	b7	b6	b5	b4	b3	b2	b1	b0
	G3CMS[1:0]		G2CMS[1:0]		G1CMS[1:0]		G0CMS[1:0]	
Value after reset:	1	1	1	1	1	1	1	1

- PPG0.PCR

Bit	Symbol	Bit Name	Description	R/W
b1, b0	G0CMS[1:0]	Group 0 Compare Match Select	b1 b0 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3	R/W
b3, b2	G1CMS[1:0]	Group 1 Compare Match Select	b3 b2 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3	R/W
b5, b4	G2CMS[1:0]	Group 2 Compare Match Select	b5 b4 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3	R/W
b7, b6	G3CMS[1:0]	Group 3 Compare Match Select	b7 b6 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3	R/W

- PPG1.PCR

Bit	Symbol	Bit Name	Description	R/W
b1, b0	G0CMS[1:0]	Group 4 Compare Match Select	• When the PTRSL bit in PPG1.PTRSLR is set to 0. b1 b0 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3 • When the PTRSL bit in PPG1.PTRSLR is set to 1. b1 b0 0 0: Compare match in TPU0 0 1: Compare match in TPU1 1 0: Compare match in TPU2 1 1: Compare match in TPU3	R/W
b3, b2	G1CMS[1:0]	Group 5 Compare Match Select	• When the PTRSL bit in PPG1.PTRSLR is set to 0. b3 b2 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3 • When the PTRSL bit in PPG1.PTRSLR is set to 1. b3 b2 0 0: Compare match in TPU0 0 1: Compare match in TPU1 1 0: Compare match in TPU2 1 1: Compare match in TPU3	R/W

Bit	Symbol	Bit Name	Description	R/W
b5, b4	G2CMS[1:0]	Group 6 Compare Match Select	• When the PTRSL bit in PPG1.PTRSLR is set to 0. b5 b4 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3 • When the PTRSL bit in PPG1.PTRSLR is set to 1. b5 b4 0 0: Compare match in TPU0 0 1: Compare match in TPU1 1 0: Compare match in TPU2 1 1: Compare match in TPU3	R/W
b7, b6	G3CMS[1:0]	Group 7 Compare Match Select	• When the PTRSL bit in PPG1.PTRSLR is set to 0. b7 b6 0 0: Compare match in MTU0 0 1: Compare match in MTU1 1 0: Compare match in MTU2 1 1: Compare match in MTU3 • When the PTRSL bit in PPG1.PTRSLR is set to 1. b7 b6 0 0: Compare match in TPU0 0 1: Compare match in TPU1 1 0: Compare match in TPU2 1 1: Compare match in TPU3	R/W

PPGn.PCR (n = 0, 1) selects pulse output trigger signals on a group-by-group basis. For details on output trigger selection, refer to section 29.2.6, PPG Output Mode Register (PMR).

29.2.6 PPG Output Mode Register (PMR)

Address(es): PPG0.PMR 0008 81E7h, PPG1.PMR 0008 81F7h

	b7	b6	b5	b4	b3	b2	b1	b0
	G3INV	G2INV	G1INV	G0INV	G3NOV	G2NOV	G1NOV	G0NOV
Value after reset:	1	1	1	1	0	0	0	0

- PPG0.PMR

Bit	Symbol	Bit Name	Description	R/W
b0	G0NOV	Group 0 Non-Overlap	0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3)	R/W
b1	G1NOV	Group 1 Non-Overlap	0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3)	R/W
b2	G2NOV	Group 2 Non-Overlap	0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3)	R/W
b3	G3NOV	Group 3 Non-Overlap	0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3)	R/W
b4	G0INV	Group 0 Output Polarity Change	0: Inverted output 1: Direct output	R/W
b5	G1INV	Group 1 Output Polarity Change	0: Inverted output 1: Direct output	R/W
b6	G2INV	Group 2 Output Polarity Change	0: Inverted output 1: Direct output	R/W
b7	G3INV	Group 3 Output Polarity Change	0: Inverted output 1: Direct output	R/W

- PPG1.PMR

Bit	Symbol	Bit Name	Description	R/W
b0	G0NOV	Group 4 Non-Overlap	• When the PPG1.PTRSLR.PTRSL bit is 0 0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3) • When the PPG1.PTRSLR.PTRSL bit is 1 0: Normal operation (Output values updated on compare match A in the selected TPUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected TPUn) (n = 0 to 3)	R/W
b1	G1NOV	Group 5 Non-Overlap	• When the PPG1.PTRSLR.PTRSL bit is 0 0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3) • When the PPG1.PTRSLR.PTRSL bit is 1 0: Normal operation (Output values updated on compare match A in the selected TPUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected TPUn) (n = 0 to 3)	R/W
b2	G2NOV	Group 6 Non-Overlap	• When the PPG1.PTRSLR.PTRSL bit is 0 0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3) • When the PPG1.PTRSLR.PTRSL bit is 1 0: Normal operation (Output values updated on compare match A in the selected TPUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected TPUn) (n = 0 to 3)	R/W
b3	G3NOV	Group 7 Non-Overlap	• When the PPG1.PTRSLR.PTRSL bit is 0 0: Normal operation (Output values updated on compare match A in the selected MTUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected MTUn) (n = 0 to 3) • When the PPG1.PTRSLR.PTRSL bit is 1 0: Normal operation (Output values updated on compare match A in the selected TPUn) 1: Non-overlapping operation (Output values updated on compare match A or B in the selected TPUn) (n = 0 to 3)	R/W

Bit	Symbol	Bit Name	Description	R/W
b4	G0INV	Group 4 Output Polarity Change	0: Inverted output 1: Direct output	R/W
b5	G1INV	Group 5 Output Polarity Change	0: Inverted output 1: Direct output	R/W
b6	G2INV	Group 6 Output Polarity Change	0: Inverted output 1: Direct output	R/W
b7	G3INV	Group 7 Output Polarity Change	0: Inverted output 1: Direct output	R/W

PPGn.PMR (n = 0, 1) selects the pulse output mode of the PPG on a group-by-group basis.
While inverted output is selected, a low-level pulse is output when the values in PPGn.PODRH and PPGn.PODRL are 1, and a high-level pulse is output when the values in PPGn.PODRH and PPGn.PODRL are 0.
In addition, when non-overlapping operation is selected, the PPG updates its output values on compare match A or B in an MTU or TPU channel that functions as an output trigger.
For details, refer to section 29.3.4, Pulse Output in Non-Overlapping Operation.

29.3 Operation

Figure 29.4 shows a schematic diagram of the PPG.
PPG pulse output is enabled when the corresponding bits in PPGn.NDERH and PPGn.NDERL (n = 0, 1) are set to 1 (data transfer is enabled).
An initial output value is determined by the initial settings in the corresponding PPGn.PODRH and PPGn.PODRL.
When the compare match event selected in PPGn.PCR occurs, the output values are updated by transfer of the values in the corresponding PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 to PPGn.PODRH and PPGn.PODRL, respectively.
Consecutive output of up to 16 bits of data is possible by writing new output data to PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 before the next compare match.




Figure 29.4 Schematic Diagram of PPG

29.3.1 Output Timing

When the selected compare match event occurs while pulse output is enabled, the values in PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 (n = 0, 1) are transferred to PPGn.PODRH and PPGn.PODRL, respectively, and then output on the corresponding pins.

Figure 29.5 shows the timing of the above operation. In this case, the timing when compare match A triggers normal output from groups 2 and 3 is shown.





Figure 29.5 Timing of Transfer and Output of the Values in NDR (Example)

29.3.2 Example of Setup Procedure for Pulse Output in Normal Operation

Figure 29.6 and Figure 29.7 show examples of setup procedures for pulse output in normal operation.

(1) PPG0 Setting



[1] Use the TIOR register for MTU to set the TGRA register to an output compare register (toggle output).

[2] Set the PPG output trigger period.

[3] Select the counter clock source with the TCR.TPSC[2:0] bits. Select the counter clear source with the TCR.CCLR[2:0] bits.

[4] Enable the TGIA interrupt in the TIER register. The DTC or DMAC can also be set up to transfer data to the NDR register.

[5] Set the initial values for pulse output in the PODR register.

[6] Set the bits in the NDER register for the pins to be used for pulse output to 1.

[7] Select the MTU compare match event to be used as the output trigger in the PCR register.


[8] Set the pulse output values in response to the next trigger in the NDR register.

[9] Set the TSTR.CST bit to 1 to start the TCNT counter.

[10] At each TGIA interrupt, set the pulse output values in response to the next trigger in the NDR register.

Figure 29.6 Example of Setup Procedure for Pulse Output in Normal Operation (PPG0 Setting)

(2) PPG1 Setting



[1] In the case of MTU, use the TIOR register to set the TGRA register to an output compare register (toggle output).
In the case of TPU, use the TIOR register to set the TGRA register an output compare register (toggle output).

[2] Set the PPG output trigger period.

[3] Select the counter clock source with the TCR.TPSC[2:0] bits. Select the counter clear source with the TCR.CCLR[2:0] bits.

[4] Enable the TGIA interrupt in the TIER register.
The DTC or DMAC can also be set up to transfer data to the NDR register.

[5] Set the initial values for pulse output in the PODR register.

[6] Set the bits in the NDER register for the pins to be used for pulse output to 1.

[7] Select the MTU/TPU compare match event to be used as the output trigger in the PTRSLR and PCR registers.

[8] Set the pulse output values in response to the next trigger in the NDR register.

[9] Set the TSTR.CST bit to 1 to start the TCNT counter.

[10] At each TGIA interrupt, set the pulse output values in response to the next trigger in the NDR register.

Figure 29.7 Example of Setup Procedure for Pulse Output in Normal Operation (PPG1 Setting)

29.3.3 Example of Pulse Output in Normal Operation (Example of Five-Phase Pulse Output)

Figure 29.8 shows an example in which pulse output from the PPG0 is used for cyclic five-phase pulse output.




Figure 29.8 Example of Pulse Output in Normal Operation (Example of Five-Phase Pulse Output)

1. Set an output compare register of the MTUn.TGRA (n = 0 to 3) so that the corresponding compare match signal is the output trigger. Set a cycle in TGRA so that the counter will be cleared by compare match A. Set the MTUn.TIER.TGIEA bit to 1 to enable the compare match/input capture A (TGIAn) interrupt.
2. Write F8h to PPG0.NDERH, and set the G3CMS[1:0] and G2CMS[1:0] bits in PPG0.PCR to select the respective compare matches in the MTUn selected in the previous step to be the output triggers. Write output data 80h to PPG0.NDRH.
3. The timer counter in the MTU starts. When compare match A occurs, the values in PPG0.NDRH are transferred to PPG0.PODRH and output. The TGIAn interrupt handling routine writes the next output data C0h to PPG0.NDRH.
4. Five-phase pulse output (one or two phases active at a time) can be obtained subsequently by writing 40h, 60h, 20h, 30h, 10h, 18h, 08h, 88h... at successive TGIAn interrupts.
   If the DTC or DMAC is set for activation by the TGIAn interrupt, pulse output can be obtained without imposing a load on the CPU.

29.3.4 Pulse Output in Non-Overlapping Operation

During non-overlapping operation, data transfer from PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 (n = 0, 1) to PPGn.PODRH and PPGn.PODRL is performed as follows.

- On compare match A, the values in PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 are transferred to PPGn.PODRH and PPGn.PODRL.
- On compare match B, data transfer proceeds for bits in PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 that have the value 0. It does not proceed for bits having the value 1.

Figure 29.9 shows the pulse output in non-overlapping operation.




Figure 29.9 Pulse Output in Non-Overlapping Operation

Therefore, compare match B before compare match A allows 0-valued data to be transferred in advance of 1-valued data. Do not change the values in PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 during the interval from compare match B to compare match A (the non-overlap margin).

To transfer 0-valued data in advance of 1-valued data, write the next data to PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2 from within the TGIA interrupt handling routine or by using a TGIA interrupt to activate transfer by the DTC or DMAC. In any case, the next data must be written before the next compare match B occurs.

Figure 29.10 shows the timing of the above procedure.




Figure 29.10 Non-Overlapping Operation and Write Timing to PPGn.NDRH, PPGn.NDRL, PPGn.NDRH2, and PPGn.NDRL2

29.3.5 Example of Setup Procedure for Pulse Output in Non-Overlapping Operation

Figure 29.11 and Figure 29.12 show examples of setup procedure for pulse output in non-overlapping operation.

(1) PPG0 Setting





Figure 29.11 Example of Setup Procedure for Pulse Output in Non-Overlapping Operation (PPG0 Setting)

(2) PPG1 Setting



[1] In the case of MTU, use the TIOR register to set the TGRA and TGRB registers to output compare registers (toggle output).
In the case of TPU, use the TIOR register to set the TGRA and TGRB registers to output compare registers (toggle output).

[2] Set the pulse output trigger period in the TGRB register and the non-overlap period in the TGRA register.

[3] Select the counter clock source with the TCR.TPSC[2:0] bits.
Select the counter clear source with the TCR.CCLR[2:0] bits.

[4] Enable the TGIA interrupt in the TIER register. The DTC or DMAC can also be set up to transfer data to the NDR register.

[5] Set the initial values for pulse output in the PODR register.

[6] Set the bits in the NDER register for the pins to be used for pulse output to 1.

[7] Select the MTU/TPU compare match event to be used as the pulse output trigger in the PTRSLR and PCR registers.

[8] In the PMR register, select the groups that will operate in non-overlap mode.

[9] Set the pulse output values in response to the next trigger in the NDR register.

[10] Set the TSTR.CST bit to 1 to start the TCNT counter.

[11] At each TGIA interrupt, set the pulse output values in response to the next trigger in the NDR register.

Figure 29.12 Example of Setup Procedure for Pulse Output in Non-Overlapping Operation (PPG1 Setting)

29.3.6 Example of Pulse Output in Non-Overlapping Operation (Example of Four-Phase Complementary Non-Overlapping Output)

Figure 29.13 shows an example in which pulse output from the PPG0 is used for four-phase complementary non-overlapping pulse output.




Figure 29.13 Example of Pulse Output in Non-Overlapping Operation (Four-Phase Complementary Non-Overlapping Output)

1. Set output compare registers of the MTUn.TGRA and MTUn.TGRB (n = 0 to 3) so that the corresponding compare match signals are the output triggers. Set the trigger period in TGRB and the non-overlap margin in TGRA, and set the counter to be cleared by compare match B. Set the MTUn.TIER.TGIEA bit to 1 to enable the compare match/ input capture A (TGIAn) interrupt.
2. Write FFh in the PPG0.NDERH register, and set the G3CMS[1:0] and G2CMS[1:0] bits in PPG0.PCR to select the respective compare matches in the MTUn selected in the previous step to be the output triggers.
   Set the G3NOV and G2NOV bits in PPG0.PMR to 1 to select non-overlapping outputs. Write output data 95h in the PPG0.NDRH register.
3. The timer counter in the MTU starts. When a compare match with TGRB occurs, outputs change from high to low. When a compare match with TGRA occurs, outputs change from low to high (the change from low to high is delayed by the value set in TGRA).
   The TGIAn interrupt handling routine writes the next output data 65h in the PPG0.NDRH register.
4. Four-phase complementary non-overlapping pulse output can be obtained subsequently by writing 59h, 56h, 95h... at successive TGIAn interrupts.
   If the DTC or DMAC is set for activation by the TGIAn interrupt, pulse output can be obtained without imposing a load on the CPU.

29.3.7 Inverted Pulse Output

When the G3INV, G2INV, G1INV, and G0INV bits in PPG0.PMR are cleared to 0, the values that are the inverse of the respective values in PPG0.PODRH and PPG0.PODRL can be output.

Figure 29.14 shows the outputs when the G3INV and G2INV bits are cleared to 0 in addition to the settings in Figure 29.13.




Figure 29.14 Inverted Pulse Output (Example)

29.3.8 Pulse Output Triggered by Input Capture

Pulse output from the PPG0 can be triggered by the MTU input capture as well as by compare match. When MTUn.TGRA (n = 0 to 3) functions as an input capture register selected by PPG0.PCR, pulse output is triggered by the input capture signal.

Figure 29.15 shows the timing of pulse output triggered by input capture.




Figure 29.15 Timing of Pulse Output Triggered by Input Capture (Example)

29.4 Usage Note

29.4.1 Module-Stop Function Setting

Operation of the PPG can be disabled or enabled by the module stop control register. The initial setting is for operation of the PPG to be stopped. Register access is enabled by clearing module-stop state. For details, refer to section 11, Low Power Consumption.

30. 8-Bit Timer (TMRb)

This MCU has two units (unit 0, unit 1) of an on-chip 8-bit timer (TMR) module that comprise two 8-bit counter channels, totaling four channels. The 8-bit timer module can be used to count external events and also be used as a multi-function timer in a variety of applications, such as generation of counter reset signal, interrupt requests, and pulse output with a desired duty cycle using a compare-match signal with two registers.
Unit 0 and unit 1 have the same functions, and can generate a base clock for the SCI.
In this section, “PCLK” is used to refer to PCLKB.

30.1 Overview

Table 30.1 lists the specifications of the TMR. Table 30.2 lists the TMR functions.
Figure 30.1 shows a block diagram of the 8-bit timer module (unit 0), and Figure 30.2 shows that of the 8-bit timer module (unit 1).

Table 30.1 Specifications of TMR

Item	Description
Count clock	• Internal clock: PCLK/1, PCLK/2, PCLK/8, PCLK/32, PCLK/64, PCLK/1024, PCLK/8192 • External clock: external count clock
Number of channels	(8 bits × 2 channels) × 2 units
Compare match	• 8-bit mode (compare match A, compare match B) • 16-bit mode (compare match A, compare match B)
Counter clear	Selected by compare match A or B, or an external counter reset signal.
Timer output	Output pulses with a desired duty cycle or PWM output
Cascading of two channels	• 16-bit count mode 16-bit timer using TMR0 for the upper 8 bits and TMR1 for the lower 8 bits (TMR2 for the upper 8 bits and TMR3 for the lower 8 bits) • Compare match count mode TMR1 can be used to count TMR0 compare matches (TMR3 can be used to count TMR2 compare matches).
Interrupt sources	Compare match A, compare match B, and overflow
Event link function (Output)	Compare match A, compare match B, and overflow (TMR0 to TMR3)
Event link function (Input)	One of the following three operations proceeds in response to an event reception: (1) Counting start operation (TMR0 to TMR3) (2) Event counting operation (TMR0 to TMR3) (3) Counting restart operation (TMR0 to TMR3)
DTC activation	DTC can be activated by compare match A interrupts or compare match B interrupts.
A/D conversion start trigger of the A/D converter	Compare match A of TMR0 and TMR2
Capable of generating base clock for SCI	Generates base clock for SCI.*1
Low power consumption function	Each unit can be placed in a module stop state

Note 1. For details, refer to section 40, Serial Communications Interface (SCIj, SCIi, SCIh).

Table 30.2 TMR Functions

Item		Unit 0			Unit 1		
Counter mode		**8 Bits**		**16 Bits**	**8 Bits**		**16 Bits**
Channel		**TMR0**	**TMR1**	**TMR0 + TMR1**	**TMR2**	**TMR3**	**TMR2 + TMR3**
Count clock		PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI0	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI1	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI1	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI2	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI3	PCLK/1 PCLK/2 PCLK/8 PCLK/32 PCLK/64 PCLK/1024 PCLK/8192 TMCI3
Counter clear		TMR0.TCORA TMR0.TCORB TMRI0	TMR1.TCORA TMR1.TCORB TMRI1	TMR0.TCORA + TMR1.TCORA TMR0.TCORB + TMR1.TCORB TMRI0	TMR2.TCORA TMR2.TCORB TMRI2	TMR3.TCORA TMR3.TCORB TMRI3	TMR2.TCORA + TMR3.TCORA TMR2.TCORB + TMR3.TCORB TMRI2
Compare match	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
Timer output	Low output	✓	✓	✓	✓	✓	✓
	High output	✓	✓	✓	✓	✓	✓
	Toggle output	✓	✓	✓	✓	✓	✓
DTC activation	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
	TCNT overflow	—	—	—	—	—	—
Interrupt	Compare match A	CMIA0	CMIA1	CMIA0	CMIA2	CMIA3	CMIA2
	Compare match B	CMIB0	CMIB1	CMIB0	CMIB2	CMIB3	CMIB2
	TCNT overflow	OVI0	OVI1	OVI0	OVI2	OVI3	OVI2
Cascaded connection		TMR1 overflow	TMR0 compare match A	—	TMR3 overflow	TMR2 compare match A	—
A/D conversion start trigger of the A/D converter*1		✓	—	✓	✓	—	✓
SCI base clock generation*2		✓		—	✓		—
ELC output event	Compare match A	✓	✓	✓	✓	✓	✓
	Compare match B	✓	✓	✓	✓	✓	✓
	TCNT overflow	✓	✓	✓	✓	✓	✓
ELC input event	Counting start	✓	✓	—	✓	✓	—
	Event counting	✓	✓	—	✓	✓	—
	Counting restart	✓	✓	—	✓	✓	—
Module stop setting*3		MSTPCRA.MSTPA5 bit (unit 0), MSTPCRA.MSTPA4 bit (unit 1)					

✓: Possible

—: Impossible

Note 1. For details, refer to section 54, 12-Bit A/D Converter (S12ADFa).
Note 2. For details, refer to section 40, Serial Communications Interface (SCIj, SCIi, SCIh).
Note 3. For details, refer to section 11, Low Power Consumption.




Figure 30.1 Block Diagram of TMR (Unit 0)




Figure 30.2 Block Diagram of TMR (Unit 1)

Table 30.3 lists the I/O pins of the TMR.

Table 30.3 Pin Configuration of TMR

Unit	Channel	Pin Name	I/O	Description
0	TMR0	TMO0	Output	Outputs compare match
		TMCI0	Input	Inputs external count clock
		TMRI0	Input	Inputs external counter reset
	TMR1	TMO1	Output	Outputs compare match
		TMCI1	Input	Inputs external count clock
		TMRI1	Input	Inputs external counter reset
1	TMR2	TMO2	Output	Outputs compare match
		TMCI2	Input	Inputs external count clock
		TMRI2	Input	Inputs external counter reset
	TMR3	TMO3	Output	Outputs compare match
		TMCI3	Input	Inputs external count clock
		TMRI3	Input	Inputs external counter reset


30.2 Register Descriptions

Table 30.4 Register Allocation for 16-Bit Access

Address	Register	Upper 8 Bits	Lower 8 Bits
0008 8208h	TMR01.TCNT	TMR0.TCNT	TMR1.TCNT
0008 8204h	TMR01.TCORA	TMR0.TCORA	TMR1.TCORA
0008 8206h	TMR01.TCORB	TMR0.TCORB	TMR1.TCORB
0008 820Ah	TMR01.TCCR	TMR0.TCCR	TMR1.TCCR
0008 8218h	TMR23.TCNT	TMR2.TCNT	TMR3.TCNT
0008 8214h	TMR23.TCORA	TMR2.TCORA	TMR3.TCORA
0008 8216h	TMR23.TCORB	TMR2.TCORB	TMR3.TCORB
0008 821Ah	TMR23.TCCR	TMR2.TCCR	TMR3.TCCR

30.2.1 Timer Counter (TCNT)

Address(es): TMR0.TCNT 0008 8208h, TMR1.TCNT 0008 8209h, TMR2.TCNT 0008 8218h, TMR3.TCNT 0008 8219h, TMR01.TCNT 0008 8208h, TMR23.TCNT 0008 8218h



TCNT is an 8-bit readable/writable up-counter.

TMR0.TCNT and TMR1.TCNT (TMR2.TCNT and TMR3.TCNT) comprise a single 16-bit counter (TMR01.TCNT, TMR23.TCNT) so they can be accessed together in 16-bit units.

The TCCR.CSS[1:0] and CKS[2:0] bits are used to select a count clock.


TCNT can be cleared by an external counter reset signal, compare match A, or compare match B. Which compare match to be used for clearing is selected by the TCR.CCLR[1:0] bits.

When TCNT overflows (its value changes from FFh to 00h), an overflow interrupt is output provided the interrupt request is enabled by the TCR.OVIE bit.

For details on the corresponding interrupt vector number, refer to section 15, Interrupt Controller (ICUD), and Table 30.6, TMR Interrupt Sources.

30.2.2 Time Constant Register A (TCORA)


Address(es): TMR0.TCORA 0008 8204h, TMR1.TCORA 0008 8205h, TMR2.TCORA 0008 8214h, TMR3.TCORA 0008 8215h, TMR01.TCORA 0008 8204h, TMR23.TCORA 0008 8214h



TCORA is an 8-bit readable/writable register.
TMR0.TCORA and TMR1.TCORA (TMR2.TCORA and TMR3.TCORA) comprise a single 16-bit register (TMR01.TCORA, TMR23.TCORA) so they can be accessed together in 16-bit units.
The value in TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding compare match A is generated, and a compare match A interrupt is output provided the interrupt request is enabled by the TCR.CMIEA bit.
However, comparison is not performed during writing to TCORA. The timer output from the TMOn pin can be freely controlled by this compare match A and the settings of the TCSR.OSA[1:0] bits.

30.2.3 Time Constant Register B (TCORB)

Address(es): TMR0.TCORB 0008 8206h, TMR1.TCORB 0008 8207h, TMR2.TCORB 0008 8216h, TMR3.TCORB 0008 8217h, TMR01.TCORB 0008 8206h, TMR23.TCORB 0008 8216h



TCORB is an 8-bit readable/writable register.
TMR0.TCORB and TMR1.TCORB (TMR2.TCORB and TMR3.TCORB) comprise a single 16-bit register (TMR01.TCORB, TMR23.TCORB) so they can be accessed together in 16-bit units.
The value in TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding compare match B is generated, and a compare match B interrupt is output provided the interrupt request is enabled by the TCR.CMIEB bit.
However, comparison is not performed during writing to TCORB. The timer output from the TMOn pin can be freely controlled by this compare match B and the settings of the TCSR.OSB[1:0] bits.

30.2.4 Timer Control Register (TCR)

Address(es): TMR0.TCR 0008 8200h, TMR1.TCR 0008 8201h, TMR2.TCR 0008 8210h, TMR3.TCR 0008 8211h

	b7	b6	b5	b4	b3	b2	b1	b0
	CMIEB	CMIEA	OVIE	CCLR[1:0]		—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4, b3	CCLR[1:0]	Counter Clear*1	b4 b3 0 0: Clearing is disabled 0 1: Cleared by compare match A 1 0: Cleared by compare match B 1 1: Cleared by the external counter reset signal (Select edge or level by the TMRIS bit in TCCR.)	R/W
b5	OVIE	Overflow Interrupt Enable	0: Overflow interrupt requests (OVIn) are disabled 1: Overflow interrupt requests (OVIn) are enabled	R/W
b6	CMIEA	Compare Match A Interrupt Enable	0: Compare match A interrupt requests (CMIAn) are disabled 1: Compare match A interrupt requests (CMIAn) are enabled	R/W
b7	CMIEB	Compare Match B Interrupt Enable	0: Compare match B interrupt requests (CMIBn) are disabled 1: Compare match B interrupt requests (CMIBn) are enabled	R/W

Note 1. To use an external counter reset signal, set the corresponding pin function. For details, refer to section 22, I/O Ports and section 23, Multi-Function Pin Controller (MPC).

CCLR[1:0] Bits (Counter Clear)

Select the condition by which TCNT is cleared.

OVIE Bit (Overflow Interrupt Enable)

Selects whether overflow interrupt requests (OVIn) issued by TCNT are enabled or disabled.

CMIEA Bit (Compare Match A Interrupt Enable)

Selects whether compare match A interrupt requests (CMIAn) that are issued when the value of TCORA corresponds to that of TCNT are enabled or disabled.

CMIEB Bit (Compare Match B Interrupt Enable)

Selects whether compare match B interrupt requests (CMIBn) that are issued when the value of TCORB corresponds to that of TCNT are enabled or disabled.

30.2.5 Timer Counter Control Register (TCCR)

Address(es): TMR0.TCCR 0008 820Ah, TMR1.TCCR 0008 820Bh, TMR2.TCCR 0008 821Ah, TMR3.TCCR 0008 821Bh, TMR01.TCCR 0008 820Ah, TMR23.TCCR 0008 821Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	TMRIS	—	—	CSS[1:0]		CKS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CKS[2:0]	Clock Select*1	See Table 30.5.	R/W
b4, b3	CSS[1:0]	Clock Source Select	See Table 30.5.	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TMRIS	Timer Reset Detection Condition Select	0: Cleared at rising edge of the external counter reset signal 1: Cleared when the external counter reset signal is high	R/W

Note 1. To use an external count clock, set the corresponding pin function. For details, refer to section 22, I/O Ports and section 23, Multi-Function Pin Controller (MPC).

TCCR register is a 8-bit register used to configure the basic operation of the counter. Two TCCR registers can be accessed simultaneously by accessing the address of the even channel TCCR register in 16-bit units.

CKS[2:0] Bits (Clock Select)

CSS[1:0] Bits (Clock Source Select)

The CKS[2:0] and CSS[1:0] bits select a clock. For details, see Table 30.5.

TMRIS Bit (Timer Reset Detection Condition Select)

This bit is enabled when the TCR.CCLR[1:0] bits are 11b (cleared by external counter reset signal) and selects the condition for detecting counter reset (level or edge).

Table 30.5 Clock Input to TCNT and Count Condition

Channel	TCCR Register CSS[1:0] b4	b3	CKS[2:0] b2	b1	b0	Description
TMR0 (TMR2)	0	0	—	0	0	Clock input prohibited
					1	Uses external count clock. Counts at rising edge*1.
				1	0	Uses external count clock. Counts at falling edge*1.
					1	Uses external count clock. Counts at both rising and falling edges*1.
	0	1	0	0	0	Uses internal clock. Counts at PCLK.
					1	Uses internal clock. Counts at PCLK/2.
				1	0	Uses internal clock. Counts at PCLK/8.
					1	Uses internal clock. Counts at PCLK/32.
			1	0	0	Uses internal clock. Counts at PCLK/64.
					1	Uses internal clock. Counts at PCLK/1024.
				1	0	Uses internal clock. Counts at PCLK/8192.
					1	Clock input prohibited
	1	0	—	—	—	Setting prohibited
	1	1	—	—	—	Counts at TMR1.TCNT (TMR3.TCNT) overflow signal*2.
TMR1 (TMR3)	0	0	—	0	0	Clock input prohibited
					1	Uses external count clock. Counts at rising edge*1.
				1	0	Uses external count clock. Counts at falling edge*1.
					1	Uses external count clock. Counts at both rising and falling edges*1.
	0	1	0	0	0	Uses internal clock. Counts at PCLK.
					1	Uses internal clock. Counts at PCLK/2.
				1	0	Uses internal clock. Counts at PCLK/8.
					1	Uses internal clock. Counts at PCLK/32.
			1	0	0	Uses internal clock. Counts at PCLK/64.
					1	Uses internal clock. Counts at PCLK/1024.
				1	0	Uses internal clock. Counts at PCLK/8192.
					1	Clock input prohibited
	1	0	—	—	—	Setting prohibited
	1	1	—	—	—	Counts at TMR0.TCNT (TMR2.TCNT) compare match A*2.

Note 1. To use an external count clock, set the corresponding pin function. For details, refer to section 22, I/O Ports and section 23, Multi-Function Pin Controller (MPC).

Note 2. If the clock input of TMR0 (TMR2) is the overflow signal of the TMR1.TCNT (TMR3.TCNT) counter and that of TMR1 (TMR3) is the compare match signal of the TMR0.TCNT (TMR2.TCNT) counter, no TCNT count clock is generated. Do not use this setting.

30.2.6 Timer Control/Status Register (TCSR)

- TMR0.TCSR, TMR2.TCSR

Address(es): TMR0.TCSR 0008 8202h, TMR2.TCSR 0008 8212h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	ADTE	OSB[1:0]		OSA[1:0]	
Value after reset:	x	x	x	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b1, b0	OSA[1:0]	Output Select A*1	b1 b0 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b3, b2	OSB[1:0]	Output Select B*1	b3 b2 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b4	ADTE	A/D Trigger Enable	0: A/D conversion start request in response to compare match A is disabled. 1: A/D conversion start request in response to compare match A is enabled.	R/W
b7 to b5	—	Reserved	These bits are read as an undefined value. The write value should be 1.	R/W

Note 1. When all OSA[1:0] and OSB[1:0] bits are 0, the output enable signal corresponding to the TMOn pin is negated and a request for high-impedance output is issued to the I/O port. Timer output pin is driven low until the first compare-match occurs after a reset when at least one of the OSA[1:0] and OSB[1:0] bits is 1.

OSA[1:0] Bits (Output Select A)

These bits select a method of TMOn pin output when compare match A of TCORA and TCNT occurs.

OSB[1:0] Bits (Output Select B)

These bits select a method of TMOn pin output when compare match B of TCORB and TCNT occurs.

- TMR1.TCSR, TMR3.TCSR

Address(es): TMR1.TCSR 0008 8203h, TMR3.TCSR 0008 8213h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	OSB[1:0]		OSA[1:0]	
Value after reset:	x	x	x	1	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b1, b0	OSA[1:0]	Output Select A*1	b1 b0 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b3, b2	OSB[1:0]	Output Select B*1	b3 b2 0 0: No change 0 1: Low is output 1 0: High is output 1 1: Output is inverted (toggle output)	R/W
b4	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b7 to b5	—	Reserved	These bits are read as an undefined value. The write value should be 1.	R/W

Note 1. When all OSA[1:0] and OSB[1:0] bits are 0, the output enable signal corresponding to the TMOn pin is negated and a request for high-impedance output is issued to the I/O port. Timer output pin is driven low until the first compare match occurs after a reset when at least one of the OSA[1:0] and OSB[1:0] bits is 1.

OSA[1:0] Bits (Output Select A)

These bits select a method of TMOn pin output when compare match A of TCORA and TCNT occurs.

OSB[1:0] Bits (Output Select B)

These bits select a method of TMOn pin output when compare match B of TCORB and TCNT occurs.

30.2.7 Timer Counter Start Register (TCSTR)

Address(es): TMR0.TCSTR 0008 820Ch, TMR1.TCSTR 0008 820Dh, TMR2.TCSTR 0008 821Ch, TMR3.TCSTR 0008 821Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	TCS
Value after reset:	x	x	x	x	x	x	x	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	TCS	Timer Counter Status	0: Count stopped state in response to ELC. 1: Count start state in response to ELC.	R/W
b7 to b1	—	Reserved	These bits are read as an undefined value. The write value should be 0.	R/W

TCS Bit (Timer Counter Status)

The TCS bit is used to check the state of the timer count in response to ELC.

When this bit is read as 1, it shows the timer start state in response to ELC. When this bit is read as 0, it shows the timer stopped state in response to ELC.

This bit is cleared by writing 0. Do not write 1 to this bit.

The TCS bit is valid only when the count start operation is selected by the ELOPD register of the event controller (ELC). For details, refer to section 30.7, Link Operation by ELC, or section 21, Event Link Controller (ELC).

30.3 Operation

30.3.1 Pulse Output

Figure 30.3 shows an example of the 8-bit timer being used to generate a pulse output with a desired duty cycle.

1. Set the TCR.CCLR[1:0] bits to 01b (cleared by compare match A) so that TCNT is cleared at a compare match of TCORA.
2. Set the TCSR.OSA[1:0] bits to 10b (high is output) and TCSR.OSB[1:0] bits to 01b (low is output), causing the output to change to high at a compare match of TCORA and to low at a compare match of TCORB.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCORA with a pulse width determined by TCORB. No software intervention is required.
The timer output pin is low after the TCSR.OSA[1:0] or TCSR.OSB[1:0] bits are set until the first compare match occurs after a reset.




Figure 30.3 Example of Pulse Output (n = 0 to 3)

30.3.2 External Counter Reset Input

Figure 30.4 shows an example of the 8-bit timer being used to generate a pulse which is output after a desired delay time from a TMRIn input.

1. Set the TCR.CCLR[1:0] bits to 11b (cleared by external counter reset signal) and set the TMRIS bit in TCCR to 1 (cleared when the external counter reset signal is high) so that TCNT is cleared at the high level input of the TMRIn signal.
2. Set the TCSR.OSA[1:0] bits to 10b (high output) and the TCSR.OSB[1:0] bits to 01b (low output), causing the output to change to high at a compare match of TCORA and to low at a compare match of TCORB.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a TMRIn input determined by TCORA and with a pulse width determined by TCORB and TCORA.




Figure 30.4 Example of External Counter Reset Signal Input (n = 0 to 3)

30.4 Operation Timing

30.4.1 TCNT Count Timing

Figure 30.5 shows the count timing of TCNT for internal clock. Figure 30.6 shows the count timing of TCNT for external clock.

Note that the external clock pulse width must be at least 1.5 PCLK cycles for increment at a single edge, and at least 2.5 PCLK cycles for increment at both edges. The counter will not increment correctly if the pulse width is less than these values.




Figure 30.5 Count Timing for Internal Clock




Figure 30.6 Count Timing for External Clock (at Both Edges)

30.4.2 Timing of Interrupt Signal Output on a Compare Match

A compare match refers to a match between the value of the TCORA or TCORB register and the TCNT, and a compare match interrupt signal is output at this time if the interrupt request is enabled. The compare match is generated in the last cycle in which the values match (at the time at which the value counted by TCNT to produce the match is updated). Accordingly, after a match between TCNT and the TCORA or TCORB register is detected, the compare match is not actually generated until the next cycle of the TCNT count clock. Figure 30.7 shows the timing of output of the interrupt signal.
For the corresponding interrupt vector number, refer to section 15, Interrupt Controller (ICUD) and Table 30.6.




Figure 30.7 Timing of Interrupt Flag Setting to 1 at Compare Match (n = 0 to 3)

30.4.3 Timing of Timer Output Signal at Compare Match

When a compare match signal is generated, the output value specified by the TCSR.OSA[1:0] and OSB[1:0] bits is output on the timer output pin (TMOn).
Figure 30.8 shows the timing when the timer output is toggled by the compare match A signal.




Figure 30.8 Timing of Timer Output Signal at Compare Match A Signal (n = 0 to 3)

30.4.4 Timing of Counter Clear by Compare Match

TCNT is cleared when compare match A or B occurs, depending on the settings of the TCR.CCLR[1:0] bits. Figure 30.9 shows the timing of this operation.




Figure 30.9 Timing of Counter Clear by Compare Match

30.4.5 Timing of the External Reset for TCNT

TCNT is cleared at the rising edge or high level of an external counter reset signal, depending on the settings of the TCR.CCLR[1:0] bits. At least 2 PCLK cycles are required from a reset input to clearing of TCNT. Figure 30.10 and Figure 30.11 show the timing of this operation.




Figure 30.10 Clear Timing by External Counter Reset Signal (Rising Edge)




Figure 30.11 Clear Timing by External Counter Reset Signal (High Level)

30.4.6 Timing of Interrupt Signal Output on an Overflow

When TCNT overflows (changes from FFh to 00h), an overflow interrupt signal is output if this interrupt request is enabled.

Figure 30.12 shows the timing of output of the interrupt signal.

For the corresponding interrupt vector number, refer to section 15, Interrupt Controller (ICUD) and Table 30.6.




Figure 30.12 Timing of Overflow Interrupt Flag Setting to 1 (n = 0 to 3)

30.5 Operation with Cascaded Connection

If the CSS[1:0] bits in either TMR0.TCCR or TMR1.TCCR are set to 11b, the TMR of the two channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit counter mode) or compare matches of TMR0 could be counted by TMR1 (compare match count mode).
This section describes unit 0. The operation of unit 1 with cascaded connection is the same as unit 0.

30.5.1 16-Bit Count Mode

When the TMR0.TCCR.CSS[1:0] bits are set to 11b, the timer functions as a single 16-bit timer with TMR0 occupying the upper 8 bits and TMR1 occupying the lower 8 bits.

(1) Counter Clear Specification

- The settings of the TMR0.TCR.CCLR[1:0] bits become effective for the 16-bit counter. If the TMR0.TCR.CCLR[1:0] bits have been set for counter clear at compare match, the 16-bit counter (TMR0.TCNT and TMR1.TCNT together) is cleared when a 16-bit compare match event occurs. The 16-bit counter (TMR0.TCNT and TMR1.TCNT together) is cleared even if counter clear by the TMRI0 pin has been set.
- The settings of the TMR1.TCR.CCLR[1:0] bits are ignored.

(2) Pin Output

- Control of output from the TMO0 pin by the TMR0.TCSR.OSA[1:0] and OSB[1:0] bits is in accordance with the 16-bit compare match conditions.
- Control of output from the TMO1 pin by the TMR1.TCSR.OSA[1:0] and OSB[1:0] bits is in accordance with the lower 8-bit compare match conditions.

30.5.2 Compare Match Count Mode

When the TMR1.TCCR.CSS[1:0] bits are set to 11b, TMR1.TCNT counts the number of occurrences of compare match A for TMR0. TMR0 and TMR1 are controlled independently. Conditions such as generation of interrupts, output from the TMOn pin (n = 0, 1), and counter clear are in accordance with the settings for each channel.

30.6 Interrupt Sources

30.6.1 Interrupt Sources and DTC Activation

There are three interrupt sources for TMRn: CMIAn, CMIBn, and OVIn. Their interrupt sources and priorities are listed in Table 30.6.
It is also possible to activate the DTC by means of CMIAn and CMIBn interrupts.

Table 30.6 TMR Interrupt Sources

Name	Interrupt Sources	DTC Activation
CMIA0	TMR0.TCORA compare match	Possible
CMIB0	TMR0.TCORB compare match	Possible
OVI0	TMR0.TCNT overflow	Not possible
CMIA1	TMR1.TCORA compare match	Possible
CMIB1	TMR1.TCORB compare match	Possible
OVI1	TMR1.TCNT overflow	Not possible
CMIA2	TMR2.TCORA compare match	Possible
CMIB2	TMR2.TCORB compare match	Possible
OVI2	TMR2.TCNT overflow	Not possible
CMIA3	TMR3.TCORA compare match	Possible
CMIB3	TMR3.TCORB compare match	Possible
OVI3	TMR3.TCNT overflow	Not possible

30.6.2 Startup of the A/D Converter

The compare match A of TMR0 and TMR2 allows the A/D converter to be started.
An A/D conversion start request is issued to the A/D converter in response to a generation of compare match A when the TMRn.TCSR.ADTE bit is 1 (i.e., when an A/D conversion request in response to compare match A is enabled). In this case, the conversion trigger for the 8-bit timer should be selected in the A/D converter to start A/D conversion.

Table 30.7 Startup of A/D Converter

A/D Converter	TMR Unit No.	Target	A/D Conversion Start Request
S12AD and S12AD1 (12-bit A/D converter)	0	Compare match between TMR0.TCORA and TMR0.TCNT	TMTRG0AN_0
	1	Compare match between TMR2.TCORA and TMR2.TCNT	TMTRG0AN_1

30.7 Link Operation by ELC

30.7.1 Event Signal Output to ELC

The TMR uses the event link controller (ELC) to perform link operation to the previously specified module using the interrupt request signal as the event signal. The TMR outputs compare match A, compare match B, and overflow signals as event signals. Channels that can be used in this way are TMR0 to TMR3.
The event signal can be output regardless of the setting of the corresponding interrupt request enable bits (TMRn.TCR.OVIE, TMRn.TCR.CMIEA, and TMRn.TCR.CMIEB (n = 0 to 3)). For details, refer to section 21, Event Link Controller (ELC).
The event output function can be used for the cascaded operation.

30.7.2 TMR Operation when Receiving an Event Signal from ELC

The TMR can perform either of the following operations upon the event previously specified by the ELSRn register of the ELC. However, the ELC does not support the cascaded operation.

(1) Count Start

When the TMR count start operation is selected by the ELOPD register of the ELC and the event specified by ELSRn occurs, the TCSTR.TCS bit is set to 1, starting the TMR count operation. After the TMR count start operation is selected by the ELOPD register of the ELC, use the TCCR.CKS[2:0] and CSS[1:0] bits to select the count source.
If the specified event occurs while the TCS bit is 1, the event is ignored.
Write 0 to the TCSTR.TCS bit to stop counting.
When the count start event is input in the count stopped state, the TMR starts counting again according to the CKS[2:0] and CSS[1:0] bits.
The TCS bit is valid only when the ELOPD.TMR0MD[1:0] and ELOPD.TMR2MD[1:0] bits of the ELC select the count start operation.

(2) Event Count

When the TMR event count operation is selected by the ELOPD register of the ELC and the event specified by ELSRn occurs, the events are counted as the count source regardless of the TCCR.CKS[2:0] and CSS[1:0] bit settings. Reading the counter value returns the number of events that have been actually input.

(3) Count Restart

When the TMR count restart operation is selected by the ELOPD register of the ELC and the event specified by ELSRn occurs, the TCNT counter value is modified to the initial value. If the CKS[2:0] and CSS[1:0] bit settings are not disabling the clock input, the count operation is continued.

30.7.3 Notes on Operating TMR According to an Event Signal from ELC

The following describes the notes on operating the TMR using the event link feature.

(1) Count Start

When the event specified by ELSRn occurs during the write cycle to the TCSTR.TCS bit, the cycle is not completed; setting 1 according to the event occurrence takes priority.

(2) Event Count

When the event specified by ELSRn occurs during the write cycle to the TCNT, the cycle is not completed; event count operation according to the event occurrence takes priority.

(3) Count Restart

When the event specified by ELSRn occurs during the write cycle to the TCNT, the cycle is not completed; count value initialization according to the event occurrence takes priority.

30.8 Usage Notes

30.8.1 Module Stop State Setting

Operation of the TMR can be disabled or enabled by using the module stop control registers. The initial setting is for halting of TMR operation. Register access becomes possible after release from the module stop state. For details, refer to section 11, Low Power Consumption.

30.8.2 Notes on Setting Cycle

If the compare match is selected for counter clear, TCNT is cleared at the last PCLK in the cycle in which the value of TCNT matches with that of TCORA or TCORB. TCNT updates the counter value at this last state. Therefore, the counter frequency is obtained by the following formula (f: Counter frequency, PCLK: Operating frequency, N: TCORA and TCORB register setting value).

$$f = PCLK / (N + 1)$$

30.8.3 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated concurrently with CPU write to TCNT, the clear takes priority and the write is not performed as shown in Figure 30.13.




Figure 30.13 Conflict between TCNT Write and Counter Clear

30.8.4 Conflict between TCNT Write and Increment

Even if a counting-up signal is generated concurrently with CPU write to TCNT, the counting-up is not performed and the write takes priority as shown in Figure 30.14.




Figure 30.14 Conflict between TCNT Write and Increment

30.8.5 Conflict between TCORA or TCORB Write and Compare Match

Even if a compare match signal is generated simultaneously with CPU write to TCORA or TCORB as shown in Figure 30.15, the write takes priority and the compare match signal does not reach High level.




Figure 30.15 Conflict between TCORA or TCORB Write and Compare Match

30.8.6 Conflict between Compare Matches A and B

If compare match events A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the output methods high for compare match A and compare match B, as listed in Table 30.8.

Table 30.8 Timer Output Priorities

Output Setting	Priority
Toggle output	High
High output	↑
Low output	
No change	Low

30.8.7 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched. Table 30.9 lists the relationship between the timing at which the internal clock is switched (by writing to the TCCR.CKS[2:0] bits) and the operation of TCNT.

When TCNT count clock is generated from an internal clock, the rising edge of the internal clock pulse are always monitored. If the signal levels of the clocks before and after switching change from low to high as shown in No. 2 in Table 30.9, the change is considered as an edge. Therefore, a TCNT count clock is generated and TCNT is incremented. The erroneous increment of TCNT can also happen when switching between internal and internal clocks.

Table 30.9 Switching of Internal Clocks and TCNT Operation (1/2)





No.	Timing to Change the TCCR.CKS[2:0] Bits	TCNT Counter Operation
1	Switching from low to low*1	
2	Switching from low to high*2	

Table 30.9 Switching of Internal Clocks and TCNT Operation (2/2)

No.	Timing to Change the TCCR.CKS[2:0] Bits	TCNT Counter Operation
3	Switching from high to low*4	
4	Switching from high to high	

Note 1. Includes switching from low to stop, and from stop to low.
Note 2. Includes switching from stop to high.
Note 3. Generated because the change of the signal levels is considered as an edge; TCNT counter is incremented.
Note 4. Includes switching from high to stop.

30.8.8 Clock Source Setting with Cascaded Connection

If 16-bit counter mode and compare match count mode are specified at the same time, count clocks for TMR0.TCNT and TMR1.TCNT (TMR2.TCNT and TMR3.TCNT) are not generated, and the counter stops. Do not specify 16-bit counter mode and compare match count mode simultaneously.

30.8.9 Continuous Output of Compare Match Interrupt Signal

When TCORA or TCORB is set to 00h, PCLK/1 is set as the internal clock, and compare match is set as the counter clear source, the TCNT counter remains 00h and is not updated, and a compare match interrupt signal is output continuously to form a flat signal level.
At this time, the interrupt controller cannot detect the second and subsequent interrupts.
Figure 30.16 shows operation timing when the compare match interrupt signal is continuously output.




Figure 30.16 Continuous Output of Compare Match Interrupt Signal (n = 0 to 3)

31. Compare Match Timer (CMT)

This MCU has two on-chip compare match timer (CMT) units (unit 0 and unit 1), each consisting of a two-channel 16-bit timer (i.e., a total of four channels). The CMT has a 16-bit counter, and can generate interrupts at set intervals.
In this section, “PCLK” is used to refer to PCLKB.

31.1 Overview

Table 31.1 lists the specifications for the CMT.
Figure 31.1 shows a block diagram of the CMT (unit 0). A two-channel CMT constitutes a unit. Unit 0 and unit 1 are the same in terms of specifications. Compare match timer start register 0 (CMSTR0) and compare match interrupts (CMI0 and CMI1) of unit 0 correspond to compare match timer start register 1 (CMSTR1) and compare match interrupts (CMI2 and CMI3) of unit 1.

Table 31.1 CMT Specifications

Item	Description
Count clocks	• Four frequency dividing clocks One clock from PCLK/8, PCLK/32, PCLK/128, and PCLK/512 can be selected for each channel.
Interrupt	A compare match interrupt can be requested for each channel.
Event link function (output)	An event signal is output upon a CMT1 compare match.
Event link function (input)	Linking to the specified module is possible. CMT1 count start, event counter, or count restart operation is possible.
Low power consumption function	Each unit can be placed in a module stop state.




Figure 31.1 CMT (Unit 0) Block Diagram

31.2 Register Descriptions

31.2.1 Compare Match Timer Start Register 0 (CMSTR0)

Address(es): 0008 8000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	STR1	STR0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	STR0	Count Start 0	0: CMT0.CMCNT count is stopped. 1: CMT0.CMCNT count is started.	R/W
b1	STR1	Count Start 1	0: CMT1.CMCNT count is stopped. 1: CMT1.CMCNT count is started.	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

31.2.2 Compare Match Timer Start Register 1 (CMSTR1)

Address(es): 0008 8010h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	STR3	STR2
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	STR2	Count Start 2	0: CMT2.CMCNT count is stopped. 1: CMT2.CMCNT count is started.	R/W
b1	STR3	Count Start 3	0: CMT3.CMCNT count is stopped. 1: CMT3.CMCNT count is started.	R/W
b15 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

31.2.3 Compare Match Timer Control Register (CMCR)

Address(es): CMT0.CMCR 0008 8002h, CMT1.CMCR 0008 8008h, CMT2.CMCR 0008 8012h, CMT3.CMCR 0008 8018h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	CMIE	—	—	—	—	CKS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	x	0	0	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0 0 0: PCLK/8 0 1: PCLK/32 1 0: PCLK/128 1 1: PCLK/512	R/W
b5 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	CMIE	Compare Match Interrupt Enable	0: Compare match interrupt (CMIn) disabled 1: Compare match interrupt (CMIn) enabled	R/W
b7	—	Reserved	This bit is read as undefined. The write value should be 1.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

CKS[1:0] Bits (Clock Select)

These bits select the count source from four frequency dividing clocks obtained by dividing the peripheral module clock (PCLK).

When the CMSTRm.STRn (m = 0, 1; n = 0 to 3) bit is set to 1, the CMCNT counter starts counting up on the clock selected with the CKS[1:0] bits.

CMIE Bit (Compare Match Interrupt Enable)

The CMIE bit enables or disables compare match interrupt (CMIn) (n = 0 to 3) generation when the CMCNT counter and the CMCOR register values match.

31.2.4 Compare Match Counter (CMCNT)

Address(es): CMT0.CMCNT 0008 8004h, CMT1.CMCNT 0008 800Ah, CMT2.CMCNT 0008 8014h, CMT3.CMCNT 0008 801Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CMCNT counter is a readable/writable up-counter.
When an frequency dividing clock is selected by the CMCR.CKS[1:0] bits and the CMSTRm.STRn (m = 0, 1; n = 0 to 3) bit is set to 1, the CMCNT counter starts counting up using the selected clock.
When the value in the CMCNT counter and the value in the CMCOR register match, the CMCNT counter is set to 0000h. At the same time, a compare match interrupt (CMIn) (n = 0 to 3) is generated.

31.2.5 Compare Match Constant Register (CMCOR)

Address(es): CMT0.CMCOR 0008 8006h, CMT1.CMCOR 0008 800Ch, CMT2.CMCOR 0008 8016h, CMT3.CMCOR 0008 801Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The CMCOR register is a readable/writable register to set a value for compare match with the CMCNT counter.

31.3 Operation

31.3.1 Periodic Count Operation

When an frequency dividing clock is selected by the CMCR.CKS[1:0] bits and the CMSTRm.STRn (m = 0, 1; n = 0 to 3) bit is set to 1, the CMCNT counter starts counting up using the selected clock.
When the value in the counter and the value in the register match, a compare match interrupt (CMIn) (n = 0 to 3) is generated. The CMCNT counter then starts counting up again from 0000h. Figure 31.2 shows the operation of the CMCNT counter.




Figure 31.2 CMCNT Counter Operation

31.3.2 CMCNT Count Timing

As the count clock to be input to the CMCNT counter, one of four frequency dividing clocks (PCLK/8, PCLK/32, PCLK/128, and PCLK/512) obtained by dividing the peripheral module clock (PCLK) can be selected with the CMCR.CKS[1:0] bits. Figure 31.3 shows the timing of the CMCNT counter.




Figure 31.3 CMCNT Count Timing

31.4 Interrupts

31.4.1 Interrupt Sources

The CMT has channels and each of them to which a different vector address is allocated has a compare match interrupt (CMIn) (n = 0 to 3). When a compare match interrupt occurs, the corresponding interrupt request is output.
When the interrupt request is used to generate a CPU interrupt, the priority of channels can be changed by the interrupt controller settings. For details, see section 15, Interrupt Controller (ICUD).

Table 31.2 CMT Interrupt Sources

Name	Interrupt Sources	DTC Activation	DMAC Activation
CMI0	Compare match in CMT0	Possible	Possible
CMI1	Compare match in CMT1	Possible	Possible
CMI2	Compare match in CMT2	Possible	Possible
CMI3	Compare match in CMT3	Possible	Possible

31.4.2 Timing of Compare Match Interrupt Generation

When the CMCNT counter and the CMCOR register match, a compare match interrupt (CMIn) (n = 0 to 3) is generated. A compare match signal is generated at the last state in which the values match (the timing when the CMCNT counter updates the matched count value). That is, after a match between the CMCOR register and the CMCNT counter, the compare match signal is not generated until the next the CMCNT counter input clock.
Figure 31.4 shows the timing of a compare match interrupt.




Figure 31.4 Timing of a Compare Match Interrupt

31.5 Link Operations by ELC

31.5.1 Event Signal Output to ELC

The CMT uses the event link controller (ELC) to perform link operation to a preset module using the interrupt request signal as the event signal. The CMT outputs the event signal upon a CMT1 compare match.
The event signal can be output regardless of the setting of the corresponding interrupt request enable bit (CMTn.CMCR.CMIE).

31.5.2 CMT Operation When Receiving an Event Signal from ELC

The CMT can perform either of the following operations upon the event preset by the ELSR7 register of the ELC.

(1) Count Start

When the CMT count start operation is selected by the ELOPC register of the ELC and the event specified by ELSR7 occurs, the CMSTR0.STR1 bit is set to 1, starting the CMT count operation.
However, if the specified event occurs while the CMSTR0.STR1 bit is 1, the event is ignored.

(2) Event Count

When the CMT event count operation is selected by the ELOPC register of the ELC and the event specified by ELSR7 occurs with the CMSTR0.STR1 bit being 1, the events are counted as the count source regardless of the CMT1.CMCR.CKS[1:0] bit setting. Reading the counter value returns the number of events that have been actually input.

(3) Count Restart

When the CMT count restart operation is selected by the ELOPC register of the ELC and the event specified by ELSR7 occurs, the CMT1.CMCNT counter value is modified to the initial value. If the CMSTR0.STR1 bit is 1 here, the count operation can be continued.

31.5.3 Notes on Operating CMT According to an Event Signal from ELC

The following describes the notes on operating the CMT using the event link feature.

(1) Count Start

When the event specified by ELSR7 occurs during the write cycle to the CMSTR0.STR1 bit, the cycle is not completed; setting 1 according to the event occurrence takes priority.

(2) Event Count

When the event specified by ELSR7 occurs during the write cycle to the CMT1.CMCNT, the cycle is not completed; event count operation according to the event occurrence takes priority.

(3) Count Restart

When the event specified by ELSR7 occurs during the write cycle to the CMT1.CMCNT, the cycle is not completed; count value initialization according to the event occurrence takes priority.

31.6 Usage Notes

31.6.1 Setting the Module Stop Function

The CMT can be enabled or disabled using the module stop control register. After a reset, the CMT is in the module stop state. The registers can be accessed by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

31.6.2 Conflict between CMCNT Counter Writing and Compare Match

When the compare match signal is generated while writing to the CMCNT counter, clearing the CMCNT counter has priority over writing to it. In this case, the CMCNT counter is not written to. Figure 31.5 shows the timing to clear the CMCNT counter.




Figure 31.5 Conflict between CMCNT Counter Writing and Compare Match

31.6.3 Conflict between CMCNT Counter Writing and Incrementing

If writing to the counter and the incrementing conflict, the writing has priority over the incrementing. Figure 31.6 shows the timing to write the CMCNT counter.




Figure 31.6 Conflict between CMCNT Counter Writing and Incrementing

32. Compare Match Timer W (CMTW)

This MCU includes two units (unit 0 and unit 1) with one channel of 32-bit compare match timer W (CMTW).
CMTW has a 32-bit counter and can generate interrupts each time a set period elapses.
In this section, “PCLK” is used to refer to PCLKB.

32.1 Overview

Table 32.1 shows the specifications of the CMTW.
Figure 32.1 shows a block diagram of the CMTW0 and Figure 32.2 shows a block diagram of the CMTW1.

Table 32.1 CMTW Specifications

Item	Function
Number of channels	Two channels (unit 0, unit 1)
Timer counter	16-bit/32-bit selectable up-counter The counter returns to 0000 0000h after a compare match.
Prescaler	Four dividing clocks are output. Selectable from any of PCLK/8, PCLK/32, PCLK/128, and PCLK/512
Input capture	Up to two input capture input signals available.
Output compare	Up to two output compare output signals available.
Compare match	One compare match available (no output compare output pin used).
Interrupts	Compare match interrupt Input capture 0 and 1 interrupts Output compare 0 and 1 interrupts
Event link function (output) (Unit 0)	Compare match
Event link function (input) (Unit 0)	One of the following operations is enabled after an event is accepted: • Count start operation • Event count operation • Count restart operation
Low power consumption function	Each unit can be placed in the module stop state.




Figure 32.1 CMTW0 Block Diagram




Figure 32.2 CMTW1 Block Diagram

Table 32.2 shows the CMTW pin configuration.

Table 32.2 CMTW Pin Configuration

Unit	Pin Name	I/O	Description
CMTW0	TIC0	Input	Input capture input for the CMTW0.CMWICR0 register
	TIC1	Input	Input capture input for the CMTW0.CMWICR1 register
	TOC0	Output	Output compare output for the CMTW0.CMWOCR0 register
	TOC1	Output	Output compare output for the CMTW0.CMWOCR1 register
CMTW1	TIC2	Input	Input capture input for the CMTW1.CMWICR0 register
	TIC3	Input	Input capture input for the CMTW1.CMWICR1 register
	TOC2	Output	Output compare output for the CMTW1.CMWOCR0 register
	TOC3	Output	Output compare output for the CMTW1.CMWOCR1 register

32.2 Register Descriptions

32.2.1 Timer Start Register (CMWSTR)

Address(es): CMTW0.CMWSTR 0009 4200h, CMTW1.CMWSTR 0009 4280h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	STR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	STR	Counter Start	0: CMWCNT counter count is stopped. (The value immediately before count operation stops is retained and the count operation is stopped.) 1: CMWCNT counter count is started.	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

STR Bit (Counter Start)

Specifies whether the timer counter operates or is stopped. The relevant prescaler operates or is stopped according to the settings of the STR bit.

32.2.2 Timer Control Register (CMWCR)

Address(es): CMTW0.CMWCR 0009 4204h, CMTW1.CMWCR 0009 4284h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CCLR[2:0]			—	—	—	CMS	—	OC1IE	OC0IE	IC1IE	IC0IE	CMWIE	—	CKS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0 0 0: PCLK/8 0 1: PCLK/32 1 0: PCLK/128 1 1: PCLK/512	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	CMWIE	Compare Match Interrupt Request Enable	0: Interrupt request (CMWI) disabled 1: Interrupt request (CMWI) enabled	R/W
b4	IC0IE	Input Capture 0 Interrupt Request Enable	0: Interrupt request (IC0I) disabled 1: Interrupt request (IC0I) enabled	R/W
b5	IC1IE	Input Capture 1 Interrupt Request Enable	0: Interrupt request (IC1I) disabled 1: Interrupt request (IC1I) enabled	R/W
b6	OC0IE	Output Compare 0 Interrupt Request Enable	0: Interrupt request (OC0I) disabled 1: Interrupt request (OC0I) enabled	R/W
b7	OC1IE	Output Compare 1 Interrupt Request Enable	0: Interrupt request (OC1I) disabled 1: Interrupt request (OC1I) enabled	R/W
b8	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b9	CMS	Timer Counter Size	0: 32 bits 1: 16 bits	R/W
b12 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b13	CCLR[2:0]	Counter Clear	b15 b14 b13 0 0 0: CMWCNT counter cleared by CMWCOR register compare match 0 0 1: Clearing of CMWCNT counter disabled 0 1 0: Clearing of CMWCNT counter disabled 0 1 1: Clearing of CMWCNT counter disabled 1 0 0: CMWCNT counter cleared by CMWICR0 register input capture 1 0 1: CMWCNT counter cleared by CMWICR1 register input capture 1 1 0: CMWCNT counter cleared by CMWOCR0 register compare match 1 1 1: CMWCNT counter cleared by CMWOCR1 register compare match	R/W

The CMWCR register should be set while the timer counter (CMWCNT) operation is stopped.

CKS[1:0] Bits (Clock Select)

Select the clock to be input to the CMWCNT counter among four internal clocks obtained by dividing the peripheral module clock (PCLK). When the CMWSTR.STR bit is set to 1, the CMWCNT counter starts counting based on the clock selected with the CMWCR.CKS[1:0] bits.

CMWIE Bit (Compare Match Interrupt Request Enable)

Enables or disables compare match interrupt request (CMWI) generation when the CMWCNT counter and the CMWCOR register values match.

IC0IE Bit (Input Capture 0 Interrupt Request Enable)

Enables or disables input capture 0 interrupt request (IC0I) generation when input capture is generated in the CMWICR0 register.

IC1IE Bit (Input Capture 1 Interrupt Request Enable)

Enables or disables input capture 1 interrupt request (IC1I) generation when input capture is generated in the CMWICR1 register.

OC0IE Bit (Output Compare 0 Interrupt Request Enable)

Enables or disables output compare 0 interrupt request (OC0I) generation when the CMWCNT counter and the CMWOCR0 register values match.

OC1IE Bit (Output Compare 1 Interrupt Request Enable)

Enables or disables output compare 1 interrupt request (OC1I) generation when the CMWCNT counter and CMWOCR1 register values match.

CMS Bit (Timer Counter Size)

Selects either 16 or 32 bits as the size of the timer counter (CMWCNT). The size selected with the CMS bit is valid in the CMWCOR, CMWICR0, CMWICR1, CMWOCR0, and CMWOCR1 registers.

CCLR[2:0] Bits (Counter Clear)

Select the CMWCNT counter clearing source.

32.2.3 Timer I/O Control Register (CMWIOR)

Address(es): CMTW0.CMWIOR 0009 4208h, CMTW1.CMWIOR 0009 4288h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CMWE	—	OC1E	OC0E	OC1[1:0]		OC0[1:0]		—	—	IC1E	IC0E	IC1[1:0]		IC0[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	IC0[1:0]	Input Capture 0 Control	b1 b0 0 0: Input capture at the rising edge 0 1: Input capture at the falling edge 1 0: Input capture at both edges 1 1: Setting prohibited	R/W
b3, b2	IC1[1:0]	Input Capture 1 Control	b3 b2 0 0: Input capture at the rising edge 0 1: Input capture at the falling edge 1 0: Input capture at both edges 1 1: Setting prohibited	R/W
b4	IC0E	Input Capture 0 Enable	0: Input capture 0 operation disabled 1: Input capture 0 operation enabled	R/W
b5	IC1E	Input Capture 1 Enable	0: Input capture 1 operation disabled 1: Input capture 1 operation enabled	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9, b8	OC0[1:0]	Output Compare 0 Control	b9 b8 0 0: Retains the output value.*1 0 1: Initially outputs low and toggles the output value upon compare match. 1 0: Initially outputs high and toggles the output value upon compare match. 1 1: Setting prohibited	R/W
b11, b10	OC1[1:0]	Output Compare 1 Control	b11 b10 0 0: Retains the output value.*1 0 1: Initially outputs low and toggles the output value upon compare match. 1 0: Initially outputs high and toggles the output value upon compare match. 1 1: Setting prohibited	R/W
b12	OC0E	Output Compare 0 Enable	0: Output compare 0 operation disabled 1: Output compare 0 operation enabled	R/W
b13	OC1E	Output Compare 1 Enable	0: Output compare 1 operation disabled 1: Output compare 1 operation enabled	R/W
b14	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b15	CMWE	Compare Match Enable	0: Compare match operation disabled 1: Compare match operation enabled	R/W

Note 1. After reset, low is output until the CMWIOR register is set.

32.2.4 Timer Counter (CMWCNT)

Address(es): CMTW0.CMWCNT 0009 4210h, CMTW1.CMWCNT 0009 4290h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CMWCNT counter is a readable/writable up-counter.
Before starting count operation, the timer control register (CMWCR) should be set. When the 16-bit counter size is selected with the CMS bit in the timer control register (CMWCR), bits 15 to 0 in this register are valid. When writing to the CMWCNT counter, write data in 32-bit units with the upper bits set to 0000h. The CMWCNT counter can only be accessed in longword units.
When the CMWSTR.STR bit is set to 1, the CMWCNT counter starts counting. When the CMWSTR.STR bit is set to 0, the CMWCNT counter retains the value immediately before a stop of counting and stops counting.

32.2.5 Compare Match Constant Register (CMWCOR)

Address(es): CMTW0.CMWCOR 0009 4214h, CMTW1.CMWCOR 0009 4294h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The CMWCOR register is a readable/writable register that specifies the time up to a compare match between the timer counter (CMWCNT) value and CMWCOR value. When the 16-bit counter size is selected with the CMS bit in the timer control register (CMWCR), bits 15 to 0 in this register are valid. When writing to the CMWCOR register, write data in 32-bit units with the upper bits set to 0000h. The CMWCOR register can only be accessed in longword units. To detect an overflow, set the CMWCOR register value to FFFF FFFFh (32-bit count operation) or 0000 FFFFh (16-bit count operation). When the CMWCNT counter is set to 0, a compare match interrupt request (CMWI) can be used as an overflow detection signal.

32.2.6 Input Capture Register n (CMWICRn) (n = 0, 1)

Address(es): CMTW0.CMWICR0 0009 4218h, CMTW0.CMWICR1 0009 421Ch, CMTW1.CMWICR0 0009 4298h, CMTW1.CMWICR1 0009 429Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CMWICRn register is a read-only register in which the CMWCNT value is stored when an input capture is generated.
When the 16-bit counter size is selected with the CMWCR.CMS bit, bits 15 to 0 in these registers are valid. Writing to these registers is invalid. The CMWICRn register can only be accessed in longword units.

32.2.7 Output Compare Register n (CMWOCRn) (n = 0, 1)

Address(es): CMTW0.CMWOCR0 0009 4220h, CMTW0.CMWOCR1 0009 4224h, CMTW1.CMWOCR0 0009 42A0h, CMTW1.CMWOCR1 0009 42A4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The CMWOCRn register is a readable/writable register that set the value to be compared when an output compare is generated.
When the 16-bit counter size is selected with the CMWCR.CMS bit, bits 15 to 0 of these registers become valid. When writing to these registers, write data in 32-bit units with the upper bits set to 0000h.
The CMWOCRn register can only be accessed in longword units. The initial value of CMWOCR0 and CMWOCR1 registers is FFFF FFFFh.

32.3 Operation

When the CMWCR register is set and then the STR bit in CMWSTR is set to 1, the CMTW starts count operation. Setting the CMWSTR.STR bit to 0 enables the CMWCNT counter to retain the value immediately before a stop of counting and stop counting. Setting the CMWIOR register enables using the compare match function, input capture input function, and output compare output function.

32.3.1 Period Count Operation

When the counter clock is selected by using the CMWCR.CKS[1:0] bits and the CMWSTR.STR bit is set to 1, the CMWCNT counter starts counting cycles of the selected clock. When clearing of the counter is selected by the CMWCR.CCLR[2:0] bits and the counter clearing source is generated, the CMWCNT counter becomes 0000 0000h and continues counting. When clearing of the counter is not selected, an overflow is generated when FFFF FFFFh changes to 0000 0000h during 32-bit count operation and 0000 FFFFh changes to 0000 0000h during 16-bit count operation, and the CMWCNT counter continues counting.

32.3.2 Compare Match Function

When the values of the CMWCNT counter and CMWCOR register match, the CMWCNT counter becomes 0000 0000h. At this time, a compare match interrupt request (CMWI) is generated. The CMWCNT counter restarts counting from 0000 0000h.

To enable overflow detection, the CMWCOR register value should be set to FFFF FFFFh (when the counter size is 32 bits) or 0000 FFFFh (when the counter size is 16 bits). When the values of the CMWCNT counter and CMWCOR register match, the CMWCNT counter becomes 0000 0000h. In this case, the compare match interrupt request (CMWI) is generated. The CMWCNT counter then restarts counting from 0000 0000h.

Figure 32.3 shows an example of procedure for setting compare match operation.




Figure 32.3 Procedure for Setting Compare Match Operation

Figure 32.4 shows an example when compare match with CMWCOR is set as a counter clearing source.




Figure 32.4 Example of Compare Match Operation

Figure 32.5 shows an example when CMWCOR is set to FFFF FFFFh and an overflow is detected.




Figure 32.5 Example of Compare Match Operation (Overflow Detected)

32.3.3 Output Compare Function

The output compare function can be used for toggle waveform output. When the CMWCNT counter value matches either of the values of the CMWOCR0 or CMWOCR1 register, the output compare interrupt request (OC0I or OC1I) is generated. Figure 32.6 shows an example of procedure for setting output compare operation.




Figure 32.6 Procedure for Setting Output Compare Operation

Figure 32.7 shows an example of toggle waveform output from the TOC0 and TOC1 pins when the counter is set to be cleared by compare match with the CMWOCR1 register.




Figure 32.7 Example of Output Compare Operation (Unit 0)

32.3.4 Input Capture Function

Through detecting the edge on the TIC0 and TIC1 pin input, the CMWCNT counter value can be transferred to the CMWICR0 and CMWICR1 registers, respectively. The edges to be detected can be selected from among the rising edge alone, falling edge alone, and both the rising and falling edges. When the CMWCNT counter value is transferred to the CMWICR0 or CMWICR1 register using the input capture operation, an input capture interrupt request (IC0I or IC1I) is generated. Figure 32.8 shows an example of procedure for setting input capture operation.




Figure 32.8 Procedure for Setting Input Capture Operation

Figure 32.9 shows an example in which both edges are selected for the TIC0 pin input capture detection edge and the falling edge for the TIC1 pin, and the CMWCNT counter is cleared by a CMWICR1 register input capture.




Figure 32.9 Example of Input Capture Operation (Unit 0)

32.3.5 Counter Size

With the CMTW, either 16 or 32 bits can be selected as the counter size by using the CMWCR.CMS bit.
When the counter is used as a 16-bit counter, set the value of the CMWCOR register in 32-bit units with the upper 16 bits set to 0000h. 0000 FFFFh should be set to detect an overflow. Similarly, set the values of the CMWOCR0 and CMWOCR1 registers in 32-bit units with the upper 16 bits set to 0000h. Read the CMWOCR0 and CMWOCR1 registers in 32-bit units. The upper 16 bits can be read as 0000h.

32.3.6 Count Timing of CMWCNT Counter

By setting the CMWCR.CKS[1:0] bits, one of four clocks (PCLK/8, PCLK/32, PCLK/128, and PCLK/512) obtained by dividing the peripheral module clock (PCLK) can be selected as the counter clock to be input to the CMWCNT counter.
Figure 32.10 shows the timing.




Figure 32.10 Count Timing (PCLK/8)

32.3.7 Output Compare Output Timing

A compare match signal is generated in the last state in which the CMWOCRn register (n = 0, 1) and CMWCNT counter values match (the CMWCNT counter value is updated immediately after the state). The compare match signal is generated if the CMWCNT count-up enable signal is input after a match between the CMWOCRn register and CMWCNT counter values. When a compare match signal is generated, output of the output compare pin (TOC pin) is toggled.
Figure 32.11 shows output compare output timing.




Figure 32.11 Output Compare Output Timing

32.3.8 Input Capture Timing

Figure 32.12 shows the timing of input capture operation at both edges.
When the edge of the TIC0 and TIC1 pins is detected, the CMWCNT counter value is transferred to the CMWICR0 and CMWICR1 registers, respectively.




Figure 32.12 Input Capture Timing (Unit 0, Both-Edge Detection) (n = 0, 1)

32.4 Interrupts

32.4.1 CMTW Interrupt Sources and DTC/DMAC Transfer Requests

The CMTW has five interrupt sources: two input capture interrupt requests (IC0I and IC1I), two output compare interrupt requests (OC0I and OC1I), and a compare match interrupt request (CMWI).
Table 32.3 shows the interrupt sources. The interrupt sources can be enabled or disabled using the IC0IE, IC1IE, OC0IE, OC1IE, and CMWIE bits in CMWCR and are separately generated to the interrupt controller.
Each interrupt request can activate the DMAC or DTC. When the DMAC is used for data transfer, an interrupt request is not generated to the CPU. For generating an interrupt request to the CPU during data transfer using the DTC, refer to section 20, Data Transfer Controller (DTCb).

Table 32.3 CMTW Interrupt Sources

Unit	Name	Interrupt Request	Interrupt Request Enable Bit	DMAC/DTC Activation
CMTW0	CMWI0	Compare match of CMTW0.CMWCOR register	CMTW0.CMWCR.CMWIE	Possible
	IC0I0	Input capture of CMTW0.CMWICR0 register	CMTW0.CMWCR.IC0IE	Possible
	IC1I0	Input capture of CMTW0.CMWICR1 register	CMTW0.CMWCR.IC1IE	Possible
	OC0I0	Output compare of CMTW0.CMWOCR0 register	CMTW0.CMWCR.OC0IE	Possible
	OC1I0	Output compare of CMTW0.CMWOCR1 register	CMTW0.CMWCR.OC1IE	Possible
CMTW1	CMWI1	Compare match of CMTW1.CMWCOR register	CMTW1.CMWCR.CMWIE	Possible
	IC0I1	Input capture of CMTW1.CMWICR0 register	CMTW1.CMWCR.IC0IE	Possible
	IC1I1	Input capture of CMTW1.CMWICR1 register	CMTW1.CMWCR.IC1IE	Possible
	OC0I1	Output compare of CMTW1.CMWOCR0 register	CMTW1.CMWCR.OC0IE	Possible
	OC1I1	Output compare of CMTW1.CMWOCR1 register	CMTW1.CMWCR.OC1IE	Possible

32.4.2 Timing of Compare Match Interrupt Generation

When the values of the CMWCNT counter and CMWCOR register match, a compare match interrupt request (CMWI) is generated. The compare match signal is generated at the end of the cycle where the values matched (i.e. when the CMWCNT counter is updated from the matching counter value).The compare match signal, therefore, is not generated until a count-up enable signal is generated after the values of the CMWCNT counter and CMWCOR register have matched. Figure 32.13 shows the timing of compare match interrupt generation.




Figure 32.13 Timing of Compare Match Interrupt Generation

(a) Timing of Output Compare Interrupt Generation

Figure 32.14 shows the timing of output compare interrupt generation.




Figure 32.14 Timing of Output Compare Interrupt Generation (n = 0, 1)

(b) Timing of Input Capture Interrupt Generation

Figure 32.15 shows the timing of input capture interrupt generation.




Figure 32.15 Timing of Input Capture Interrupt Generation (n = 0, 1)

32.5 Link Operations by ELC

32.5.1 Event Signal Output to ELC

The CMTW uses the event link controller (ELC) to perform link operation to a preset module using the interrupt request signal as the event signal.
The CMTW outputs the event signal upon a compare match. The corresponding channel is channel 0. The event signal can be output regardless of the corresponding interrupt request enable bit (CMWCR.CMWIE).
For details, refer to section 21, Event Link Controller (ELC).

(1) Compare Match Event

In response to a compare match, the CMTW simultaneously issues an interrupt request and a compare match event signal to the ELC. The event signal is issued regardless of the settings of the corresponding interrupt request enable bit (CMWCR.CMWIE bit).




Figure 32.16 Timing of Issuing a Compare Match Event Signal

32.5.2 CMTW Operation When Receiving an Event Signal from ELC

The CMTW can perform any of the following operations according to the event preset by the ELSRn register of the ELC.

(1) Count Start

The CMTW count start operation is selected by the ELOPH register of the ELC. If the event specified by the ELSRn register occurs, the CMWSTR.STR bit is set to 1, starting the CMTW count operation.
However, if the specified event occurs while the CMWSTR.STR bit is 1, the event is ignored.




Figure 32.17 Count Start Operation on Acceptance of the Event Signal

(2) Event Count

The CMTW event count operation is selected by the ELOPH register of the ELC. If the event specified by the ELSRn register occurs when the CMWCR.STR bit is 1, the event is counted as the count source regardless of the CMWCR.CKS[1:0] bit setting.
Reading the counter value returns the number of events that have been actually input.




Figure 32.18 Event Count Operation on Acceptance of the Event Signal

(3) Count Restart

The CMTW count restart operation is selected by the ELOPH register of the ELC. If the event specified by the ELSRn register occurs, the CMWCNT counter value becomes 0000 0000h. If the CMWSTR.STR bit is 1, the count operation can be continued.




Figure 32.19 Count Restart Operation on Acceptance of the Event Signal

32.5.3 Conflict between Event Link Operation and Register Access

The followings are the notes on using CMTW for event link operations.
Table 32.4 lists count operations when event link operation and register access conflict.

Table 32.4 Count Operations When Event Link Operation and Register Access Conflict (n = 0, 1)

Event Link Operation	Register Access	CMWCNT Counter Status	Operation to be Performed
Count start	Writing to the CMWSTR.STR bit	Stopped state	Count start
		Compare match	Count start
		Counting up	Count start
Event count	Writing to CMWCNT counter	—	Event count
	Writing to CMWCOR register	Compare match	Compare match
Count restart	Writing to CMWCNT counter	Other than compare match	Count restart
	Writing to CMWCNT counter	Compare match	Compare match
	(No access to registers)	Compare match	Compare match
(No events)	Writing to CMWCNT counter	Compare match	Output of compare match interrupt request Writing to CMWCNT counter
		Counting up	Writing to CMWCNT counter
	Writing to CMWCOR register	Compare match	Compare match
	Writing to CMWOCRn register	Compare match	Compare match
	Reading from CMWCNT counter	Counting up	Counting up and reading of the previous value

(1) Count Start

When writing to the STR bit in the CMWSTR register and acceptance of the event signal are in contention, writing to the STR bit does not proceed since setting of the STR bit to 1 in response to the event takes priority.




Figure 32.20 Conflict between Event Acceptance and Register Access in Count Start Operation

(2) Event Count

When writing to the CMWCNT counter and acceptance of the event signal are in contention, writing to the CMWCNT counter does not proceed since the count operation in response to the event takes priority.




Figure 32.21 Conflict between Event Acceptance and Register Access in Event Counting Operation

(3) Count Restart

When writing to the CMWCNT counter and acceptance of the event signal are in contention, writing to the CMWCNT counter does not proceed since the counter value initialization in response to the event occurrence takes priority.




Figure 32.22 Conflict between Event Acceptance and Register Access in Count Restart Operation

32.6 Usage Notes

32.6.1 Setting the Module Stop Function

The CMTW operation can be enabled or disabled using the MSTPCRA register. The CMTW0 and CMTW1 are initially disabled after a reset. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

32.6.2 Conflict between CMWCNT Counter Writing and Compare Match

If the compare match signal is generated during writing to the CMWCNT counter, the compare match request is output but the counter is not cleared since writing to the counter takes priority.
Figure 32.23 shows the timing of conflict between CMWCNT counter writing and compare match.




Figure 32.23 Conflict between CMWCNT Counter Writing and Compare Match

32.6.3 Conflict between CMWCNT Counter Writing and Incrementing or Clearing

In case of conflict between incrementation or clearing of the CMWCNT counter and writing to the CMWCNT counter, the counter is not actually incremented or cleared since writing to the CMWCNT counter takes priority.
Figure 32.24 shows the timing in the case of contention between writing to the CMWCNT counter and incrementation or clearing.




Figure 32.24 Conflict between CMWCNT Counter Writing and Incrementing

32.6.4 Conflict between CMWCOR Register Writing and Compare Match

If the compare match is generated during the CMWCOR register write cycle, the writing to the CMWCOR register takes priority and also the compare match signal is output.
Figure 32.25 shows the timing of conflict between CMWCOR register writing and compare match.




Figure 32.25 Conflict between CMWCOR Register Writing and Compare Match

32.6.5 Conflict between CMWOCRn Register Writing and Compare Match (n = 0, 1)

If the compare match is generated during the CMWOCRn register write cycle, the writing to the CMWOCRn register takes priority and also the compare match signal is output.
Figure 32.26 shows the timing of conflict between CMWOCRn register writing and compare match.




Figure 32.26 Conflict between CMWOCRn Register Writing and Compare Match

32.6.6 Conflict between CMWCNT Counter Reading and Incrementing or Clearing

If the CMWCNT counter incrementing or clearing process occurs at the same time that the data of the CMWCNT counter is read, the value having been in the CMWCNT counter before incremented or cleared is read.
Figure 32.27 shows the timing of conflict between CMWCNT counter reading and incrementing.




Figure 32.27 Conflict between CMWCNT Counter Reading and Incrementing

32.6.7 Conflict between CMWICRn Register Reading and Input Capture (n = 0, 1)

If the input capture detection signal is generated at the same time that the data of the CMWICRn register is read, the value having been in the CMWICRn register before updated by input capture transfer is read.
Figure 32.28 shows the timing of conflict between CMWICRn register reading and input capture.




Figure 32.28 Conflict between CMWICRn Register Reading and Input Capture

33. Realtime Clock (RTCd)

In this section, “PCLK” is used to refer to PCLKB.

33.1 Overview


The RTC has two types of counting modes: calendar count mode and binary count mode. They are used by switching the register settings.
For calendar count mode, the RTC has a 100 year calendar from 2000 to 2099 and automatically adjusts dates for leap years.
For binary count mode, the RTC does not count in terms of years, months, dates, day-of-week, hours, or minutes; it counts seconds, and retains the information as a serial value. This mode can be used for calendars other than the Gregorian calendar.
The count source of the time counters is selectable as the sub-clock or main clock.
The RTC uses the 128-Hz clock which is acquired by the count source divided by the prescaler as the reference clock.
Year, month, date, day-of-week, a.m./p.m. (in 12-hour mode), hour, minute, second, or 32-bit binary is counted in 1/128 second units.

Table 33.1 lists the specifications of the RTC, Figure 33.1 shows a block diagram of the RTC, and Table 33.2 shows the pin configuration of the RTC.

Table 33.1 RTC Specifications

Item	Description
Count mode	Calendar count mode/binary count mode
Count source*1	Sub-clock (XCIN) or main clock (EXTAL)
Clock and calendar functions	• Calendar count mode Year, month, date, day-of-week, hour, minute, second are counted, BCD display 12 hours/24 hours mode switching function 30 seconds adjustment function (a number less than 30 is rounded down to 00 seconds, and 30 seconds or more are rounded up to one minute) Automatic adjustment function for leap years • Binary count mode Count seconds in 32 bits, binary display • Common to both modes Start/stop function The sub-second digit is displayed in binary units (1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, or 64 Hz). Clock error correction function Clock (1 Hz/64 Hz) output
Interrupts	• Alarm interrupt (ALM) As an alarm interrupt condition, selectable which of the below is compared with: - Calendar count mode: Year, month, date, day-of-week, hour, minute, or second can be selected - Binary count mode: Each bit of the 32-bit binary counter • Periodic interrupt (PRD) 2 seconds, 1 second, 1/2 second, 1/4 second, 1/8 second, 1/16 second, 1/32 second, 1/64 second, 1/128 second, or 1/256 second can be selected as an interrupt period. • Carry interrupt (CUP) An interrupt is generated at either of the following timings: - When a carry from the 64-Hz counter to the second counter is generated. - When the 64-Hz counter is changed and the R64CNT register is read at the same time. • Recovery from software standby mode or deep software standby mode can be performed by an alarm interrupt or periodic interrupt
Time capture function	• Times can be captured when the edge of the time capture event input pin is detected. For every event input, month, date, hour, minute, and second are captured or 32-bit binary counter value is captured.
Event link function	Periodic event output

Note 1. Satisfy the frequency of the peripheral module clock (PCLKB) ≥ the frequency of the count source.



R64CNT:	64-Hz counter	RSECAR/BCNT0AR:	Second alarm register/Binary counter 0 alarm register
RSECCNT/BCNT0:	Second counter/Binary counter 0	RMINAR/BCNT1AR:	Minute alarm register/Binary counter 1 alarm register
RMINCNT/BCNT1:	Minute counter/Binary counter 1	RHRAR/BCNT2AR:	Hour alarm register/Binary counter 2 alarm register
RHRCNT/BCNT2:	Hour counter/Binary counter 2	RWKAR/BCNT3AR:	Day-of-week alarm register/Binary counter 3 alarm register
RWKCNT/BCNT3:	Day-of-week counter/Binary counter 3	RDAYAR/BCNT0AER:	Date alarm register/Binary counter 0 alarm enable register
RDAYCNT:	Date counter	RMONAR/BCNT1AER:	Month alarm register/Binary counter 1 alarm enable register
RMONCNT:	Month counter	RYRAR/BCNT2AER:	Year alarm register/Binary counter 2 alarm enable register
RYRCNT:	Year counter	RYRAREN/BCNT3AER:	Year alarm enable register/Binary counter 3 alarm enable register
RCR1:	RTC control register 1	RTCCRn:	Time capture control register n
RCR2:	RTC control register 2	RSECCPn/BCNT0CPn:	Second capture register n/BCNT0 capture register n
RCR3:	RTC control register 3	RMINCPn/BCNT1CPn:	Minute capture register n/BCNT1 capture register n
RCR4:	RTC control register 4	RHRCPn/BCNT2CPn:	Hour capture register n/BCNT2 capture register n
RFRH/RFRL:	Frequency register H/L	RDAYCPn/BCNT3CPn:	Date capture register n/BCNT3 capture register n
RADJ:	Time error adjustment register	RMONCPn:	Month capture register n

Figure 33.1 Block Diagram of RTC (n = 0 to 2)

Table 33.2 Pin Configuration of RTC

Pin Name	I/O	Function
XTAL	Output	These pins are used to connect a crystal. The EXTAL pin can also be used to input an external clock. For details, refer to section 9.3.2, External Clock Input.
EXTAL	Input	
XCIN	Input	Connect a 32.768-kHz crystal to these pins.
XCOUT	Output	
RTCOUT	Output	This pin is used to output a 1-Hz/64-Hz waveform, but not in deep software standby mode.
RTCIC0	Input	Time capture event input pins
RTCIC1	Input	
RTCIC2	Input	

33.2 Register Descriptions

When writing to or reading from RTC registers, do so in accordance with section 33.6.5, Notes on Writing to and Reading from Registers.

If the value in an RTC register after a reset is given as x (undefined bits) in the list, it is not initialized by a reset. When RTC enters the reset state or a low power consumption state during counting operations (i.e. while the RCR2.START bit is 1), the year, month, day of the week, date, hours, minutes, seconds, and 64-Hz counters continue to operate. However, when the count source is the main clock, the main clock is not stopped by a reset other than a deep software standby reset. For details, refer to Table 6.2, Targets to be Initialized by Each Reset Source. Note that a reset generated during writing to or updating of a register might destroy the register value. In addition, do not allow the chip to enter software standby mode or deep software standby mode immediately after setting any of these registers. For details, refer to section 33.6.4, Transitions to Low Power Consumption Modes after Setting Registers.

33.2.1 64-Hz Counter (R64CNT)

Address(es): RTC.R64CNT 0008 C400h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	F1HZ	F2HZ	F4HZ	F8HZ	F16HZ	F32HZ	F64HZ
Value after reset:	0	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	F64HZ	64 Hz	Indicate the state between 1 Hz and 64 Hz of the sub-second digit.	R
b1	F32HZ	32 Hz		R
b2	F16HZ	16 Hz		R
b3	F8HZ	8 Hz		R
b4	F4HZ	4 Hz		R
b5	F2HZ	2 Hz		R
b6	F1HZ	1 Hz		R
b7	—	Reserved	This bit is read as 0. Writing to this bit has no effect.	R

The R64CNT counter is used in both calendar count mode and in binary count mode.

The 64-Hz counter (R64CNT) generates a period of one second by counting the 128-Hz reference clock.

The state in the sub-second range can be confirmed by reading this counter.


This counter is set to 00h by an RTC software reset or executing 30-second adjustment.

To read this counter, follow the procedure in section 33.3.5, Reading 64-Hz Counter and Time.

33.2.2 Second Counter (RSECCNT)/Binary Counter 0 (BCNT0)

(1) In calendar count mode:

Address(es): RTC.RSECCNT 0008 C402h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	SEC1[3:0]	1-Second Count	Counts from 0 to 9 every second. When a carry is generated, 1 is added to the tens place.	R/W
b6 to b4	SEC10[2:0]	10-Second Count	Counts from 0 to 5 for 60-second counting.	R/W
b7	—	Reserved	Set this bit to 0. It is read as the set value.	R/W

The RSECCNT counter is used for setting and counting the BCD-coded second value. It counts carries generated once per second in the 64-Hz counter.
The setting range is decimal 00 to 59. The RTC will not operate normally if any other value is set. Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
After writing to the RSECCNT register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

(2) In binary count mode:

Address(es): RTC.BCNT0 0008 C402h




x: Undefined

The BCNT0 counter is a readable/writable 32-bit binary counter b7 to b0.
The 32-bit binary counter performs count operation by a carry generating for each second of the 64-Hz counter.
Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
To read this counter, follow the procedure in section 33.3.5, Reading 64-Hz Counter and Time.

33.2.3 Minute Counter (RMINCNT)/Binary Counter 1 (BCNT1)

(1) In calendar count mode:

Address(es): RTC.RMINCNT 0008 C404h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MIN1[3:0]	1-Minute Count	Counts from 0 to 9 every minute. When a carry is generated, 1 is added to the tens place.	R/W
b6 to b4	MIN10[2:0]	10-Minute Count	Counts from 0 to 5 for 60-minute counting.	R/W
b7	—	Reserved	Set this bit to 0. It is read as the set value.	R/W

The RMINCNT counter is used for setting and counting the BCD-coded minute value. It counts carries generated once per minute in the second counter.
A value from 00 through 59 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
After writing to the RMINCNT counter, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

(2) In binary count mode:

Address(es): RTC.BCNT1 0008 C404h




x: Undefined

The BCNT1 counter is a readable/writable 32-bit binary counter b15 to b8.
The 32-bit binary counter performs count operation by a carry generating for each second of the 64-Hz counter.
Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
To read this counter, follow the procedure in section 33.3.5, Reading 64-Hz Counter and Time.

33.2.4 Hour Counter (RHRCNT)/Binary Counter 2 (BCNT2)

(1) In calendar count mode:

Address(es): RTC.RHRCNT 0008 C406h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	HR1[3:0]	1-Hour Count	Counts from 0 to 9 once per hour. When a carry is generated, 1 is added to the tens place.	R/W
b5, b4	HR10[1:0]	10-Hour Count	Counts from 0 to 2 once per carry from the ones place.	R/W
b6	PM	PM	Time Counter Setting for a.m./p.m. 0: a.m. 1: p.m.	R/W
b7	—	Reserved	Set this bit to 0. It is read as the set value.	R/W

The RHRCNT counter is used for setting and counting the BCD-coded hour value. It counts carries generated once per hour in the minute counter.
The specifiable time differs according to the setting in the hours mode bit (RCR2.HR24).
When the RCR2.HR24 bit is 0: From 00 to 11 (in BCD)
When the RCR2.HR24 bit is 1: From 00 to 23 (in BCD)
If a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
The PM bit is only enabled when the RCR2.HR24 bit is 0. Otherwise, the setting in the PM bit has no effect.
After writing to the RHRCNT counter, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

(2) In binary count mode:

Address(es): RTC.BCNT2 0008 C406h



x: Undefined

The BCNT2 counter is a readable/writable 32-bit binary counter b23 to b16.
The 32-bit binary counter performs count operation by a carry generating for each second of the 64-Hz counter.
Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
To read this counter, follow the procedure in section 33.3.5, Reading 64-Hz Counter and Time.

33.2.5 Day-of-Week Counter (RWKCNT)/Binary Counter 3 (BCNT3)

(1) In calendar count mode:

Address(es): RTC.RWKCNT 0008 C408h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	DAYW[2:0]		
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	DAYW[2:0]	Day-of-Week Counting	b2 b0 0 0 0: Sunday 0 0 1: Monday 0 1 0: Tuesday 0 1 1: Wednesday 1 0 0: Thursday 1 0 1: Friday 1 1 0: Saturday 1 1 1: Setting Prohibited	R/W
b7 to b3	—	Reserved	Set these bits to 0. They are read as the set value.	R/W

The RWKCNT counter is used for setting and counting in the coded day-of-week value. It counts carries generated once per day in the hour counter.
A value from 0 through 6 can be specified; if a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

(2) In binary count mode:

Address(es): RTC.BCNT3 0008 C408h

	b7	b6	b5	b4	b3	b2	b1	b0
	BCNT[31:24]							
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

The BCNT3 counter is a readable/writable 32-bit binary counter b31 to b24.
The 32-bit binary counter performs count operation by a carry generating for each second of the 64-Hz counter.
Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
To read this counter, follow the procedure in section 33.3.5, Reading 64-Hz Counter and Time.

33.2.6 Date Counter (RDAYCNT)

Address(es): RTC.RDAYCNT 0008 C40Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	DATE10[1:0]		DATE1[3:0]			
Value after reset:	0	0	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	DATE1[3:0]	1-Day Count	Counts from 0 to 9 once per day. When a carry is generated, 1 is added to the tens place.	R/W
b5, b4	DATE10[1:0]	10-Day Count	Counts from 0 to 3 once per carry from the ones place.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The RDAYCNT counter is used in calendar count mode.
The RDAYCNT counter is used for setting and counting the BCD-coded date value. It counts carries generated once per day in the hour counter. The count operation depends on the month and whether the year is a leap year.
Leap years are determined according to whether the year counter (RYRCNT) value is divisible by 400, 100, and 4.
A value from 01 through 31 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly. (When specifying a value, note that the range of specifiable days depends on the month and whether the year is a leap year.) Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
After writing to the RHRCNT counter, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

33.2.7 Month Counter (RMONCNT)

Address(es): RTC.RMONCNT 0008 C40Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	MON10	MON1[3:0]			
Value after reset:	0	0	0	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MON1[3:0]	1-Month Count	Counts from 0 to 9 once per month. When a carry is generated, 1 is added to the tens place.	R/W
b4	MON10	10-Month Count	Counts from 0 to 1 once per carry from the ones place.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The RMONCNT counter is used in calendar count mode.
The RMONCNT counter is used for setting and counting the BCD-coded month value. It counts carries generated once per month in the date counter.
A value from 01 through 12 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.
After writing to the RMONCNT counter, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

33.2.8 Year Counter (RYRCNT)

Address(es): RTC.RYRCNT 0008 C40Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	YR10[3:0]				YR1[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	YR1[3:0]	1-Year Count	Counts from 0 to 9 once per year. When a carry is generated, 1 is added to the tens place.	R/W
b7 to b4	YR10[3:0]	10-Year Count	Counts from 0 to 9 once per carry from ones place. When a carry is generated in the tens place, 1 is added to the hundreds place.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The RYRCNT counter is used in calendar count mode.

The RYRCNT counter is used for setting and counting the BCD-coded year value. It counts carries generated once per year in the month counter.

A value from 00 through 99 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2.

After writing to the RYRCNT counter, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

33.2.9 Second Alarm Register (RSECAR)/Binary Counter 0 Alarm Register (BCNT0AR)

(1) In calendar count mode:

Address(es): RTC.RSECAR 0008 C410h

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB	SEC10[2:0]			SEC1[3:0]			
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	SEC1[3:0]	1 Second	Value for the ones place of seconds	R/W
b6 to b4	SEC10[2:0]	10 Seconds	Value for the tens place of seconds	R/W
b7	ENB	ENB	0: The register value is not compared with the RSECCNT counter value. 1: The register value is compared with the RSECCNT counter value.	R/W

The RSECAR register is an alarm register corresponding to the BCD-coded second counter RSECCNT. When the ENB bit is set to 1, the RSECAR value is compared with the RSECCNT value. From among the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, and RYRAREN), only those selected with the ENB bits set to 1 are compared with the corresponding counters. When the respective values all match, the IR flag corresponding to the ALM interrupt is set to 1.
RSECAR values from 00 through 59 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly.
After writing to the RSECAR register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.
This register is set to 00h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT0AR 0008 C410h

	b7	b6	b5	b4	b3	b2	b1	b0
	BCNTAR[7:0]							
Value after reset:	x	x	x	x	x	x	x	x


x: Undefined

The BCNT0AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b7 to b0.
This register is set to 00h by an RTC software reset.

33.2.10 Minute Alarm Register (RMINAR)/Binary Counter 1 Alarm Register (BCNT1AR)

(1) In calendar count mode:

Address(es): RTC.RMINAR 0008 C412h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MIN1[3:0]	1 Minute	Value for the ones place of minutes	R/W
b6 to b4	MIN10[2:0]	10 Minutes	Value for the tens place of minutes	R/W
b7	ENB	ENB	0: The register value is not compared with the RMINCNT counter value. 1: The register value is compared with the RMINCNT counter value.	R/W

The RMINAR register is an alarm register corresponding to the BCD-coded minute counter RMINCNT. When the ENB bit is set to 1, the RMINAR value is compared with the RMINCNT value. From among the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, and RYRAREN), only those selected with the ENB bits set to 1 are compared with the corresponding counters. When the respective values all match, the IR flag corresponding to the ALM interrupt is set to 1.
RMINAR values from 00 through 59 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly.
After writing to the RMINAR register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.
This register is set to 00h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT1AR 0008 C412h




x: Undefined

The BCNT1AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b15 to b8.
This register is set to 00h by an RTC software reset.

33.2.11 Hour Alarm Register (RHRAR)/Binary Counter 2 Alarm Register (BCNT2AR)

(1) In calendar count mode:

Address(es): RTC.RHRAR 0008 C414h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	HR1[3:0]	1 Hour	Value for the ones place of hours	R/W
b5, b4	HR10[1:0]	10 Hours	Value for the tens place of hours	R/W
b6	PM	PM	Time Alarm Setting for a.m./p.m. 0: a.m. 1: p.m.	R/W
b7	ENB	ENB	0: The register value is not compared with the RHRCNT counter value. 1: The register value is compared with the RHRCNT counter value.	R/W

The RHRAR register is an alarm register corresponding to the BCD-coded hour counter RHRCNT. When the ENB bit is set to 1, the RHRAR value is compared with the RHRCNT value. From among the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, and RYRAREN), only those selected with the ENB bits set to 1 are compared with the corresponding counters. When the respective values all match, the IR flag corresponding to the ALM interrupt is set to 1.
The specifiable time differs according to the setting in the hours mode bit (RCR2.HR24).
When the RCR2.HR24 bit is 0: From 00 to 11 (in BCD)
When the RCR2.HR24 bit is 1: From 00 to 23 (in BCD)
If a value outside of this range is specified, the RTC does not operate correctly.
When the RCR2.HR24 bit is 0, be sure to set the PM bit.
When the RCR2.HR24 bit is 1, the setting in the PM bit has no effect.
After writing to the RHRAR register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.
This register is set to 00h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT2AR 0008 C414h



x: Undefined

The BCNT2AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b23 to b16.
This register is set to 00h by an RTC software reset.

33.2.12 Day-of-Week Alarm Register (RWKAR)/Binary Counter 3 Alarm Register (BCNT3AR)

(1) In calendar count mode:

Address(es): RTC.RWKAR 0008 C416h

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB	—	—	—	—	DAYW[2:0]		
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	DAYW[2:0]	Day-of-Week Setting	b2 b0 0 0 0: Sunday 0 0 1: Monday 0 1 0: Tuesday 0 1 1: Wednesday 1 0 0: Thursday 1 0 1: Friday 1 1 0: Saturday 1 1 1: Setting Prohibited	R/W
b6 to b3	—	Reserved	Set these bits to 0. They are read as the set value.	R/W
b7	ENB	ENB	0: The register value is not compared with the RWKCNT counter value. 1: The register value is compared with the RWKCNT counter value.	R/W

The RWKAR register is an alarm register corresponding to the coded day-of-week counter RWKCNT. When the ENB bit is set to 1, the RWKAR value is compared with the RWKCNT value. From among the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, and RYRAREN), only those selected with the ENB bits set to 1 are compared with the corresponding counters. When the respective values all match, the IR flag corresponding to the ALM interrupt is set to 1.

RWKAR values from 0 through 6 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly.

After writing to the RWKAR register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.

This register is set to 00h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT3AR 0008 C416h

	b7	b6	b5	b4	b3	b2	b1	b0
	BCNTAR[31:24]							
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

The BCNT3AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b31 to b24.

This register is set to 00h by an RTC software reset.

33.2.13 Date Alarm Register (RDAYAR)/Binary Counter 0 Alarm Enable Register (BCNT0AER)

(1) In calendar count mode:

Address(es): RTC.RDAYAR 0008 C418h

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB	—	DATE10[1:0]		DATE1[3:0]			
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	DATE1[3:0]	1 Day	Value for the ones place of days	R/W
b5, b4	DATE10[1:0]	10 Days	Value for the tens place of days	R/W
b6	—	Reserved	Set this bit to 0. It is read as the set value.	R/W
b7	ENB	ENB	0: The register value is not compared with the RDAYCNT counter value. 1: The register value is compared with the RDAYCNT counter value.	R/W

The RDAYAR register is an alarm register corresponding to the BCD-coded date counter RDAYCNT. When the ENB bit is set to 1, the RDAYAR value is compared with the RDAYCNT value. From among the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, and RYRAREN), only those selected with the ENB bits set to 1 are compared with the corresponding counters. When the respective values all match, the IR flag corresponding to the ALM interrupt is set to 1.
RDAYAR values from 01 through 31 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly.
After writing to the RDAYAR register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.
This register is set to 00h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT0AER 0008 C418h

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB[7:0]							
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

The BCNT0AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b7 to b0. Among the ENB[31:0] bits, the binary counter (BCNT[31:0]) corresponding to the bits which are set to 1 and the binary alarm register (BCNTAR[31:0]) are compared, and when all match, the IR flag corresponding to the ALM interrupt becomes 1.
This register is set to 00h by an RTC software reset.

33.2.14 Month Alarm Register (RMONAR)/Binary Counter 1 Alarm Enable Register (BCNT1AER)

(1) In calendar count mode:

Address(es): RTC.RMONAR 0008 C41Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB	—	—	MON10	MON1[3:0]			
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MON1[3:0]	1 Month	Value for the ones place of months	R/W
b4	MON10	10 Months	Value for the tens place of months	R/W
b6, b5	—	Reserved	Set these bits to 0. They are read as the set value.	R/W
b7	ENB	ENB	0: The register value is not compared with the RMONCNT counter value. 1: The register value is compared with the RMONCNT counter value.	R/W

The RMONAR register is an alarm register corresponding to the BCD-coded month counter RMONCNT. When the ENB bit is set to 1, the RMONAR value is compared with the RMONCNT value. From among the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, and RYRAREN), only those selected with the ENB bits set to 1 are compared with the corresponding counters. When the respective values all match, the IR flag corresponding to the ALM interrupt is set to 1.
RMONAR values from 01 through 12 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly.
After writing to the RMONAR register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.
This register is set to 00h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT1AER 0008 C41Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB[15:8]							
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

The BCNT1AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b15 to b8. Among the ENB[31:0] bits, the binary counter (BCNT[31:0]) corresponding to the bits which are set to 1 and the binary alarm register (BCNTAR[31:0]) are compared, and when all match, the IR flag corresponding to the ALM interrupt becomes 1.
This register is set to 00h by an RTC software reset.

33.2.15 Year Alarm Register (RYRAR)/Binary Counter 2 Alarm Enable Register (BCNT2AER)

(1) In calendar count mode:

Address(es): RTC.RYRAR 0008 C41Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	YR10[3:0]				YR1[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	YR1[3:0]	1 Year	Value for the ones place of years	R/W
b7 to b4	YR10[3:0]	10 Years	Value for the tens place of years	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The RYRAR register is an alarm register corresponding to the BCD-coded year counter RYRCNT.
RYRAR values from 00 through 99 (in BCD) can be specified; if a value outside of this range is specified, the RTC does not operate correctly.
After writing to the RYRAR register, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers for notes on accessing registers.
This register is set to 0000h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT2AER 0008 C41Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ENB[23:16]							
Value after reset:	0	0	0	0	0	0	0	0	x	x	x	x	x	x	x	x

x: Undefined

The BCNT2AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b23 to b16. Among the ENB[31:0] bits, the binary counter (BCNT[31:0]) corresponding to the bits which are set to 1 and the binary alarm register (BCNTAR[31:0]) are compared, and when all match, the IR flag corresponding to the ALM interrupt becomes 1.
This register is set to 0000h by an RTC software reset.

33.2.16 Year Alarm Enable Register (RYRAREN)/Binary Counter 3 Alarm Enable Register (BCNT3AER)

(1) In calendar count mode:

Address(es): RTC.RYRAREN 0008 C41Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB	—	—	—	—	—	—	—
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	Set these bits to 0. They are read as the set value.	R/W
b7	ENB	ENB	0: The register value is not compared with the RYRCNT counter value. 1: The register value is compared with the RYRCNT counter value.	R/W

When the ENB bit in the RYRAREN register is set to 1, the RYRAR value is compared with the RYRCNT value. From among the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, and RYRAREN), only those selected with the ENB bits set to 1 are compared with the corresponding counters. When the respective values all match, the IR flag corresponding to the ALM interrupt is set to 1.
This register is set to 00h by an RTC software reset.

(2) In binary count mode:

Address(es): RTC.BCNT3AER 0008 C41Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	ENB[31:24]							
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

The BCNT3AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b31 to b24. Among the ENB[31:0] bits, the binary counter (BCNT[31:0]) corresponding to the bits which are set to 1 and the binary alarm register (BCNTAR[31:0]) are compared, and when all match, the IR flag corresponding to the ALM interrupt becomes 1.
This register is set to 00h by an RTC software reset.

33.2.17 RTC Control Register 1 (RCR1)

Address(es): RTC.RCR1 0008 C422h

	b7	b6	b5	b4	b3	b2	b1	b0
	PES[3:0]				RTCOS	PIE	CIE	AIE
Value after reset:	x	x	x	x	0	x	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	AIE	Alarm Interrupt Enable	0: An alarm interrupt request is disabled. 1: An alarm interrupt request is enabled.	R/W
b1	CIE	Carry Interrupt Enable	0: A carry interrupt request is disabled. 1: A carry interrupt request is enabled.	R/W
b2	PIE	Periodic Interrupt Enable	0: A periodic interrupt request is disabled. 1: A periodic interrupt request is enabled.	R/W
b3	RTCOS	RTCOUT Output Select	0: RTCOUT outputs 1 Hz. 1: RTCOUT outputs 64 Hz.	R/W
b7 to b4	PES[3:0]	Periodic Interrupt Select	b7 b4 0 1 1 0: A periodic interrupt is generated every 1/256 second.*1 0 1 1 1: A periodic interrupt is generated every 1/128 second. 1 0 0 0: A periodic interrupt is generated every 1/64 second. 1 0 0 1: A periodic interrupt is generated every 1/32 second. 1 0 1 0: A periodic interrupt is generated every 1/16 second. 1 0 1 1: A periodic interrupt is generated every 1/8 second. 1 1 0 0: A periodic interrupt is generated every 1/4 second. 1 1 0 1: A periodic interrupt is generated every 1/2 second. 1 1 1 0: A periodic interrupt is generated every 1 second. 1 1 1 1: A periodic interrupt is generated every 2 seconds. Other than above: No periodic interrupts are generated.	R/W

Note 1. When the main clock is selected (RCR4.RCKSEL bit = 1) while the PES[3:0] bits are 0110b, a periodic interrupt is generated every 1/128 second.

The RCR1 register is used in both calendar count mode and in binary count mode.
Bits AIE, PIE, and PES[3:0] are updated synchronously with the count source. When the RCR1 register is modified, check that all the bits have been updated before proceeding to the next processing.

AIE Bit (Alarm Interrupt Enable)

This bit enables or disables alarm interrupt requests.
If the times indicated by the counters and alarm settings match in deep software standby mode, the MCU returns from the mode regardless of the value of the AIE bit.

CIE Bit (Carry Interrupt Enable)

This bit enables and disables interrupt requests when a carry to the RSECCNT/BCNT0 register occurs, or when a carry to the 64-Hz counter (R64CNT) occurs while reading the 64-Hz counter.

PIE Bit (Periodic Interrupt Enable)

This bit enables or disabled a periodic interrupt.
If the periods indicated by the counters and PES[3:0] settings match in deep software standby mode, the MCU returns from the mode regardless of the value of the PIE bit.

RTCOS Bit (RTCOUT Output Select)

This bit selects the RTCOUT output period. The RTCOS bit must be rewritten while count operation is stopped (the RCR2.START bit is 0) and RTCOUT output is disabled (the RCR2.RTCOE bit is 0). When the RTCOUT is output to an external pin, the RCR2.RTCOE bit must be enabled. For details on controlling I/O ports, refer to section 23.4.1, Procedure for Specifying Input/Output Pin Function.

PES[3:0] Bits (Periodic Interrupt Select)

These bits specify the period for the periodic interrupt. A periodic interrupt is generated with the period specified by these bits.

33.2.18 RTC Control Register 2 (RCR2)

Address(es): RTC.RCR2 0008 C424h

	b7	b6	b5	b4	b3	b2	b1	b0
	CNTMD	HR24	AADJP	AADJE	RTCOE	ADJ30	RESET	START
Value after reset:	x	x	x	x	0	0	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	START	Start*4	0: Prescaler and counter are stopped. 1: Prescaler and counter operate normally.	R/W
b1	RESET	RTC Software Reset	• In writing 0: Writing is invalid. 1: The prescaler and the target registers for RTC software reset*1 are initialized. • In reading 0: In normal time operation, or an RTC software reset has completed. 1: During an RTC software reset	R/W
b2	ADJ30	30-Second Adjustment*2	• In writing 0: Writing is invalid. 1: 30-second adjustment is executed. • In reading 0: In normal time operation, or 30-second adjustment has completed. 1: During 30-second adjustment	R/W
b3	RTCOE	RTCOUT Output Enable	0: RTCOUT output disabled. 1: RTCOUT output enabled.	R/W
b4	AADJE	Automatic Adjustment Enable *3, *4	0: Automatic adjustment is disabled. 1: Automatic adjustment is enabled.	R/W
b5	AADJP	Automatic Adjustment Period Select*3, *4	0: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every minute (every 32 seconds in binary counter mode). 1: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every 10 seconds (every 8 seconds in binary counter mode).	R/W
b6	HR24	Hours Mode*2, *4	0: The RTC operates in 12-hour mode. 1: The RTC operates in 24-hour mode.	R/W
b7	CNTMD	Count Mode Select*4	0: The calendar count mode. 1: The binary count mode.	R/W

Note 1. R64CNT, RSECAR/BCNT0AR, RMINAR/BCNT1AR, RHRAR/BCNT2AR, RWKAR/BCNT3AR, RDAYAR/BCNT0AER, RMONAR/BCNT1AER, RYRAR/BCNT2AER, RYRAREN/BCNT3AER, RADJ, RTCCRn, RSECCPn/BCNT0CPn, RMINCPn/BCNT1CPn, RHRCPn/BCNT2CPn, RDAYCPn/BCNT3CPn, RMONCPn, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP
Note 2. This bit is reserved in binary counter mode. The write value should be 0.
Note 3. When the main clock is selected, the setting of this bit is disabled.
Note 4. After writing to this bit, confirm that its value has actually changed before proceeding with further processing. Refer to section 33.6.5, Notes on Writing to and Reading from Registers regarding changes to the values of the AADJE, AADJP, and HR24 bits.

The RCR2 register is related to hours mode, automatic adjustment function, enabling the RTCOUT output, 30-second adjustment, RTC software reset, and controlling count operation.

START Bit (Start)

This bit stops or restarts the prescaler or counter (clock) operation.
The START bit is updated in synchronization with the count source. When the START bit is modified, check that the bit is updated before proceeding to the next processing.

RESET Bit (RTC Software Reset)

This bit initializes the prescaler and registers to be reset by RTC software reset.
When 1 is written to the RESET bit, the initialization starts in synchronization with the count source. When the initialization is completed, the RESET bit is automatically set to 0.
When 1 is written to the RESET bit, check that the bit is set to 0, and then make next settings.

ADJ30 Bit (30-Second Adjustment)

This bit is for 30-second adjustment.
When 1 is written to the ADJ30 bit, the RSECCNT value of 30 seconds or less is rounded down to 00 second and the value of 30 seconds or more is rounded up to 1 minute.
The 30-second adjustment is performed in synchronization with the count source. When 1 is written to this bit, the ADJ30 bit is automatically set to 0 after the 30-second adjustment is completed. In case when 1 is written to the ADJ30 bit, check that the bit is set to 0, and then make next settings.
When the 30-second adjustment is performed, the prescaler and R64CNT are also reset.
The ADJ30 bit is set to 0 by an RTC software reset.
This bit is reserved in binary counter mode. The write value should be 0.

RTCOE Bit (RTCOUT Output Enable)

This bit enables output of a 1-Hz/64-Hz clock signal from the RTCOUT pin.
Use the START bit to stop counting by the counters before changing the value of the RTCOE bit. Do not stop counting (write 0 to the START bit) and change the value of the RTCOE bit at the same time.
When RTCOUT signal is to be output from an external pin, set the RTCOE bit to 1 and set up the port control for the pin.

AADJE Bit (Automatic Adjustment Enable)

This bit controls (enables or disables) automatic adjustment.
Set the plus–minus bits (RADJ.PMADJ[1:0]) to 00b (adjustment is not performed) before changing the value of the AADJE bit.
The AADJE bit is set to 0 by an RTC software reset.

AADJP Bit (Automatic Adjustment Period Select)

This bit selects the automatic-adjustment period.
Set the plus–minus bits (RADJ.PMADJ[1:0]) to 00b (adjustment is not performed) before changing the value of the AADJP bit.
The AADJP bit is set to 0 by an RTC software reset.

HR24 Bit (Hours Mode)


This bit specifies whether the RTC will operate in 12- or 24-hour mode.
Use the START bit to stop counting by the counters before changing the value of the HR24 bit. Do not stop counting (write 0 to the START bit) and change the value of the HR24 bit at the same time.
This bit is reserved in binary counter mode. The write value should be 0.

CNTMD Bit (Count Mode Select)

This bit specifies whether the RTC count mode is operated in calendar count mode or in binary count mode.
After setting the count mode, execute an RTC software reset and start again from the initial settings.
The CNTMD bit is updated in synchronization with the count source, so when the value of the CNTMD bit has been changed, check that the value of the bit has actually been updated before applying the RTC software reset. The count mode changes to that which was specified beforehand in the CNTMD bit after the RTC software reset is applied.
For details on initial settings, refer to section 33.3.1, Outline of Initial Settings of Registers after Power On.

33.2.19 RTC Control Register 3 (RCR3)

Address(es): RTC.RCR3 0008 C426h



x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	RTCEN	Sub-Clock Oscillator Control	0: Sub-clock oscillator is stopped. 1: Sub-clock oscillator is operating.	R/W
b3 to b1	RTCDV[2:0]	Sub-Clock Oscillator Drive Capacity Control	b3 b1 0 0 0: Setting prohibited 0 0 1: Drive capacity for low CL 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: Setting prohibited 1 0 1: Setting prohibited 1 1 0: Drive capacity for standard CL 1 1 1: Setting prohibited	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The RCR3 register is used for controlling the sub-clock oscillator in the clock generation circuit. For details on controlling the sub-clock oscillator, refer to section 9, Clock Generation Circuit.
This register is a function common to calendar count mode and binary count mode.
When this register is modified, check that all the bits have been updated before proceeding to the next processing.

RTCEN Bit (Sub-Clock Oscillator Control)

The RTCEN bit and a clock generation circuit register (the SOSCCR.SOSTP bit) control whether to operate or stop the sub-clock oscillator. If one of the bits is set so as to enable the operation, the sub-clock oscillator runs.
When using the sub-clock as the count source to the RTC, set the sub-clock oscillator using the RTCEN bit.
When the main clock is selected (RCR4.RCKSEL bit = 1), making the sub-clock oscillator run or stop is controlled only by the SOSCCR.SOSTP bit regardless of the value set in the RTCEN bit.

RTCDV[2:0] Bits (Sub-Clock Oscillator Drive Capacity Control)

These bits control the drive capacity of the sub-clock oscillator.
Before modifying the RTCDV[2:0] bits, be sure to stop the sub-clock oscillator. When the main clock is selected (RCR4.RCKSEL bit = 1), making the sub-clock oscillator run or stop is controlled only by the SOSCCR.SOSTP bit regardless of the value set in the RTCEN bit.

33.2.19.1 Notes on using a low CL crystal unit

When the RCR3.RTCDV[2:0] bits are 001b (drive capacity for low CL), the oscillator is susceptible to noise. Especially when the signal level of any pin near the XCIN or XCOUT pin is changed, the oscillation accuracy of the sub-clock oscillator may be affected. The accuracy is affected differently depending on the board traces and how the signal level of any pin near the XCIN or XCOUT pin is changed. When designing a board using a low CL crystal unit, refer to the application note “Design Guide for Low CL Sub-clock Circuits” (R01AN1187EJ) to reduce the influence from noise. The following are examples that may significantly affect oscillation accuracy:

(1) When connecting an on-chip debugging emulator to the FINED pin

Since the FINED pin (FINE interface pin) is near the XCIN and XCOUT pins, the oscillation accuracy of the sub-clock oscillator is affected when using the FINED pin in debugging. When using the FINED pin in debugging, set the RCR3.RTCDV[2:0] bits to 001b (drive capacity for low CL) and debug at the room temperature.

(2) When supplying an external clock to the main clock oscillator

When inputting an external clock to the EXTAL pin, the oscillation accuracy of the sub-clock oscillator may be affected. When inputting an inverted external clock to the XTAL pin, the oscillation accuracy will be affected more significantly.

33.2.20 RTC Control Register 4 (RCR4)

Address(es): RTC.RCR4 0008 C428h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	RCKSEL
Value after reset:	0	0	0	0	0	0	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	RCKSEL	Count Source Select	0: Sub-clock oscillator is selected. 1: Main clock oscillator is selected.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The RCR4 register is used for selecting the count source. This function is used in both calendar count mode and binary count mode.
When the RCKSEL bit is set to 0, the time is counted with the sub-clock. When the bit is set to 1, the time is counted with the main clock.

RCKSEL Bit (Count Source Select)

This bit selects the count source from the sub-clock and the main clock.
The count source should be selected only once before the initial settings of the RTC registers at power on.

33.2.21 Frequency Register H/L (RFRH/RFRL)

Address(es): RTC.RFRH 0008 C42Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	RFC[16]
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	x

x: Undefined

Address(es): RTC.RFRL 0008 C42Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RFC[15:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

- RFRH register

Bit	Symbol	Bit Name	Description	R/W
b0	RFC[16]	Frequency Divide Ratio Setting	Set the divide ratio of the main clock to generate the reference clock of 128 Hz. If the setting value in the RFC[16:0] bits is n, the prescaler divides the main clock by n + 1.	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

- RFRL register

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	RFC[15:0]	Frequency Divide Ratio Setting	Set the divide ratio of the main clock to generate the reference clock of 128 Hz. If the setting value in the RFC[16:0] bits is n, the prescaler divides the main clock by n + 1.	R/W

RFRH/RFRL is a register for controlling the prescaler when the main clock is selected.
The RTC time counter operates on a 128-Hz clock signal as the reference clock. Therefore, when the main clock is selected, the main clock is divided by the prescaler to generate a 128-Hz clock signal. Set the frequency divide ratio in the RFC[16:0] bits to generate a 128-Hz clock from the main clock frequency. As for the calculation method, refer to the formula below.

A value from 0 0007h through 1 FFFFh can be specified in the RFC[16:0] bits; if a value outside of this range is specified, the RTC does not operate correctly. Rewrite this register while the RCR2.START bit is 0 (counter is stopped). In addition, the range of the main clock frequency that can be used to generate a 128-Hz clock is 1.024 kHz to 16.778 MHz.
The frequency of the peripheral module clock and the main clock should be in the relationship that the peripheral module clock ≥ the main clock.

- Calculation method of frequency comparison value


RFC[16:0] = (Main clock frequency) ÷ 128 – 1

Table 33.3 RFRH/RFRL Register Settings by the Main Clock Frequency

Main Clock Frequency	RFRH/RFRL Register Setting Value
4 MHz	0000 7A11h
8 MHz	0000 F423h
10 MHz	0001 312Ch
12 MHz	0001 6E35h
16 MHz	0001 E847h

33.2.22 Time Error Adjustment Register (RADJ)

Address(es): RTC.RADJ 0008 C42Eh



x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	ADJ[5:0]	Adjustment Value	These bits specify the adjustment value from the prescaler.	R/W
b7, b6	PMADJ[1:0]	Plus–Minus	b7 b6 0 0: Adjustment is not performed. 0 1: Adjustment is performed by the addition to the prescaler. 1 0: Adjustment is performed by the subtraction from the prescaler. 1 1: Setting prohibited	R/W

Adjustment is performed by the addition to or subtraction from the prescaler.
In case when the automatic adjustment enable (RCR2.AADJE) bit is 0, adjustment is performed when writing to the RADJ.
In case when the RCR2.AADJE bit is 1, adjustment is performed in the interval specified by the automatic adjustment period select (RCR2.AADJP) bit.
The current adjustment by software (disabling automatic adjustment) may be invalid if the following adjustment value is specified within 320 cycles of the count source after the register setting. To perform adjustment consecutively, wait for 320 cycles or more of the count source after the register setting and then specify the next adjustment value.
RADJ is updated in synchronization with the count source. When RADJ is modified, check that all the bits have been updated before continuing with further processing.
This register is set to 00h by an RTC software reset.
The setting of this register is enabled only when the sub-clock is selected.
When the main clock is selected, adjustment is not performed.

ADJ[5:0] Bits (Adjustment Value)


These bits specify the adjustment value (the number of sub-clock cycles) from the prescaler.

PMADJ[1:0] Bits (Plus–Minus)

These bits select whether the clock is set ahead or back depending on the error-adjustment value set in the ADJ[5:0] bits.

33.2.23 Time Capture Control Register n (RTCCRn) (n = 0 to 2)

Address(es): RTC.RTCCR0 0008 C440h, RTC.RTCCR1 0008 C442h, RTC.RTCCR2 0008 C444h



x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TCCT[1:0]	Time Capture Control	b1 b0 0 0: No event is detected. 0 1: Rising edge is detected. 1 0: Falling edge is detected. 1 1: Both edges are detected.	R/W
b2	TCST	Time Capture Status	0: No event is detected. 1: An event is detected.*1	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	TCNF[1:0]	Time Capture Noise Filter Control	b5 b4 0 0: The noise filter is off. 0 1: Setting prohibited 1 0: The noise filter is on (count source). 1 1: The noise filter is on (count source by divided by 32).	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	TCEN	Time Capture Event Input Pin Enable	0: The RTCICn pin is disabled as the time capture event input. 1: The RTCICn pin is enabled as the time capture event input.	R/W

Note 1. Indicates that an event has been detected. Writing 1 to this bit has no effect. Writing 0 sets this bit to 0.

The RTCCRn register is used both in calendar count mode and in binary count mode.
RTCCR0, RTCCR1, and RTCCR2 control the RTCIC0, RTCIC1, and RTCIC2 pins, respectively.
RTCCRn is updated in synchronization with the count source. When RTCCRn is modified, check that all the bits except for the TCST bit have been updated before continuing with further processing.
This register is set to 00h by an RTC software reset.

TCCT[1:0] Bits (Time Capture Control)

These bits control the edge detection of the time capture event input pins (RTCIC0, RTCIC1, and RTCIC2). The detection edge is selectable. The TCCT[1:0] bits should be set while the TCEN bit is 1.

TCST Bit (Time Capture Status)

This bit indicates that an event of the time capture event input pins (RTCIC0, RTCIC1, and RTCIC2) has been detected.
When the TCST bit is 0, no event is detected.
When the TCST bit is 1, this bit indicates that an event of the corresponding pin has been detected and the capture register is valid. When multiple events have been detected, the capture time for the first event is retained.
If an event is detected while the count operation is stopped (the RCR2.START bit is 0), the captured value is not guaranteed. In this case, set the TCST bit to 0 for deleting the captured value.
Writing 0 sets the TCST bit to 0. In addition, writing any other value except 0 has no effect.
Set the TCST bit while the TCCT[1:0] bits are 00b (no event is detected).
The TCST bit is set to 0 in synchronization with the count source. When the TCST bit is set to 0, check that the bit has been updated before continuing with further processing.

TCNF[1:0] Bits (Time Capture Noise Filter Control)

These bits control the noise filter of the time capture event input pins (RTCIC0, RTCIC1, and RTCIC2).
When the noise filter is on, the count source divided by 1 or divided by 32 is selectable. In this case, when the input level on the time capture event input pin matches three consecutive times at the set sampling period, the input level is determined.
Set the TCNF[1:0] bits while the TCCT[1:0] bits are 00b (no event is detected). When the noise filter is used, set the TCNF[1:0] bits, wait for three cycles of the specified sampling period, and then set the TCCT[1:0] bits. Set the TCNF[1:0] bits when the TCEN bit is 1.


TCEN Bit (Time Capture Event Input Pin Enable)

This bit enables or disables the time capture event input pins (RTCIC0, RTCIC1, and RTCIC2).
When the sub-clock is selected (RCR4.RCKSEL bit = 0) and the sub-clock oscillator is stopped (RCR3.RTCEN bit = 0), the time capture event input pins (RTCIC0, RTCIC1, and RTCIC2) are disabled regardless of the value of the TCEN bit.
When the time capture event input pin functions (RTCIC0, RTCIC1, and RTCIC2) are allocated to the same pins as other multiplexed functions, make the general input port pin settings for the corresponding pins and then set this bit to 1. If the TCEN bit is set to 0, set also the TCCT[1:0] bits to 00b.

33.2.24 Second Capture Register n (RSECCPn) (n = 0 to 2)/BCNT0 Capture Register n (BCNT0CPn) (n = 0 to 2)

(1) In calendar count mode:

Address(es): RTC.RSECCP0 0008 C452h, RTC.RSECCP1 0008 C462h, RTC.RSECCP2 0008 C472h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	SEC1[3:0]	1-Second Capture	Capture value for the ones place of seconds	R
b6 to b4	SEC10[2:0]	10-Second Capture	Capture value for the tens place of seconds	R
b7	—	Reserved	This bit is read as 0 after an RTC software reset.	R

RSECCPn is a read-only register that captures the RSECCNT value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the RSECCP0, RSECCP1, and RSECCP2 registers, respectively.
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

(2) In binary count mode:

Address(es): RTC.BCNT0CP0 0008 C452h, RTC.BCNT0CP1 0008 C462h, RTC.BCNT0CP2 0008 C472h




x: Undefined

BCNT0CPn is a read-only register that captures the BCNT0 value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the BCNT0CP0, BCNT0CP1, and BCNT0CP2 registers, respectively.
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

33.2.25 Minute Capture Register n (RMINCPn) (n = 0 to 2)/BCNT1 Capture Register n (BCNT1CPn) (n = 0 to 2)

(1) In calendar count mode:

Address(es): RTC.RMINCP0 0008 C454h, RTC.RMINCP1 0008 C464h, RTC.RMINCP2 0008 C474h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MIN1[3:0]	1-Minute Capture	Capture value for the ones place of minutes	R
b6 to b4	MIN10[2:0]	10-Minute Capture	Capture value for the tens place of minutes	R
b7	—	Reserved	This bit is read as 0 after an RTC software reset.	R

RMINCPn is a read-only register that captures the RMINCNT value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the RMINCP0, RMINCP1, and RMINCP2 registers, respectively.
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

(2) In binary count mode:

Address(es): RTC.BCNT1CP0 0008 C454h, RTC.BCNT1CP1 0008 C464h, RTC.BCNT1CP2 0008 C474h




x: Undefined

BCNT1CPn is a read-only register that captures the BCNT1 value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the BCNT1CP0, BCNT1CP1, and BCNT1CP2 registers, respectively.
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

33.2.26 Hour Capture Register n (RHRCPn) (n = 0 to 2)/BCNT2 Capture Register n (BCNT2CPn) (n = 0 to 2)

(1) In calendar count mode:

Address(es): RTC.RHRCP0 0008 C456h, RTC.RHRCP1 0008 C466h, RTC.RHRCP2 0008 C476h




x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	HR1[3:0]	1-Hour Capture	Capture value for the ones place of hours	R
b5, b4	HR10[1:0]	10-Hour Capture	Capture value for the tens place of hours	R
b6	PM	PM	0: a.m. 1: p.m.	R
b7	—	Reserved	This bit is read as 0 after an RTC software reset.	R

RHRCPn is a read-only register that captures the RHRCNT value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the RHRCP0, RHRCP1, and RHRCP2 registers, respectively.
The PM bit is only enabled when the RCR2.HR24 bit is 0 (in 12-hour mode).
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

(2) In binary count mode:

Address(es): RTC.BCNT2CP0 0008 C456h, RTC.BCNT2CP1 0008 C466h, RTC.BCNT2CP2 0008 C476h



x: Undefined

BCNT2CPn is a read-only register that captures the BCNT2 value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the BCNT2CP0, BCNT2CP1, and BCNT2CP2 registers, respectively.
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

33.2.27 Date Capture Register n (RDAYCPn) (n = 0 to 2)/BCNT3 Capture Register n (BCNT3CPn) (n = 0 to 2)

(1) In calendar count mode:

Address(es): RTC.RDAYCP0 0008 C45Ah, RTC.RDAYCP1 0008 C46Ah, RTC.RDAYCP2 0008 C47Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	DATE10[1:0]		DATE1[3:0]			
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	DATE1[3:0]	1-Day Capture	Capture value for the ones place of days	R
b5, b4	DATE10[1:0]	10-Day Capture	Capture value for the tens place of days	R
b7, b6	—	Reserved	These bits are read as 0 after an RTC software reset.	R

RDAYCPn is a read-only register that captures the RDAYCNT value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the RDAYCP0, RDAYCP1, and RDAYCP2 registers, respectively.
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

(2) In binary count mode:

Address(es): RTC.BCNT3CP0 0008 C45Ah, RTC.BCNT3CP1 0008 C46Ah, RTC.BCNT3CP2 0008 C47Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	BCNTCPn[31:24]							
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

BCNT3CPn is a read-only register that captures the BCNT3 value when a time capture event is detected.
The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the BCNT3CP0, BCNT3CP1, and BCNT3CP2 registers, respectively.
This register is set to 00h by an RTC software reset.
Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

33.2.28 Month Capture Register n (RMONCPn) (n = 0 to 2)

Address(es): RTC.RMONCP0 0008 C45Ch, RTC.RMONCP1 0008 C46Ch, RTC.RMONCP2 0008 C47Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	MON10	MON1[3:0]			
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	MON1[3:0]	1-Month Capture	Capture value for the ones place of months	R
b4	MON10	10-Month Capture	Capture value for the tens place of months	R
b7 to b5	—	Reserved	These bits are read as 0	R

RMONCPn is a read-only register that captures the RMONCNT value when a time capture event is detected. The event detection times detected by the RTCIC0, RTCIC1, and RTCIC2 pins are stored in the RMONCP0, RMONCP1, and RMONCP2 registers, respectively.

This register is set to 00h by an RTC software reset.

Before reading from this register, be sure to stop the time capture event detection through the setting of the RTCCRn.TCCT[1:0] bits.

33.3 Operation

33.3.1 Outline of Initial Settings of Registers after Power On

After the power is turned on, the initial settings for the clock setting, count mode setting, time error adjustment, time setting, alarm, interrupt, and time capture control register should be performed.





Figure 33.2 Outline of Initial Settings after Power On

33.3.2 Clock and Count Mode Setting Procedure

Figure 33.3 shows how to set the clock and the count mode.




Note 1. This step is not necessary if the count mode has been set concurrently with setting the START bit to 0. A value corresponding to the count mode setting must be written to the RCR2.CNTMD bit.

Figure 33.3 Clock and Count Mode Setting Procedure

33.3.3 Setting the Time

Figure 33.4 shows how to set the time.



Note 1. This step is not necessary for the time-setting procedure because an RTC software reset is executed in the clock setting procedure of the initial settings for the power supply.

Figure 33.4 Setting the Time

33.3.4 30-Second Adjustment

Figure 33.5 shows how to execute 30-second adjustment.




Figure 33.5 30-Second Adjustment

33.3.5 Reading 64-Hz Counter and Time

Figure 33.6 shows how to read the 64-Hz counter and time.




Figure 33.6 Reading Time

If a carry occurs while the 64-Hz counter and time are being read, the correct time will not be obtained, so they must be read again. The procedure for reading the time without using interrupts is shown in (a) in Figure 33.6, and the procedure using carry interrupts in (b). To keep the program simple, method (a) should be used in most cases.

33.3.6 Alarm Function

Figure 33.7 shows how to use the alarm function.




Figure 33.7 Using Alarm Function

In calendar count mode, an alarm can be generated by any one of year, month, date, day-of-week, hour, minute or second, or any combination of those. Write 1 to the ENB bit in the alarm registers involved in the alarm setting, and set the alarm time in the lower bits. Write 0 to the ENB bit in registers not involved in the alarm setting.

In binary count mode, an alarm can be generated in any bit combination of 32 bits. Write 1 to the ENB bit of the alarm enable register corresponding to the target bit of the alarm, and set the alarm time to the alarm register. For bits that are not target of the alarm, write 0 to the ENB bit of the alarm enable register.

When the counter and the alarm time match, the IR flag corresponding to the ALM interrupt is set to 1. Alarm detection can be confirmed by reading this bit, but an interrupt should be used in most cases. If 1 has been set in the interrupt request enable bit corresponding to the ALM interrupt, an alarm interrupt is generated in the event of alarm, enabling the alarm to be detected.

Writing 0 sets the IR flag corresponding to the ALM interrupt to 0.

When the counter and the alarm time match in a low power consumption state, the MCU returns from the low power consumption state. In deep software standby mode, the MCU returns from the deep software standby mode even when the alarm interrupt request is disabled.

33.3.7 Procedure for Disabling Alarm Interrupt

Figure 33.8 shows the procedure for disabling the enabled alarm interrupt request.




Figure 33.8 Procedure for Disabling Alarm Interrupt Request

33.3.8 Time Error Adjustment Function

The time error adjustment function is used to correct errors (running fast or slow) in the time due to the precision of oscillation by the sub-clock. Since 32,768 cycles of the sub-clock constitute 1 second of operation when the sub-clock is selected, the clock runs fast if the sub-clock frequency is high and slow if the sub-clock frequency is low. This function can be used to correct errors due to the clock running fast or slow.
Two types of time error adjustment functions are provided: automatic adjustment and adjustment by software.
Use the RCR2.AADJE bit to select automatic adjustment or adjustment by software.

33.3.8.1 Automatic Adjustment

Enable automatic adjustment by setting the RCR2.AADJE bit to 1.
Automatic adjustment is the addition or subtraction of the value counted by the prescaler to or from the value in the RADJ register every time the adjustment period selected by the RCR2.AADJE bit elapses.
Examples are shown below.

[Example 1] Sub-clock running at 32.769 kHz
Adjustment procedure:
When the sub-clock is running at 32.769 kHz, 1 second elapses every 32,769 clock cycles. The RTC is meant to run at 32,768 clock cycles, so the clock runs fast by one clock cycle every second. The time on the clock is fast by 60 clock cycles per minute, so adjustment can take the form of setting the clock back by 60 cycles every minute.

Register settings: (when RCR2.CNTMD = 0)

- RCR2.AADJP = 0 (adjustment every minute)
- RADJ.PMADJ[1:0] = 10b (adjustment is performed by the subtraction from the prescaler.)
- RADJ.ADJ[5:0] = 60 (3Ch)

[Example 2] Sub-clock running at 32.766 kHz
Adjustment procedure:
When the sub-clock is running at 32.766 kHz, 1 second elapses every 32,766 clock cycles. The RTC is meant to run at 32,768 clock cycles, so the clock runs slow by two clock cycles every second. The time on the clock is slow by 20 clock cycles every 10 seconds, so adjustment can take the form of setting the clock forward by 20 cycles every 10 seconds.

Register settings: (when RCR2.CNTMD = 0)

- RCR2.AADJP = 1 (adjustment every 10 seconds)
- RADJ.PMADJ[1:0] = 01b (adjustment is performed by the addition to the prescaler.)
- RADJ.ADJ[5:0] = 20 (14h)

[Example 3] Sub-clock running at 32.764 kHz
Adjustment procedure:
At 32.764 kHz, 1 second elapses on 32,764 clock cycles. Since the RTC operates for 32,768 clock cycles as 1 second, the clock is delayed for four clock cycles per second. In 8 seconds, the delay is 32 clock cycles, so correction can be made by proceeding the clock for 32 clock cycles every 8 seconds.

Register settings when the RCR2.CNTMD bit is 1

- RCR2.AADJP = 1 (adjustment every 8 seconds)
- RADJ.PMADJ[1:0] = 01b (adjustment is performed by the addition to the prescaler.)
- RADJ.ADJ[5:0] = 32 (20h)

33.3.8.2 Adjustment by Software

Enable adjustment by software by setting the RCR2.AADJE bit to 0.
Adjustment by software is the addition or subtraction of the value counted by the prescaler to or from the value in the RADJ register at the time of execution of an instruction for writing to the RADJ register.
An example is shown below.

[Example 1] Sub-clock running at 32.769 kHz
Adjustment procedure:
When the sub-clock is running at 32.769 kHz, 1 second elapses every 32,769 clock cycles. The RTC is meant to run at 32,768 clock cycles, so the clock runs fast by one clock cycle every second. The time on the clock is fast by one clock cycle per second, so adjustment can take the form of setting the clock back by one cycle every second.

Register settings:

- RADJ.PMADJ[1:0] = 10b (adjustment is performed by the subtraction from the prescaler.)
- RADJ.ADJ[5:0] = 1 (01h)
  This is written to the RADJ register once per 1-second interrupt.

33.3.8.3 Procedure for Changing the Mode of Adjustment

When changing the mode of adjustment, change the value of the AADJE bit in RCR2 after setting the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).

Changing from adjustment by software to automatic adjustment:

(1) Set the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).
(2) Set the RCR2.AADJE bit to 1 (automatic adjustment is enabled).
(3) Use the RCR2.AADJP bit to select the period of adjustment.
(4) In RADJ, set the PMADJ[1:0] bits for addition or subtraction and the ADJ[5:0] bits to the value for use in time error adjustment.

Changing from adjustment by software to automatic adjustment:

(1) Set the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).
(2) Set the RCR2.AADJE bit to 0 (adjustment by software is enabled).
(3) Proceed with adjustment by setting the RADJ.PMADJ[1:0] bits for addition or subtraction and the RADJ.ADJ[5:0] bits to the value for use in time error adjustment at the desired time. After that, the time is adjusted every time a value is written to the RADJ register.

33.3.8.4 Procedure for Stopping Adjustment

Stop adjustment by setting the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).

33.3.9 Time Capture Function

The RTC is capable of storing the month, date, hour, minute and second/binary counters 3 to 0 by detecting an edge of a signal on a time capture event input pin.

A noise filter can also be used on a time capture event input pin. If the noise filter is enabled, the TCST bit is set to 1 when the input level on the pin matches three times.

The noise filter can be switched on or off for each of the time capture event input pins. Operation when the noise filter is off is shown in Figure 33.9 and operation when the noise filter is on is shown in Figure 33.10.




Figure 33.9 Timing of a Time Capture Operation (with the Filter Off) (n = 0 to 2)




Figure 33.10 Timing of a Time Capture Operation (with the Filter On) (n = 0 to 2)

33.4 Interrupt Sources

There are three interrupt sources in the realtime clock. Table 33.4 lists interrupt sources for the RTC.

Table 33.4 RTC Interrupt Sources

Name	Interrupt Sources
ALM	Alarm interrupt
PRD	Periodic interrupt
CUP	Carry interrupt

(1) Alarm interrupt (ALM)

This interrupt is generated according to the result of comparison between the alarm registers and realtime clock counters (for details, refer to section 33.3.6, Alarm Function).

Since there is a possibility that the interrupt flag may be set to 1 when the settings of the alarm registers match the clock counters, wait for the alarm time settings to be confirmed and set the IR flag corresponding to the ALM interrupt to 0 again after modifying values of the alarm registers. Once the interrupt flag for the alarm interrupt has been set to 1 and the state has returned to non-matching of the alarm registers and clock counters, the flag will not be set again until there is a further match or the values of the alarm registers are modified again.




Figure 33.11 Timing Chart for the Alarm Interrupt (ALM)

(2) Periodic interrupt (PRD)

This interrupt is generated at intervals of 2 seconds, 1 second, 1/2 second, 1/4 second, 1/8 second, 1/16 second, 1/32 second, 1/64 second, 1/128 second, or 1/256 second. The interrupt interval can be selected through the RCR1.PES[3:0] bits.

(3) Carry interrupt (CUP)

This interrupt is generated when a carry to the second counter/binary counter 0 occurred or a carry to the R64CNT counter occurred during read access to the 64-Hz counter.




Figure 33.12 Carry Interrupt (CUP) Timing Chart

33.5 Event Link Output

The RTC outputs the following event signals for the event link controller (ELC), and these can be used to initiate operations by other modules selected in advance.

(1) Periodic event output

The periodic event signal is output at the interval selected from among 1/256, 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2, 1, and 2 seconds by the setting of the RCR1.PES[3:0] bits.

The event generation period immediately after the event generation is selected is not guaranteed.

Note: If event linking from the RTC is to be used, only make the ELC settings after making the RTC settings (initialization, time settings, etc.). Making the RTC settings after the ELC settings can lead to the output of unexpected event signals.

33.5.1 Interrupt Handling and Event Linking

The RTC has a bit to enable or disable periodic interrupts. An interrupt request signal is output for the CPU when an interrupt source is generated while the corresponding enable bit is enabled.

In contrast, an event link output signal is sent to other modules as an event signal via the ELC when an interrupt source is generated, regardless of the setting of the corresponding interrupt enable bit.

Note: Although alarm and periodic interrupts can still be output during software standby or deep software standby, the periodic event signals for the ELC are not output.

33.6 Usage Notes

33.6.1 Register Writing during Counting

The following registers should not be written to during counting (while the RCR2.START bit = 1).

RSECCNT/BCNT0, RMINCNT/BCNT1, RHRCNT/BCNT2, RDAYCNT, RWKCNT/BCNT3, RMONCNT, RYRCNT, RCR1.RTCOS, RCR2.RTCOE, RCR2.HR24, RFRH, RFRL

The counter must be stopped before writing to any of the above registers.

33.6.2 Use of Periodic Interrupts

The procedure for using periodic interrupts is shown in Figure 33.13.
The generation and period of the periodic interrupt can be changed by the setting of the RCR1.PES[3:0] bits. However, since the prescaler, R64CNT, and RSECCNT/BCNT0 are used to generate interrupts, the interrupt period is not guaranteed immediately after setting of the RCR1.PES[3:0] bits.
Furthermore, stopping/restarting or resetting counter operation, reset by RTC software, and the 30-second adjustment by changing the RCR2 value affects the interrupt period. When the time error adjustment function is used, the interrupt generation period after adjustment is added or subtracted according to the adjustment value.




Figure 33.13 Using Periodic Interrupt Function

33.6.3 RTCOUT (1-Hz/64-Hz) Clock Output

Stopping/restarting or resetting counter operation, reset by RTC software, and the 30-second adjustment by changing the RCR2 value affects the period of RTCOUT (1-Hz/64-Hz) output. When the time error adjustment function is used, the period of RTCOUT (1-Hz/64-Hz) output after adjustment is added or subtracted according to the adjustment value.

33.6.4 Transitions to Low Power Consumption Modes after Setting Registers

A transition to a low power consumption state (software standby mode, deep software standby mode, or battery backup) during writing to or updating of an RTC register might destroy the register's value. After setting a register, confirm that the setting is in place before initiating a transition to a low power consumption state.

33.6.5 Notes on Writing to and Reading from Registers

- When reading a counter register such as the second counter after having written to the counter register, follow the procedure in section 33.3.5, Reading 64-Hz Counter and Time.
- The value written to the count registers, alarm registers, year alarm enable register, bits RCR2.AADJE, AADJP, and HR24, RCR3, RCR4, RFRH, or RFRL register is reflected when four read operations are performed after writing.
- The values written to the RCR1.CIE, RTCOS, and RCR2.RTCOE bits can be read immediately after writing.
- To read the value from the timer counter after return from a reset, deep software standby mode, software standby mode, or the battery backup state, wait for 1/128 second while the clock is operating (RCR2.START bit = 1).
- After a reset is generated, write to the RTC register when six cycles of the count source have elapsed.

33.6.6 Changing the Count Mode

When changing the count mode (calendar/binary), set the RCR2.START bit to 0, stop counting operation, then start again from the initial setting. For details on initial setting, refer to section 33.3.1, Outline of Initial Settings of Registers after Power On.

33.6.7 Initialization Procedure When the Realtime Clock is Not to be Used

Registers in the RTC are not initialized by a reset. Accordingly, depending on the initial state, the generation of an unintentional interrupt request or operation of the counter may lead to increased power consumption.
For products that do not require a realtime clock, initialize the registers by following the initialization procedure shown in Figure 33.14.
Alternatively, when the sub-clock is not used as the system clock or realtime clock, the counter can be stopped by writing 0 (sub-clock oscillator is selected) to the RCR4.RCKSEL bit and stopping the sub-clock.
When making the setting to stop the sub-clock, write 0 to the RCR3.RTCEN bit and write 1 to the SOSCCR.SOSTP bit.
For details on the setting of the SOSCCR.SOSTP bit, refer to section 9, Clock Generation Circuit.




Figure 33.14 Initialization Procedure

34. Watchdog Timer (WDTA)

The watchdog timer (WDT) is a 14-bit down-counter. It can be used to reset this MCU when the counter underflows because its value cannot be refreshed due to the system being out of control.
In addition, a non-maskable interrupt can be generated by an underflow.
The refresh-permitted period can be set to refresh the counter and used as the condition to detect when the system runs out of control.
In this section, “PCLK” is used to refer to PCLKB.

34.1 Overview

Table 34.1 lists the specifications of the WDT and Figure 34.1 shows a block diagram of the WDT.

Table 34.1 WDT Specifications

Item	Specifications
Count source	Peripheral module clock (PCLK)
Clock division ratio	Divide by 4, 64, 128, 512, 2048, or 8192
Counter operation	Counting down using a 14-bit down-counter
Conditions for starting the counter	• Auto-start mode: Counting automatically starts after a reset is released • Register start mode: Counting is started by refresh operation (writing 00h and then FFh to the WDTRR register)
Conditions for stopping the counter	• Reset (the down-counter and other registers return to their initial values) • In low power consumption states • A counter underflows or a refresh error occurs (only in register start mode)
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Watchdog timer Reset sources	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/interrupt sources	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Reading the counter value	The down-counter value can be read by the WDTSR register.





Figure 34.1 WDT Block Diagram

34.2 Register Descriptions

34.2.1 WDT Refresh Register (WDTRR)

Address(es): 0008 8020h



Bit	Description	R/W
b7 to b0	The down-counter is refreshed by writing 00h and then writing FFh to this register	R/W

WDTRR refreshes the down-counter of the WDT.
The down-counter of the WDT is refreshed by writing 00h and then writing FFh to WDTRR (refresh operation) within the refresh-permitted period.
After the down-counter has been refreshed, it starts counting down from the value selected by setting the WDTTOPS[1:0] bits in option function select register 0 (OFS0) in auto-start mode. In register start mode, counting down starts from the value selected by setting the WDTCR.TOPS[1:0] bits.
When 00h is written, the read value is 00h, when a value other than 00h is written, the read value is FFh.
For details of the refresh operation, refer to section 34.3.3, Refresh Operation.

34.2.2 WDT Control Register (WDTCR)

Address(es): 0008 8022h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	RPSS[1:0]		—	—	RPES[1:0]		CKS[3:0]				—	—	TOPS[1:0]	
Value after reset:	0	0	1	1	0	0	1	1	1	1	1	1	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TOPS[1:0]	Timeout Period Selection	b1 b0 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R/W
b3, b2	—	Reserved	These bits are read as 0 and cannot be modified.	R
b7 to b4	CKS[3:0]	Clock Division Ratio Selection	b7 b4 0 0 0 1: Divide-by-4 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 1 0: Divide-by-512 0 1 1 1: Divide-by-2048 1 0 0 0: Divide-by-8192 Setting other than above are prohibited.	R/W
b9, b8	RPES[1:0]	Window End Position Selection	b9 b8 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (window end position is not specified)	R/W
b11, b10	—	Reserved	These bits are read as 0 and cannot be modified.	R
b13, b12	RPSS[1:0]	Window Start Position Selection	b13 b12 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (window start position is not specified)	R/W
b15, b14	—	Reserved	These bits are read as 0 and cannot be modified.	R

There are some restrictions on writing to the WDTCR register. For details, refer to section 34.3.2, Control over Writing to the WDTCR and WDTRCR Registers.

In auto-start mode, the settings in the WDTCR register are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting made to the WDTCR register can also be made in OFS0 register. For details, refer to section 34.3.7, Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers.

TOPS[1:0] Bits (Timeout Period Selection)

These bits select the timeout period (period until the down-counter underflows) from among 1024, 4096, 8192, and 16384 cycles, taking the divided clock specified by the CKS[3:0] bits as one cycle.

After the down-counter is refreshed, the combination of the CKS[3:0] and TOPS[1:0] bits determines the time (number of PCLK cycles) until the counter underflows.

Relations between the CKS[3:0] and TOPS[1:0] bit settings, the timeout period, and the number of PCLK cycles are listed in Table 34.2.

Table 34.2 Timeout Period Settings

CKS[3:0] Bits				TOPS[1:0] Bits		Clock Division Ratio	Timeout Period (Number of Cycles)	Cycles of PCLK Clock
b7	b6	b5	b4	b1	b0			
0	0	0	1	0	0	Divide-by-4	1024	4096
				0	1		4096	16384
				1	0		8192	32768
				1	1		16384	65536
0	1	0	0	0	0	Divide-by-64	1024	65536
				0	1		4096	262144
				1	0		8192	524288
				1	1		16384	1048576
1	1	1	1	0	0	Divide-by-128	1024	131072
				0	1		4096	524288
				1	0		8192	1048576
				1	1		16384	2097152
0	1	1	0	0	0	Divide-by-512	1024	524288
				0	1		4096	2097152
				1	0		8192	4194304
				1	1		16384	8388608
0	1	1	1	0	0	Divide-by-2048	1024	2097152
				0	1		4096	8388608
				1	0		8192	16777216
				1	1		16384	33554432
1	0	0	0	0	0	Divide-by-8192	1024	8388608
				0	1		4096	33554432
				1	0		8192	67108864
				1	1		16384	134217728

CKS[3:0] Bits (Clock Division Ratio Selection)

These bits specify the division ration of the clock used for the down-counter. The division ration can be selected from among the peripheral module clock (PCLK) divided by 4, 64, 128, 512, 2048, and 8192. Combined with the TOPS[1:0] bit setting, a count period between 4,096 and 134,217,728 cycles of the PCLK clock can be selected for the WDT.

RPES[1:0] Bits (Window End Position Selection)

These bits specify the window end position that indicates the refresh-permitted period. 75%, 50%, 25%, or 0% of the timeout period can be selected for the window end position. The selected window end position should be a value smaller than the window start position (window start position > window end position). If the window end position is greater than the window start position, only the window start position setting is enabled.

RPSS[1:0] Bits (Window Start Position Selection)

These bits specify the window start position that indicates the refresh-permitted period. 25%, 50%, 75%, or 100% of the timeout period can be selected for the window end position. The window start position should be set to a value greater the window end position. If the window start position is set to a value smaller than or equal to the window end position, the window end position is set to 0%.

Table 34.3 lists the counter values for the window start and end positions and Figure 34.2 shows the refresh-permitted period set by the RPSS[1:0], RPES[1:0], and TOPS[1:0] bits.

Table 34.3 Relationship between Timeout Period and Window Start and End Counter Values

TOPS[1:0] Bits		Timeout Period		Window Start and End Counter Value			
		Cycles	Counter Value	100%	75%	50%	25%
0	0	1024	03FFh	03FFh	02FFh	01FFh	00FFh
0	1	4096	0FFFh	0FFFh	0BFFh	07FFh	03FFh
1	0	8192	1FFFh	1FFFh	17FFh	0FFFh	07FFh
1	1	16384	3FFFh	3FFFh	2FFFh	1FFFh	0FFFh

RPSS[1:0] Bits		RPES[1:0] Bits		Window	
b13	b12	b9	b8	Start (%)	End (%)
1	1	1	1	100	0
		1	0		25
		0	1		50
		0	0		75
1	0	1	1	75	0
		1	0		25
		0	1		50
		0	0		75
0	1	1	1	50	0
		1	0		25
		0	1		50
		0	0		75
0	0	1	1	25	0
		1	0		25
		0	1		50
		0	0		75

Note: If window end setting ≥ window start setting, the window end setting is set to 0%.




Figure 34.2 RPSS[1:0] and RPES[1:0] Bit Settings and the Refresh-Permitted Period

34.2.3 WDT Status Register (WDTSR)

Address(es): 0008 8024h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	REFEF	UNDFF	CNTVAL[13:0]													
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b13 to b0	CNTVAL[13:0]	Down-Counter Value	Value counted by the down-counter	R
b14	UNDFF	Underflow Flag	0: No underflow occurred 1: Underflow occurred	R(/W) *1
b15	REFEF	Refresh Error Flag	0: No refresh error occurred 1: Refresh error occurred	R(/W) *1

Note 1. Only 0 can be written to clear the flag.

CNTVAL[13:0] Bits (Down-Counter Value)

Read these bits to confirm the value of the down-counter, but note that the read value may differ from the actual count by a value of one count.

UNDFF Flag (Underflow Flag)

Read this flag to confirm whether or not an underflow has occurred in the down-counter.

The value 1 indicates that the down-counter has underflowed. The value 0 indicates that the down-counter has not underflowed.

Write 0 to the UNDFF flag to set the value to 0. Writing 1 has no effect.

REFEF Flag (Refresh Error Flag)

Read this flag to confirm whether or not a refresh error (performing a refresh operation during a refresh-prohibited period) has occurred.

The value 1 indicates that a refresh error has occurred. The value 0 indicates that no refresh error has occurred.

Write 0 to the REFEF flag to set the value to 0. Writing 1 has no effect.

34.2.4 WDT Reset Control Register (WDTRCR)

Address(es): 0008 8026h

	b7	b6	b5	b4	b3	b2	b1	b0
	RSTIRQS	—	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0 and cannot be modified.	R
b7	RSTIRQS	Reset Interrupt Request Selection	0: Non-maskable interrupt request or interrupt request output is enabled 1: Reset output is enabled	R/W

There are some restrictions on writing to the WDTRCR register. For details, refer to section 34.3.2, Control over Writing to the WDTCR and WDTRCR Registers.
In auto-start mode, the WDTRCR register settings are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting made to the WDTCR register can also be made in the OFS0 register. For details, refer to section 34.3.7, Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers.

34.2.5 Option Function Select Register 0 (OFS0)

For details on the OFS0 register, refer to section 34.3.7, Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers.

34.3 Operation

34.3.1 Count Operation in Each Start Mode

The WDT has two start modes: auto-start mode, in which counting automatically starts after a reset is released, and register start mode, in which counting is started by refresh operation (writing to the register).
In auto-start mode, counting automatically starts after a reset is released in accordance with the settings in option function select register 0 (OFS0) in the ROM.
In register start mode, counting is started by refresh operation (writing to the register) after the respective registers are set after a reset is released.
Select auto-start mode or register start mode by setting the OFS0.WDTSTRT bit.
When the auto-start mode is selected, the settings in the WDTCR and WDTRCR registers are disabled, and the settings in the OFS0 register are enabled.
On the other hand, when the register start mode is selected, the setting of the OFS0 register is disabled, and the settings of the WDTCR and WDTRCR registers are enabled.

34.3.1.1 Register Start Mode

When the OFS0.WDTSTRT bit is 1, register start mode is selected, and the WDTCR and WDTRCR registers are enabled.
After a reset is released, set the clock division ratio, window start and end positions, and timeout period in the WDTCR register, and the reset output or interrupt request output in the WDTRCR register. Then, refresh the down-counter to start counting down from the value set by the WDTCR.TOPS[1:0] bits.
Thereafter, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The WDT does not output the reset signal as long as this continues. However, if the down-counter underflows because the down-counter cannot be refreshed due to a program runaway, or if a refresh error occurs because the counter was refreshed outside the refresh-permitted period, the WDT outputs a reset signal or a non-maskable interrupt request/interrupt request (WUNI). Reset output or interrupt request output can be selected by setting the WDTRCR.RSTIRQS bit.

Figure 34.3 shows an example of operation under the following conditions.

- Register start mode (OFS0.WDTSTRT = 1)
- Reset output is enabled (WDTRCR.RSTIRQS = 1)
- The window start position is 75% (WDTCR.RPSS[1:0] = 10b)
- The window end position is 25% (WDTCR.RPES[1:0] = 10b)




Figure 34.3 Operation Example in Register Start Mode

34.3.1.2 Auto-Start Mode

When the WDTSTRT bit in option function select register 0 (OFS0) is 0, auto-start mode is selected, the WDTCR and WDTRCR registers are disabled, and the settings in the OFS0 register are enabled.
Within the reset state, the setting values (clock division ratio, window start and end positions, timeout period, and reset output or interrupt request) of the OFS0 register are set in the WDT registers.
When the reset is released, the down-counter automatically starts counting down from the value set by the OFS0.WDTTOPS[1:0] bits.
After that, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The WDT does not output the reset signal as long as this continues.
However, if the down-counter underflows because refreshing of the down-counter is not possible due to the program having entered crashed execution or if a refresh error occurs due to refreshing outside the refresh-permitted period, the WDT outputs the reset signal or non-maskable interrupt request/interrupt request (WUNI).
After the reset signal or non-maskable interrupt request/interrupt request is output of for one cycle of counting, the value of the timeout period is set in the down-counter counting is restarted.
Reset output or interrupt request output can be selected by setting the OFS0.WDTRSTIRQS bit.

Figure 34.4 shows an example of operation (non-maskable interrupt) under the following conditions.

- Auto start mode (OFS0.WDTSTRT = 0)
- Non-maskable interrupt request output is enabled (OFS0.WDTRSTIRQS = 0)
- The window start position is 75% (OFS0.WDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.WDTRPES[1:0] = 10b)




Figure 34.4 Operation Example in Auto-Start Mode

34.3.2 Control over Writing to the WDTCR and WDTRCR Registers

Writing to the WDTCR or WDTRCR register is only possible once between the release from the reset state and the first refresh operation.
After a refresh operation (counting starts) or by writing to the WDTCR or WDTRCR register, the protection signal in the WDT becomes 1 to protect the WDTCR and WDTRCR registers against subsequent attempts at writing.
This protection is released by the reset source of the WDT. With other reset sources, the protection is not released.
Figure 34.5 shows control waveforms produced in response to writing to the WDTCR register.




Figure 34.5 Control Waveforms Produced in Response to Writing to the WDTCR Register

34.3.3 Refresh Operation

The down-counter is refreshed by writing the values 00h and then FFh to the WDTRR register. If a value other than FFh is written after 00h, the down-counter is not refreshed. After such invalid writing, correct refreshing is performed by again writing to 00h and then FFh to the WDTRR register.
Even if a register other than the WDTRR register is accessed or the WDTRR register is read between writing 00h and writing FFh to the WDTRR register, correct refreshing will be done.
Writing to refresh the counter must be performed within the refresh-permitted period. Whether writing is done within the refresh-permitted period is determined when writing FFh. For this reason, correct refreshing will be done even if 00h is written outside the refresh-permitted period.

[Sample sequences of writing that are valid for refreshing the counter]

- 00h → FFh
- 00h (n–1-th time) → 00h (nth time) → FFh
- 00h → access to another register or read from the WDTRR register → FFh

[Sample sequences of writing that are not valid for refreshing the counter]

- 23h (a value other than 00h) → FFh
- 00h → 54h (a value other than FFh)
- 00h→ AAh (00h and a value other than FFh) → FFh

After FFh is written to the WDTRR register, refreshing the down-counter requires up to four cycles of the signal for counting. Therefore, writing FFh to the WDTRR register should be completed four-count cycles before the down-counter underflows.

Figure 34.6 shows the WDT refresh-operation waveforms when the clock division ratio = PCLK/64.




Figure 34.6 WDT Refresh Operation Waveforms (WDTCR.CKS[3:0] = 0100b, WDTCR.TOPS[1:0] = 01b)

34.3.4 Reset Output

When the WDTRCR.RSTIRQS bit is set to 1 in register start mode or when the WDTRSTIRQS bit in option function select register 0 (OFS0) is set to 1 in auto-start mode, a reset signal is output for one-count cycle when an underflow in the down-counter or a refresh error occurs.

In register start mode, the down-counter is initialized (all bits set to 0) and stopped in that state after output of the reset signal. After the reset is released and the program is restarted, the counter is set up again and counting down is started by refreshing.

In auto-start mode, counting down automatically starts after the reset is released.

34.3.5 Interrupt Source

When the WDTRCR.RSTIRQS bit is set to 0 in register start mode or when the OFS0.WDTRSTIRQS bit is set to 0 in auto-start mode, an interrupt (WUNI) signal is generated when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt and an interrupt. For details, refer to section 15, Interrupt Controller (ICUD).

Table 34.4 WDT Interrupt Source

Name	Interrupt Source	DTC Activation	DMAC Activation
WUNI	Down-counter underflow Refresh error	Not possible	Not possible

34.3.6 Reading the Down-Counter Value

The WDT stores the counter value in the WDTSR.CNTVAL[13:0] bits. Thus, the counter value can be checked through the WDTSR.CNTVAL[13:0] bits.

Figure 34.7 shows the processing for reading the WDT down-counter value when the clock division ratio = PCLK/64.




Figure 34.7 Processing for Reading WDT Down-Counter Value (WDTCR.CKS[3:0] = 0100b, WDTCR.TOPS[1:0] = 01b)

34.3.7 Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers

Table 34.5 lists the correspondence between option function select register 0 (OFS0) used in auto-start mode and the registers used in register start mode.

Do not change the OFS0 register setting during WDT operation.

For details on the OFS0 register, refer to section 7.2.3, Option Function Select Register 0 (OFS0).

Table 34.5 Correspondence between Option Function Select Register 0 (OFS0) and WDT Registers

Target of Control	Function	OFS0 Register (Enabled in Auto-Start Mode) OFS0.WDTSTRT = 0	WDT Registers (Enabled in Register Start Mode) OFS0.WDTSTRT = 1
Down-counter	Timeout period selection	OFS0.WDTTOPS[1:0]	WDTCR.TOPS[1:0]
	Clock division ratio selection	OFS0.WDTCKS[3:0]	WDTCR.CKS[3:0]
	Window start position selection	OFS0.WDTRPSS[1:0]	WDTCR.RPSS[1:0]
	Window end position selection	OFS0.WDTRPES[1:0]	WDTCR.RPES[1:0]
Reset output or interrupt request output	Reset output or interrupt request output selection	OFS0.WDTRSTIRQS	WDTRCR.RSTIRQS

35. Independent Watchdog Timer (IWDTa)

In this section, “PCLK” is used to refer to PCLKB.

35.1 Overview

The independent watchdog timer (IWDT) can be used to detect programs being out of control.
The user can detect when a program runs out of control if an underflow occurs, by creating a program that refreshes the IWDT counter before it underflows.
The functions of the IWDT are different from those of the WDT in the following respects.

- The divided IWDT-dedicated clock (IWDTCLK) is used as the count source (not affected by the PCLK).
- When making a transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode, the IWDTCSTPR.SLCSTP bit or the OFS0.IWDTSLCSTP bit can be used to select whether to stop the counter or not.

Table 35.1 lists the specifications of the IWDT and Figure 35.1 shows a block diagram of the IWDT.

Table 35.1 IWDT Specifications

Item	Description
Count source*1	IWDT-dedicated clock (IWDTCLK)
Clock divide ratio	Divide by 1, 16, 32, 64, 128, or 256
Counter operation	Counting down using a 14-bit down-counter
Conditions for starting the counter	• Auto-start mode: Counting automatically starts after a reset is released • Register start mode: Counting is started by refresh operation (writing 00h and then FFh to the IWDTRR register).
Conditions for stopping the counter	• Reset (the down-counter and other registers return to their initial values) • In low power consumption states (depends on the register setting*2) • A counter underflows or a refresh error occurs (only in register start mode)
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Reset output sources	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/ interrupt sources	• Down-counter underflows • Refreshing outside the refresh-permitted period (refresh error)
Reading the counter value	The down-counter value can be read by the IWDTSR register.
Event link function (output)	• Down-counter underflow event output • Refresh error event output
Output signal (internal signal)	• Reset output • Interrupt request output • Sleep mode count stop control output
Auto-start mode (controlled by option function select register 0 (OFS0))	• Selecting the clock frequency divide ratio after a reset (OFS0.IWDTCKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (OFS0.IWDTRPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPES[1:0] bits) • Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (OFS0.IWDTSLCSTP bit)
Register start mode (controlled by the IWDT registers)	• Selecting the clock frequency divide ratio after refreshing (IWDTCR.CKS[3:0] bits) • Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits) • Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits) • Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits) • Selecting the reset output or interrupt request output (IWDTRCR.RSTIRQS bit) • Selecting the down-count stop function at transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode (IWDTCSTPR.SLCSTP bit)

Note 1. Satisfy the frequency of the peripheral module clock (PCLK) ≥ 4 × (the frequency of the count source after divide).
Note 2. When the OFS0.IWDTSLCSTP bit is 1 in auto-start mode, and when the IWDTCSTPR.SLCSTP bit is 1 in register start mode.

To use the IWDT, the IWDT-dedicated clock (IWDTCLK) should be supplied so that the IWDT operates even if the peripheral module clock (PCLK) stops. The bus interface and registers operate with PCLK, and the 14-bit counter and control circuits operate with IWDTCLK.
Figure 35.1 is a block diagram of the IWDT.





Figure 35.1 IWDT Block Diagram

35.2 Register Descriptions

35.2.1 IWDT Refresh Register (IWDTRR)

Address(es): IWDT.IWDTRR 0008 8030h



Bit	Description	R/W
b7 to b0	The counter is refreshed by writing 00h and then writing FFh to this register.	R/W

The IWDTRR register refreshes the counter of the IWDT.
The counter of the IWDT is refreshed by writing 00h and then writing FFh to the IWDTRR register (refresh operation) within the refresh-permitted period.
After the counter has been refreshed, it starts counting down from the value selected by the IWDTTOPS[1:0] bits in option function select register 0 (OFS0) in auto-start mode. In register start mode, counting down starts from the value selected by setting the IWDTCR.TOPS[1:0] bits in the first refresh operation after a reset is released.
When 00h is written, the read value is 00h. When a value other than 00h is written, the read value is FFh.
For details of the refresh operation, refer to section 35.3.3, Refresh Operation.

35.2.2 IWDT Control Register (IWDTCR)

Address(es): IWDT.IWDTCR 0008 8032h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	RPSS[1:0]		—	—	RPES[1:0]		CKS[3:0]				—	—	TOPS[1:0]	
Value after reset:	0	0	1	1	0	0	1	1	1	1	1	1	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TOPS[1:0]	Timeout Period Select	b1 b0 0 0: 1024 cycles (03FFh) 0 1: 4096 cycles (0FFFh) 1 0: 8192 cycles (1FFFh) 1 1: 16384 cycles (3FFFh)	R/W
b3, b2	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7 to b4	CKS[3:0]	Clock Divide Ratio Select	b7 b4 0 0 0 0: No division 0 0 1 0: Divide-by-16 0 0 1 1: Divide-by-32 0 1 0 0: Divide-by-64 1 1 1 1: Divide-by-128 0 1 0 1: Divide-by-256 Other settings are prohibited.	R/W
b9, b8	RPES[1:0]	Window End Position Select	b9 b8 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (window end position is not specified.)	R/W
b11, b10	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b13, b12	RPSS[1:0]	Window Start Position Select	b13 b12 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (window start position is not specified.)	R/W
b15, b14	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R

There are some restrictions on writing to the IWDTCR register. For details, refer to section 35.3.2, Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers.

In auto-start mode, the settings in the IWDTCR register are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting made to the IWDTCR register can also be made in the OFS0 register. For details, refer to section 35.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

TOPS[1:0] Bits (Timeout Period Select)

These bits select the timeout period (period until the counter underflows) from among 1024, 4096, 8196, or 16384 cycles, taking the divided clock specified by the CKS[3:0] bits as one cycle.
After the counter is refreshed, the combination of the CKS[3:0] and TOPS[1:0] bits determines the time (number of IWDTCLK cycles) until the counter underflows.
Relations between the CKS[3:0] and TOPS[1:0] bit setting, the timeout period, and the number of IWDTCLK cycles are listed in Table 35.2.

Table 35.2 Settings and Timeout Periods

CKS[3:0] Bits				TOPS[1:0] Bits				
b7	b6	b5	b4	b1	b0	Clock Divide Ratio	Timeout Period (Number of Cycles)	Cycles of IWDTCLK
0	0	0	0	0	0	No division	1024	1024
				0	1		4096	4096
				1	0		8192	8192
				1	1		16384	16384
0	0	1	0	0	0	Divide-by-16	1024	16384
				0	1		4096	65536
				1	0		8192	131072
				1	1		16384	262144
0	0	1	1	0	0	Divide-by-32	1024	32768
				0	1		4096	131072
				1	0		8192	262144
				1	1		16384	524288
0	1	0	0	0	0	Divide-by-64	1024	65536
				0	1		4096	262144
				1	0		8192	524288
				1	1		16384	1048576
1	1	1	1	0	0	Divide-by-128	1024	131072
				0	1		4096	524288
				1	0		8192	1048576
				1	1		16384	2097152
0	1	0	1	0	0	Divide-by-256	1024	262144
				0	1		4096	1048576
				1	0		8192	2097152
				1	1		16384	4194304

CKS[3:0] Bits (Clock Divide Ratio Select)

These bits select the IWDTCLK clock divide ratio from among divide-by 1, 16, 32, 64, 128, and 256. Combination with the TOPS[1:0] bit setting, a count period between 1024 and 4194304 cycles of the IWDTCLK clock can be selected for the IWDT.

RPES[1:0] Bits (Window End Position Select)

These bits select 75%, 50%, 25% or 0% of the count period for the window end position of the counter. The window end position should be a value smaller than the window start position (window start position > window end position). If the window end position is greater than the window start position, only the window start position setting is enabled.
The counter values for the window start and end positions selected by setting the RPSS[1:0] and RPES[1:0] bits change depending on the TOPS[1:0] bit setting.
Table 35.3 lists the counter values for the window start and end positions corresponding to TOPS[1:0] bit values.

Table 35.3 Relationship between Timeout Period and Window Start and End Counter Values

TOPS[1:0] Bits		Timeout Period		Window Start and End Counter Value			
b1	b0	Cycles	Counter Value	100%	75%	50%	25%
0	0	1024	03FFh	03FFh	02FFh	01FFh	00FFh
0	1	4096	0FFFh	0FFFh	0BFFh	07FFh	03FFh
1	0	8192	1FFFh	1FFFh	17FFh	0FFFh	07FFh
1	1	16384	3FFFh	3FFFh	2FFFh	1FFFh	0FFFh

RPSS[1:0] Bits (Window Start Position Select)

These bits select a counter window start position from 100%, 75%, 50%, or 25% of the count period (100% when the count starts and 0% when the counter underflows). The interval between the window start position and window end position is the refresh-permitted period and the other periods are refresh-prohibited periods.
Figure 35.2 shows the relationship between of the RPSS[1:0] and RPES[1:0] bit setting and the refresh-permitted and refresh-prohibited periods.

RPSS[1:0] Bits		RPES[1:0] Bits		Window	
b13	b12	b9	b8	Start (%)	End (%)
1	1	1	1	100	0
		1	0		25
		0	1		50
		0	0		75
1	0	1	1	75	0
		1	0		25
		0	1		50
		0	0		75
0	1	1	1	50	0
		1	0		25
		0	1		50
		0	0		75
0	0	1	1	25	0
		1	0		25
		0	1		50
		0	0		75

Note: If window end setting is greater than or equal to window start setting, the window end setting is set to 0%.




Figure 35.2 RPSS[1:0] and RPES[1:0] Bit Settings and the Refresh-Permitted Period

35.2.3 IWDT Status Register (IWDTSR)

Address(es): IWDT.IWDTSR 0008 8034h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	REFEF	UNDFF	CNTVAL[13:0]													
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b13 to b0	CNTVAL[13:0]	Counter Value	Value counted by the counter	R
b14	UNDFF	Underflow Flag	0: No underflow occurred 1: Underflow occurred	R/(W) *1
b15	REFEF	Refresh Error Flag	0: No refresh error occurred 1: Refresh error occurred	R/(W) *1

Note 1. Only 0 can be written to clear the flag.

The IWDTSR register is initialized by the reset source of the IWDT. The IWDTSR register is not initialized by other reset sources.

CNTVAL[13:0] Bits (Counter Value)

These bits are used to confirm the counter value of the counter, but note that the read value may differ from the actual count by a value of one count.

UNDFF Flag (Underflow Flag)

This bit is used to confirm whether or not an underflow has occurred in the counter.
The value 1 indicates that the counter has underflowed. The value 0 indicates that the counter has not underflowed.
Write 0 to the UNDFF flag to set the value to 0. Writing 1 has no effect.

REFEF Flag (Refresh Error Flag)

This bit is used to confirm whether or not a refresh error (performing a refresh operation during a refresh-prohibited period).
The value 1 indicates that a refresh error has occurred. The value 0 indicates that no refresh error has occurred.
Write 0 to the REFEF flag to set the value to 0. Writing 1 has no effect.

35.2.4 IWDT Reset Control Register (IWDTRCR)

Address(es): IWDT.IWDTRCR 0008 8036h

	b7	b6	b5	b4	b3	b2	b1	b0
	RSTIRQS	—	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7	RSTIRQS	Reset Interrupt Request Select	0: Non-maskable interrupt request or interrupt request output is enabled. 1: Reset output is enabled.	R/W

There are some restrictions on writing to the IWDTRCR register. For details, refer to section 35.3.2, Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers.

In auto-start mode, the IWDTRCR register setting are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting mode to the IWDTRCR register can also be made in the OFS0 register. For details, refer to section 35.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

35.2.5 IWDT Count Stop Control Register (IWDTCSTPR)

Address(es): IWDT.IWDTCSTPR 0008 8038h

	b7	b6	b5	b4	b3	b2	b1	b0
	SLCSTP	—	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R
b7	SLCSTP	Sleep Mode Count Stop Control	0: Count stop is disabled. 1: Count is stopped at a transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode.	R/W

The IWDTCSTPR register controls whether to stop the IWDT counter in a low power consumption state. There are some restrictions on writing to the IWDTCSTPR register. For details, refer to section 35.3.2, Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers.
In auto-start mode, the IWDTCSTPR register setting are disabled, and the settings in option function select register 0 (OFS0) are enabled. The bit setting mode to the IWDTCSTPR register can also be made in the OFS0 register. For details, refer to section 35.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

SLCSTP Bit (Sleep Mode Count Stop Control)

This bit selects whether to stop counting at a transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode.

35.2.6 Option Function Select Register 0 (OFS0)

For option function select register 0 (OFS0), refer to section 35.3.8, Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers.

35.3 Operation

35.3.1 Count Operation in Each Start Mode

Select the IWDT start mode by setting the IWDTSTRT bit in option function select register 0 (OFS0).
When the OFS0.IWDTSTRT bit is 1 (register start mode), the IWDTCR, IWDTRCR, and IWDTCSTPR registers are enabled, and counting is started by refresh operation (writing) to the IWDTRR register. When the OFS0.IWDTSTRT bit is 0 (auto-start mode), the setting of the OFS0 register is enabled, and counting automatically starts after reset.

35.3.1.1 Register Start Mode

When the OFS0.IWDTSTRT bit in option function select register 0 is 1, register start mode is selected, and the IWDTCR, IWDTRCR, and IWDTCSTPR registers are enabled.
After a reset is released, set the clock divide ratio, window start and end positions, and timeout period in the IWDTCR register, the reset output or interrupt request output in the IWDTRCR register, and the counter stop control at transitions to low power consumption states in the IWDTCSTPR register. Then refresh the counter to start counting down from the value selected by setting the IWDTCR.TOPS[1:0] bits.
Thereafter, as long as the program continues normal operation and the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The IWDT does not output the reset signal as long as this continues. However, if the counter underflows because the counter cannot be refreshed due to a program runaway, or if a refresh error occurs because the counter was refreshed outside the refresh-permitted period, the IWDT outputs a reset signal or a non-maskable interrupt request/interrupt request (IWUNI). Set the IWDTRCR.RSTIRQS bit to select either reset output or interrupt request output.

Figure 35.3 shows an example of operation under the following conditions.

- Register start mode (OFS0.IWDTSTRT = 1)
- Reset output is enabled (IWDTRCR.RSTIRQS = 1)
- The window start position is 75% (IWDTCR.RPSS[1:0] = 10b)
- The window end position is 25% (IWDTCR.RPES[1:0] = 10b)




Figure 35.3 Operation Example in Register Start Mode

35.3.1.2 Auto-Start Mode

When the IWDTSTRT bit in option function select register 0 (OFS0) is 0, auto-start mode is selected, and the IWDTCR, IWDTRCR, and IWDTCSTPR registers are disabled.
Within the reset state, the clock divide ratio, window start and end positions, timeout period, reset output or interrupt request output, and counter stop control at transitions to low power consumption states are set using the values specified in the OFS0 register. When the reset is released, the counter automatically starts counting down from the value selected by the OFS0.IWDTTOPS[1:0] bits.
After that, as long as the program continues normal operation and the counter is refreshed in the refresh-permitted period, the value in the counter is re-set each time the counter is refreshed and counting down continues. The IWDT does not output the reset signal as long as this continues. However, if the counter underflows because refreshing of the counter is not possible due to the program having entered crashed execution or if a refresh error occurs due to refreshing outside the refresh-permitted period, the IWDT outputs the reset signal or non-maskable interrupt request/interrupt request (IWUNI). After the reset signal or non-maskable interrupt request/interrupt request (IWUNI) is generated, the counter reloads the timeout period after counting for one cycle, and restarts counting. Set the OFS0.IWDTRSTIRQS bit to select either reset output or interrupt request output.

Figure 35.4 shows an example of operation under the following conditions.

- Auto-start mode (OFS0.IWDTSTRT = 0)
- Non-maskable interrupt request output is enabled (OFS0.IWDTRSTIRQS = 0)
- The window start position is 75% (OFS0.IWDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.IWDTRPES[1:0] = 10b)




Figure 35.4 Operation Example in Auto-Start Mode

35.3.2 Control over Writing to the IWDTCR, IWDTRCR, and IWDTCSTPR Registers

Writing to the IWDTCR, IWDTRCR, or IWDTCSTPR register is only possible once between the release from the reset state and the first refresh operation.

After a refresh operation (counting starts) or the IWDTCR, IWDTRCR, or IWDTCSTPR register is written to, the protection signal in the IWDT becomes 1 to protect registers IWDTCR, IWDTRCR, and IWDTCSTPR against subsequent attempts at writing.

This protection is released by the reset source of the IWDT. With other reset sources, the protection is not released.

Figure 35.5 shows control waveforms produced in response to writing to the IWDTCR register.




Figure 35.5 Control Waveforms Produced in Response to Writing to the IWDTCR Register

35.3.3 Refresh Operation

The counter is refreshed and starts operation (counting is started by refreshing) by writing the values 00h and then FFh to the IWDTRR register. If a value other than FFh is written after 00h, the counter is not refreshed. After such invalid writing, correct refreshing is performed by again writing 00h and then FFh to the IWDTRR register.
When writing is done in the order of 00h (first time) → 00h (second time), and if FFh is written after that, the writing order 00h → FFh is satisfied; writing 00h (n–1-th time) → 00h (nth time) → FFh is valid and correct refreshing will be done. Even when the first value written before 00h is not 00h, correct refreshing will be done if the operation contains the set of writing 00h → FFh. Moreover, even if a register other than the IWDTRR register is accessed or the IWDTRR register is read between writing 00h and writing FFh to the IWDTRR register, correct refreshing will be done.

[Sample sequences of writing that are valid for refreshing the counter]

- 00h → FFh
- 00h (n–1-th time) → 00h (nth time) → FFh
- 00h → access to another register or read from the IWDTRR register → FFh

[Sample sequences of writing that are not valid for refreshing the counter]

- 23h (a value other than 00h) → FFh
- 00h → 54h (a value other than FFh)
- 00h → AAh (00h and a value other than FFh) → FFh

Even when 00h is written to the IWDTRR register outside the refresh-permitted period, if FFh is written to the IWDTRR register in the refresh-permitted period, the writing sequence is valid and refreshing will be done.
After FFh is written to the IWDTRR register, refreshing the counter requires up to four cycles of the signal for counting (the IWDTCR.CKS[3:0] bits determine how many cycles of the IWDT-dedicated clock (IWDTCLK) make up one cycle for counting). Therefore, writing FFh to the IWDTRR register should be completed four-count cycles before the end position of the refresh-permitted period or a counter underflow. The value of the counter can be checked by the IWDTSR.CNTVAL[13:0] bits.

[Sample refreshing timings]

- When the window start position is set to 1FFFh, even if 00h is written to the IWDTRR register before 1FFFh is reached (2002h, for example), refreshing is done if FFh is written to the IWDTRR register after the value of the IWDTSR.CNTVAL[13:0] bits has reached 1FFFh.
- When the window end position is set to 1FFFh, refreshing is done if 2003h (four-count cycles before 1FFFh) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing 00h → FFh to the IWDTRR register.
- When the refresh-permitted period continues until count 0000h, refreshing can be done immediately before an underflow. In this case, if 0003h (four-count cycles before an underflow) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing 00h → FFh to the IWDTRR register, no underflow occurs and refreshing is done.

Figure 35.6 shows the IWDT refresh-operation waveforms when PCLK > IWDTCLK and clock divide ratio = IWDTCLK.




Figure 35.6 IWDT Refresh Operation Waveforms (IWDTCR.CKS[3:0] = 0000b, IWDTCR.TOPS[1:0] = 11b)

35.3.4 Status Flags

The IWDTSR.REFEF and IWDTSR.UNDFF flags retain the source of the reset signal output from the IWDT or the source of the interrupt request from the IWDT.
Thus, after release from the reset state or interrupt request generation, read the IWDTSR.REFEF and IWDTSR.UNDFF flags to check for the reset or interrupt source.
For each flag, writing 0 clears the bit and writing 1 has no effect.
Leaving the status flags unchanged does not affect operation. If the flags are not cleared, at the time of the next reset or interrupt request from the IWDT, the earlier reset or interrupt source is cleared and the new reset or interrupt source is written.
After 0 is written to each flag, up to three IWDTCLK cycles and two PCLK cycles are required before the value is reflected.

35.3.5 Reset Output

When the IWDTRCR.RSTIRQS bit is set to 1 in register start mode or when the IWDTRSTIRQS bit in option function select register 0 (OFS0) is set to 1 in auto-start mode, a reset signal is output when an underflow in the counter or a refresh error occurs.
In register start mode, the counter is initialized (0000h) and kept in that state after assertion of the reset signal. After the reset is released and the program is restarted, the counter is set up again and counting down is started by refreshing.
In auto-start mode, counting down automatically starts after the reset output.

35.3.6 Interrupt Sources

When the IWDTRCR.RSTIRQS bit is set to 0 in register start mode or when the OFS0.IWDTRSTIRQS bit is set to 0 in auto-start mode, an interrupt (IWUNI) signal is output when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt or a maskable interrupt. For details, refer to section 15, Interrupt Controller (ICUD).

Table 35.4 IWDT Interrupt Source

Name	Interrupt Source	DTC Activation	DMAC Activation
IWUNI	Counter underflow Refresh error	Not possible	Not possible

35.3.7 Reading the Counter Value

As the counter in IWDT-dedicated clock (IWDTCLK), the counter value cannot be read directly. The IWDT synchronizes the counter value with the peripheral module clock (PCLK) and stores it in the IWDTSR.CNTVAL[13:0] bits. Thus, the counter value can be checked indirectly through the IWDTSR.CNTVAL[13:0] bits.
Reading the counter value requires multiple PCLK clock cycles (up to four clock cycles), and the read counter value may differ from the actual counter value by a value of one count.
Figure 35.7 shows the processing for reading the IWDT counter value when PCLK > IWDTCLK and clock divide ratio = IWDTCLK.




Figure 35.7 Processing for Reading IWDT Counter Value (IWDTCR.CKS[3:0] = 0000b, IWDTCR.TOPS[1:0] = 11b)

35.3.8 Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers

Table 35.5 lists the correspondence between option function select register 0 (OFS0) used in auto-start mode and the registers used in register start mode.
Do not change the OFS0 register setting during IWDT operation.
For details on the OFS0 register, refer to section 7.2.3, Option Function Select Register 0 (OFS0).

Table 35.5 Correspondence between Option Function Select Register 0 (OFS0) and IWDT Registers

Target of Control	Function	OFS0 Register (Enabled in Auto-Start Mode) OFS0.IWDTSTRT = 0	IWDT Registers (Enabled in Register Start Mode) OFS0.IWDTSTRT = 1
Counter	Timeout period selection	OFS0.IWDTTOPS[1:0]	IWDTCR.TOPS[1:0]
	Clock frequency divide ratio selection	OFS0.IWDTCKS[3:0]	IWDTCR.CKS[3:0]
	Window start position selection	OFS0.IWDTRPSS[1:0]	IWDTCR.RPSS[1:0]
	Window end position selection	OFS0.IWDTRPES[1:0]	IWDTCR.RPES[1:0]
Reset output or interrupt request output	Reset output or interrupt request output selection	OFS0.IWDTRSTIRQS	IWDTRCR.RSTIRQS
Count stop	Sleep mode count stop control	OFS0.IWDTSLCSTP	IWDTCSTPR.SLCSTP

35.4 Link Operation by ELC

The event link controller (ELC) can use the interrupt request signal generated by the IWDT as the event signal. Therefore, the ELC generates an event to the module specified previously when the IWDT outputs an interrupt request. The event signal is output by the counter underflow and refresh error.
An event signal is output regardless of the setting of the IWDTRCR.RSTIRQS bit in register start mode or the OFS0.IWDTRSTIRQS bit in auto-start mode. An event signal can also be output upon generation of the next interrupt source while the IWDTSR.REFEF or IWDTSR.UNDFF flag is 1.
For details, see section 21, Event Link Controller (ELC).

35.5 Usage Notes

35.5.1 Refresh Operations

When making the settings to control the timing of refreshing, consider variations in the range of errors due to the accuracy of the PCLK and IWDTCLK and set values which ensure that refreshing is possible.

35.5.2 Clock Divide Ratio Setting

Satisfy the frequency of the peripheral module clock (PCLK) ≥ 4 × (the frequency of the count source after divide).

36. Ethernet Controller (ETHERC)

36.1 Overview

This MCU has a one-channel Ethernet controller (ETHERC) compliant with the Ethernet or IEEE802.3 Media Access Control (MAC) layer protocol. ETHERC channel has one channel of the MAC layer interface, and connecting the MCU to the physical layer LSI (PHY-LSI) allows transmission and reception of frames compliant with the Ethernet/IEEE802.3 standard. The ETHERC is connected to the Ethernet controller direct memory access controller (EDMAC), so data can be transferred without using the CPU.

Table 36.1 lists the ETHERC specifications. Figure 36.1 shows the ETHERC configuration. Table 36.2 lists the ETHERC I/O pins.

Figure 36.2 and Figure 36.3 show examples of connecting the MCU to the PHY-LSI.

Table 36.1 ETHERC Specifications

Item	Description
Number of channels	One channel
Protocol	Flow control compliant with IEEE802.3x
Data transmission/reception	Frames compliant with the Ethernet/IEEE802.3 standard can be transmitted and received.
Bit rate	Supports 10 Mbps and 100 Mbps
Operation modes	Supports full-duplex and half-duplex modes
Interfaces	Media Independent Interface (MII), Reduced Media Independent Interface (RMII), compliant with the IEEE802.3u standard
Functions	Magic Packet™ *1 detection, Wake-On-LAN (WOL) signal output

Note 1. Magic Packet is a trademark of Advanced Micro Devices, Inc.




Figure 36.1 ETHERC Configuration

Table 36.2 ETHERC I/O Pins

Operating Mode	Pin Name	I/O	Description
MII	ET0_TX_CLK *1	Input	Transmit clock Timing reference signal for outputting the ET0_TX_EN, ET0_ETXD3 to ET0_ETXD0, and ET0_TX_ER signals.
	ET0_RX_CLK *1	Input	Receive clock Timing reference signal for inputting the ET0_RX_DV, ET0_ERXD3 to ET0_ERXD0, and ET0_RX_ER signals.
	ET0_TX_EN *1	Output	Transmit data valid This signal indicates that valid transmit data has been output on pins ET0_ETXD3 to ET0_ETXD0.
	ET0_ETXD3 to ET0_ETXD0 *1	Output	4-bit transmit data
	ET0_TX_ER *1	Output	Transmit error This signal notifies the PHY-LSI that an error occurred during transmission. This signal is fixed to low in this MCU.
	ET0_RX_DV *1	Input	Receive data valid This signal indicates that valid receive data is on pins ET0_ERXD3 to ET0_ERXD0.
	ET0_ERXD3 to ET0_ERXD0 *1	Input	4-bit receive data
	ET0_RX_ER *1	Input	Receive error This signal indicates that there is an error in a frame that is being transferred from the PHY-LSI to the ETHERC.
	ET0_CRS *1	Input	Carrier sense
	ET0_COL *1	Input	Collision detection signal
	ET0_MDC *1	Output	Management data clock Reference clock signal for transfer of information on the ET0_MDIO pin.
	ET0_MDIO *1	I/O	Management data I/O Bidirectional data signal for exchanging management data with the PHY-LSI.
	ET0_LINKSTA	Input	Link status input from the PHY-LSI
	ET0_EXOUT	Output	General output pin
	ET0_WOL	Output	Wake-On-LAN. This signal indicates that a Magic Packet has been received.
RMII	REF50CK0 *2	Input	Reference clock Timing reference signal for pins RMII0_TXD_EN, RMII0_TXD1 to RMII0_TXD0, RMII0_CRS_DV, RMII0_RXD1 to RMII0_RXD0, and RMII0_RX_ER.
	RMII0_TXD_EN *2	Output	Transmit data valid This signal indicates that valid transmit data has been output on pins RMII0_TXD1 and RMII0_TXD0.
	RMII0_TXD1 to RMII0_TXD0 *2	Output	2-bit transmit data
	RMII0_CRS_DV *2	Input	Carrier sense/receive data valid This signal indicates that valid receive data is on pins RMII0_RXD1 and RMII0_RXD0.
	RMII0_RXD1 to RMII0_RXD0 *2	Input	2-bit receive data
	RMII0_RX_ER *2	Input	Receive error This signal indicates that there is an error in a frame that is being transferred from the PHY-LSI to the ETHERC.
	ET0_MDC *2	Output	Management data clock Reference clock signal for transfer of information on the ET0_MDIO pin
	ET0_MDIO *2	I/O	Management data I/O Bidirectional data signal for exchanging management data with the PHY-LSI.
	ET0_LINKSTA	Input	Link status input from the PHY-LSI.
	ET0_EXOUT	Output	General output pin
	ET0_WOL	Output	Wake-On-LAN. This signal indicates that a Magic Packet has been received.

Note 1. MII signal compliant with IEEE802.3u
Note 2. RMII signal compliant with IEEE802.3u




Figure 36.2 Example of Connection with the PHY-LSI for the MII




Figure 36.3 Example of Connection with the PHY-LSI for the RMII

36.2 Register Descriptions

36.2.1 ETHERC Mode Register (ECMR)

Address(es): ETHERC0.ECMR 000C 0100h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	TPC	ZPF	PFR	RXF	TXF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	PRCEF	—	—	MPDE	—	—	RE	TE	—	ILB	RTM	DM	PRM
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PRM	Promiscuous Mode	0: Promiscuous mode is disabled. 1: Promiscuous mode is enabled.	R/W
b1	DM	Duplex Mode	0: Half-duplex mode 1: Full-duplex mode	R/W
b2	RTM	Bit Rate	0: 10 Mbps 1: 100 Mbps	R/W
b3	ILB	Internal Loopback Mode	0: Normal data transmission or reception is performed. 1: Data is looped back in the ETHERC when full-duplex mode is selected.	R/W
b4	—	Reserved	The read value is 0. The write value should be 0.	R/W
b5	TE	Transmission Enable	0: Transmit function is disabled. 1: Transmit function is enabled.	R/W
b6	RE	Reception Enable	0: Receive function is disabled. 1: Receive function is enabled.	R/W
b8, b7	—	Reserved	The read value is 0. The write value should be 0.	R/W
b9	MPDE	Magic Packet Detection Enable	0: Magic Packet detection is disabled. 1: Magic Packet detection is enabled.	R/W
b11, b10	—	Reserved	The read value is 0. The write value should be 0.	R/W
b12	PRCEF	CRC Error Frame Receive Mode	0: EDMAC is notified of a CRC error. 1: EDMAC is not notified of a CRC error.	R/W
b15 to b13	—	Reserved	The read value is 0. The write value should be 0.	R/W
b16	TXF	Transmit Flow Control Operating Mode	0: Automatic PAUSE frame transmission is disabled. (PAUSE frame is not automatically transmitted.) 1: Automatic PAUSE frame transmission is enabled. (PAUSE frame is automatically transmitted as required.)	R/W
b17	RXF	Receive Flow Control Operating Mode	0: PAUSE frame detection is disabled. 1: PAUSE frame detection is enabled.	R/W
b18	PFR	PAUSE Frame Receive Mode	0: PAUSE frame is not transferred to the EDMAC. 1: PAUSE frame is transferred to the EDMAC.	R/W
b19	ZPF	0 Time PAUSE Frame Enable	0: PAUSE frame that contains the pause_time parameter of 0 is not used. 1: PAUSE frame that contains the pause_time parameter of 0 is used.	R/W
b20	TPC	PAUSE Frame Transmit	0: PAUSE frame is transmitted even during a PAUSE period. 1: PAUSE frame is not transmitted during a PAUSE period.	R/W
b31 to b21	—	Reserved	The read value is 0. The write value should be 0.	R/W

The ECMR register controls the ETHERC operation.

Set bits in the ECMR register, excluding bits TE and RE, during initialization after a reset. When rewriting this register

outside the initialization process, set the EDMAC0.EDMR.SWR bit to 1 to reset the EDMAC and ETHERC, and then set this register again.

PRM Bit (Promiscuous Mode)

When the PRM bit is set to 1, the ETHERC operates in promiscuous mode where all Ethernet frames are received. In promiscuous mode, the ETHERC receives all valid frames regardless of whether or not the address matches the destination address or broadcast address and regardless of the multicast bit setting.

RTM Bit (Bit Rate)

The RTM bit sets the bit rate when the RMII is selected.

ILB Bit (Internal Loopback Mode)

When the ILB bit is set to 1, transmit frames can be looped back in the MCU. Set the DM bit to 1 (full-duplex mode) to perform a loopback test.

TE Bit (Transmission Enable)

When the TE bit is set to 1, the ETHERC transmit function is enabled.
When the TE bit is set to 0, the transmit function is disabled after the frame being processed is completely transmitted.

RE Bit (Reception Enable)

When the RE bit is set to 1, the ETHERC receive function is enabled.
When the RE bit is set to 0, the receive function is disabled after the frame being processed is completely received.

PRCEF Bit (CRC Error Frame Receive Mode)

When the PRCEF bit is set to 1, the EDMAC is not notified that a CRC error has occurred even when the error is detected in a receive frame. Accordingly, the EDMAC0.EESR.CERF flag and RFS0 bit in receive descriptor 0 (RD0) do not become 1.

ZPF Bit (0 Time PAUSE Frame Enable)

When the ZPF bit is 1, a PAUSE frame that contains the pause_time parameter of 0 is transmitted when the PAUSE frame transmit request is canceled before the PAUSE time of the previously transmitted PAUSE frame has not elapsed. After the PAUSE frame that contains the pause_time parameter of 0 is received, the ETHERC is ready for transmission. When the ZPF bit is 0, even if the PAUSE frame transmit request from the receive FIFO is canceled, the next PAUSE frame is not transmitted until the PAUSE time of the previously transmitted PAUSE frame has elapsed. When a PAUSE frame that contains the pause_time parameter of 0 is received, the PAUSE frame is discarded.

36.2.2 Receive Frame Maximum Length Register (RFLR)

Address(es): ETHERC0.RFLR 000C 0108h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	RFL[11:0]											
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b11 to b0	RFL[11:0]	Receive Frame Maximum Length	The set value becomes the maximum frame length. The minimum value that can be set is 1,518 bytes, and the maximum value that can be set is 2,048 bytes. Values that are less than 1,518 bytes are regarded as 1,518 bytes, and values larger than 2,048 bytes are regarded as 2,048 bytes.	R/W
b31 to b12	—	Reserved	The read value is 0. The write value should be 0.	R/W

The RFLR register sets the maximum frame length that can be received by the MCU. Set the length in bytes.
Do not rewrite this register while the ECMR.RE bit is 1 (receive function is enabled).

RFL[11:0] Bits (Receive Frame Maximum Length)

The RFL[11:0] bits set a frame length to be checked. When the number of bytes for fields from the destination address to the frame check sequence (FCS) of the received frame exceeds the RFL[11:0] bit value, the EDMAC is notified of a frame-too-long error.
When the received frame length exceeds the RFL[11:0] bit value, the excess data is discarded.

36.2.3 ETHERC Status Register (ECSR)

Address(es): ETHERC0.ECSR 000C 0110h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	BFR	PSRTO	—	LCHNG	MPD	ICD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ICD	False Carrier Detect Flag	0: PHY-LSI has not detected a false carrier on the line. 1: PHY-LSI has detected a false carrier on the line.	R/W *1
b1	MPD	Magic Packet Detect Flag	0: Magic Packet has not been detected. 1: Magic Packet has been detected.	R/W *1
b2	LCHNG	Link Signal Change Flag	0: Change in the ET0_LINKSTA signal has not been detected. 1: Change in the ET0_LINKSTA signal has been detected (high to low, or low to high).	R/W *1
b3	—	Reserved	The read value is 0. The write value should be 0.	R/W
b4	PSRTO	PAUSE Frame Retransmit Over Flag	0: PAUSE frame retransmit count has not reached the upper limit. 1: PAUSE frame retransmit count has reached the upper limit.	R/W *1
b5	BFR	Continuous Broadcast Frame Reception Flag	0: The number of continuously received broadcast frames has not exceeded the value set in the BCFRR register. 1: The number of continuously received broadcast frames has exceeded the value set in the BCFRR register.	R/W *1
b31 to b6	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. Write 1 to clear the flag.

The ECSR register indicates the status of the ETHERC.
When any flag in the ECSR register becomes 1 while the corresponding bit in the ECSIPR register is 1 (interrupt is notified), the EDMAC0.EESR.ECI flag becomes 1.

ICD Flag (False Carrier Detect Flag)

The ICD flag indicates that the PHY-LSI has detected a false carrier on the line.
The ICD flag becomes 1 when a receive error signal shown in Figure 36.10 is received from the PHY-LSI. Note that the information may not be correct when signals input from the PHY-LSI change faster than software recognizes the change. Check the timing of the PHY-LSI.

LCHNG Flag (Link Signal Change Flag)

The LCHNG flag indicates that ET0_LINKSTA signal input from the PHY-LSI has changed from high to low, or from low to high.
Refer to the PSR.LMON flag for the current link status.

PSRTO Flag (PAUSE Frame Retransmit Over Flag)

The PSRTO flag indicates that the number of retransmissions reaches the value set in the TPAUSER register when retransmitting a PAUSE frame while automatic PAUSE frame transmission is enabled.

36.2.4 ETHERC Interrupt Enable Register (ECSIPR)

Address(es): ETHERC0.ECSIPR 000C 0118h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	BFSIPR	PSRTOIP	—	LCHNGIP	MPDIP	ICDIP
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ICDIP	False Carrier Detect Interrupt Enable	0: Notification of the false carrier detect interrupt is disabled. 1: Notification of the false carrier detect interrupt is enabled.	R/W
b1	MPDIP	Magic Packet Detect Interrupt Enable	0: Notification of the Magic Packet detect interrupt is disabled. 1: Notification of the Magic Packet detect interrupt is enabled.	R/W
b2	LCHNGIP	LINK Signal Change Interrupt Enable	0: Notification of ET0_LINKSTA signal change interrupt is disabled. 1: Notification of ET0_LINKSTA signal change interrupt is enabled.	R/W
b3	—	Reserved	The read value is 0. The write value should be 0.	R/W
b4	PSRTOIP	PAUSE Frame Retransmit Over Interrupt Enable	0: Notification of PAUSE frame retransmit over interrupt is disabled. 1: Notification of PAUSE frame retransmit over interrupt is enabled.	R/W
b5	BFSIPR	Continuous Broadcast Frame Reception Interrupt Enable	0: Notification of continuous broadcast frame reception interrupt is disabled. 1: Notification of continuous broadcast frame reception interrupt is enabled.	R/W
b31 to b6	—	Reserved	The read value is 0. The write value should be 0.	R/W

The ECSIPR register selects whether or not to notify the EDMAC of the status indicated by the ECSR register. Each bit corresponds to the flag in the ECSR register that has the same bit number.

36.2.5 PHY Interface Register (PIR)

Address(es): ETHERC0.PIR 000C 0120h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	MDI	MDO	MMD	MDC
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	x	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MDC	MII/RMII Management Data Clock	The MDC bit value is output from the ET0_MDC pin to supply the management data clock to the MII or RMII.	R/W
b1	MMD	MII/RMII Management Mode	0: Read 1: Write	R/W
b2	MDO	MII/RMII Management Data-Out	The MDO bit value is output from the ET0_MDIO pin when the MMD bit is 1 (write). The value is not output when the MMD bit is 0 (read).	R/W
b3	MDI	MII/RMII Management Data-In	This bit indicates the level of the ET0_MDIO pin. The write value should be 0.	R/W
b31 to b4	—	Reserved	The read value is 0. The write value should be 0.	R/W

The PIR register is used to access registers in the PHY-LSI via the MII or RMII. The management clock and management data are controlled by software.
Refer to section 36.3.4, Accessing MII/RMII Registers for details on accessing MII and RMII registers.

36.2.6 PHY Status Register (PSR)

Address(es): ETHERC0.PSR 000C 0128h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	LMON
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	x

Bit	Symbol	Bit Name	Description	R/W
b0	LMON	ET0_LINKSTA Pin Status Flag	The link status can be read by connecting the link signal output from the PHY-LSI to the ET0_LINKSTA pin. For details on the polarity, refer to the specifications of the connected PHY-LSI.	R
b31 to b1	—	Reserved	The read value is 0. The write value should be 0.	R

The PSR register is used to monitor interface signals from the PHY-LSI.

36.2.7 Random Number Generation Counter Limit Setting Register (RDMLR)

Address(es): ETHERC0.RDMLR 000C 0140h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	RMD[19:16]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RMD[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b19 to b0	RMD[19:0]	Random Number Generation Counter	00000h: Normal operation 00001h to FFFFFh: Setting prohibited	R/W
b31 to b20	—	Reserved	The read value is 0. The write value should be 0.	R/W

The RDMLR register sets the maximum value for the counter used in the random number generator.
Do not rewrite this register while the ECMR.TE bit is 1 (transmit function is enabled) or while the ECMR.RE bit is 1 (receive function is enabled).

36.2.8 Interpacket Gap Register (IPGR)

Address(es): ETHERC0.IPGR 000C 0150h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	IPG[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	IPG[4:0]	Interpacket Gap	00h: 16 bit time 01h: 20 bit time : : 14h: 96 bit time (initial value) : : 1Fh: 140 bit time	R/W
b31 to b5	—	Reserved	The read value is 0. The write value should be 0.	R/W

The IPGR register sets the interpacket gap (IPG) value.
Do not rewrite this register while the ECMR.TE bit is 1 (transmit function is enabled) or while the ECMR.RE bit is 1 (receive function is enabled).
Refer to section 36.3.6, Adjusting Transmission Efficiency by Changing the IPG for details on the IPG.

36.2.9 Automatic PAUSE Frame Register (APR)

Address(es): ETHERC0.APR 000C 0154h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	AP[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	AP[15:0]	Automatic PAUSE Time Setting	These bits set the value of the pause_time parameter for a PAUSE frame that is automatically transmitted. Transmission is not performed until the set value multiplied by 512 bit time has elapsed.	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The APR register sets the PAUSE time of the PAUSE frame that is automatically transmitted. The value set in the APR register is used for the pause_time parameter of the PAUSE frame.
Do not rewrite this register while the ECMR.TE bit is 1 (transmit function is enabled) or while the ECMR.RE bit is 1 (receive function is enabled).

36.2.10 Manual PAUSE Frame Register (MPR)

Address(es): ETHERC0.MPR 000C 0158h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MP[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	MP[15:0]	Manual PAUSE Time Setting	These bits set the value of the pause_time parameter for a PAUSE frame that is manually transmitted. Transmission is not performed until the set value multiplied by 512 bit time has elapsed. The read value is undefined.	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The MPR register sets the PAUSE time of the PAUSE frame that is manually transmitted. The value set in the MPR register is used for the pause_time parameter of the PAUSE frame.
When a value is set to this register, a PAUSE frame is transmitted. Rewrite this register while the ECMR.TE bit is 1 (transmit function is enabled).

36.2.11 Received PAUSE Frame Counter (RFCF)

Address(es): ETHERC0.RFCF 000C 0160h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	RPAUSE[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	RPAUSE[7:0]	Received PAUSE Frame Count	Number of received PAUSE frames	R
b31 to b8	—	Reserved	The read value is 0.	R

The RFCF register is a counter indicating the number of received PAUSE frames. The counter is reset after this register is read.

36.2.12 PAUSE Frame Retransmit Count Setting Register (TPAUSER)

Address(es): ETHERC0.TPAUSER 000C 0164h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TPAUSE[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	TPAUSE[15:0]	Automatic PAUSE Frame Retransmit Setting	0000h: Number of retransmissions is unlimited 0001h: Maximum number of retransmissions is 1 : : FFFFh: Maximum number of retransmissions is 65,535	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The TPAUSER register selects the maximum number of times a PAUSE frame is automatically transmitted.
Do not rewrite this register while the ECMR.TE bit is 1 (transmit function is enabled).

36.2.13 PAUSE Frame Retransmit Counter (TPAUSECR)

Address(es): ETHERC0.TPAUSECR 000C 0168h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	TXP[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	TXP[7:0]	PAUSE Frame Retransmit Count	Number of times a PAUSE frame was retransmitted	R
b31 to b8	—	Reserved	The read value is 0.	R

The TPAUSECR register is a counter indicating the number of times a PAUSE frame was automatically retransmitted.
The counter is reset after this register is read.

36.2.14 Broadcast Frame Receive Count Setting Register (BCFRR)

Address(es): ETHERC0.BCFRR 000C 016Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BCF[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	BCF[15:0]	Broadcast Frame Continuous Receive Count Setting	0000h: Number of receptions is unlimited. 0001h: Receive 1 frame. : : FFFFh: Receive 65,535 frames.	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The BCFRR register sets the number of times broadcast frames can be received continuously. When the number of received frames exceeds the BCF[15:0] bit value, the ECSR.BFR flag becomes 1 and the excess broadcast frames are discarded. The internal counter that counts the number of continuously received broadcast frames is reset when receiving any other frame than broadcast frame.
Do not rewrite this register while the ECMR.RE bit is 1 (receive function is enabled).

36.2.15 MAC Address Upper Bit Register (MAHR)

Address(es): ETHERC0.MAHR 000C 01C0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The MAHR register sets the upper 32 bits (b47 to b16) of the 48-bit MAC address. For example, if the MAC address is 01-23-45-67-89-AB, set the register to 0123 4567h.
Set the MAHR register during initialization after a reset. Do not rewrite this register while the ECMR.TE bit is 1 (transmit function is enabled) or while the ECMR.RE bit is 1 (receive function is enabled). When rewriting this register, set the EDMAC0.EDMR.SWR bit to 1 to reset the EDMAC and ETHERC and then set this register again.

36.2.16 MAC Address Lower Bit Register (MALR)

Address(es): ETHERC0.MALR 000C 01C8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MA[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	MA[15:0]	MAC Address Low	These bits set the lower 16 bits of the MAC address.	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The MALR register sets the lower 16 bits of the 48-bit MAC address. For example, if the MAC address is 01-23-45-67-89-AB, set the register to 0000 89ABh.
Set the MALR register during initialization after a reset. Do not rewrite this register while the ECMR.TE bit is 1 (transmit function is enabled) or while the ECMR.RE bit is 1 (receive function is enabled). When rewriting this register, set the EDMAC0.EDMR.SWR bit to 1 to reset the EDMAC and ETHERC and then set this register again.

36.2.17 Transmit Retry Over Counter Register (TROCR)

Address(es): ETHERC0.TROCR 000C 01D0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The TROCR register is a counter indicating the number of frames that fail to be retransmitted.
The TROCR register is incremented by 1 when a frame fails to be retransmitted 15 times. The counter stops when the TROCR register value becomes FFFF FFFFh. The counter value becomes 0 by writing any value to the TROCR register.

36.2.18 Late Collision Detect Counter Register (CDCR)

Address(es): ETHERC0.CDCR 000C 01D4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CDCR register is a counter indicating the number of late collisions that have been detected after transmission starts. When the CDCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the CDCR register.

36.2.19 Lost Carrier Counter Register (LCCR)

Address(es): ETHERC0.LCCR 000C 01D8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The LCCR register is a counter indicating the number of times a loss of carrier is detected during frame transmission. When the LCCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the LCCR register.

36.2.20 Carrier Not Detect Counter Register (CNDCR)

Address(es): ETHERC0.CNDCR 000C 01DCh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CNDCR register is a counter indicating the number of times a carrier is not detected during preamble transmission. When the CNDCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the CNDCR register.

36.2.21 CRC Error Frame Receive Counter Register (CEFCR)

Address(es): ETHERC0.CEFCR 000C 01E4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CEFCR register is a counter indicating the number of received frames where a CRC error has been detected. When the CEFCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the CEFCR register.

36.2.22 Frame Receive Error Counter Register (FRECR)

Address(es): ETHERC0.FRECR 000C 01E8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The FRECR register is a counter indicating the number of times a frame receive error has occurred. The PHY-LSI notifies the ETHERC of the frame receive error using the ET0_RX_ER pin.
The FRECR register is incremented each time the ET0_RX_ER pin becomes high. When the FRECR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the FRECR register.

36.2.23 Too-Short Frame Receive Counter Register (TSFRCR)

Address(es): ETHERC0.TSFRCR 000C 01ECh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The TSFRCR register is a counter indicating the number of times a short frame that is shorter than 64 bytes has been received. When the TSFRCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the TSFRCR register.

36.2.24 Too-Long Frame Receive Counter Register (TLFRCR)

Address(es): ETHERC0.TLFRCR 000C 01F0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The TLFRCR register is a counter indicating the number of times a long frame that is longer than the RFLR register value has been received.
When the TLFRCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the TLFRCR register.
Note that the TLFRCR register is not incremented when a frame is received with the alignment error. In this case, the RFCR register is incremented.

36.2.25 Received Alignment Error Frame Counter Register (RFCR)

Address(es): ETHERC0.RFCR 000C 01F4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The RFCR register is a counter indicating the number of times a frame has been received with the alignment error (frame is not an integral number of octets).
When the RFCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the RFCR register.

36.2.26 Multicast Address Frame Receive Counter Register (MAFCR)

Address(es): ETHERC0.MAFCR 000C 01F8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


The MAFCR register is a counter indicating the number of times a frame where the multicast address is set has been received.
When the RFCR register value becomes FFFF FFFFh, the counter stops. The counter value becomes 0 by writing any value to the RFCR register.

36.3 Operation

This section is an overview of the ETHERC operations. The ETHERC supports flow control compliant with IEEE802.3x, and can transmit and receive PAUSE frames.

36.3.1 Transmission

The ETHERC transmitter assembles transmit data into a frame and outputs it to the MII/RMII when a transmit request is received from the EDMAC. The frame transmitted via the MII/RMII is transmitted on the line by the PHY-LSI. Figure 36.4 shows the state transitions of the ETHERC transmitter.



Note 1. Preparation for retransmission includes transmitting a jam signal and adjusting transmission time intervals using the backoff algorithm after a collision is detected.
Note 2. Preparation for retransmission is performed only when a collision is detected within 512 bit time after preamble transmission starts. When a collision is detected after 512 bit time, only a jam signal is transmitted and processing using the backoff algorithm is not performed.

Figure 36.4 ETHERC Transmitter State Transitions

1. When setting the ECMR.TE bit to 1, the ETHERC enters the transmit idle state.
2. When a transmit request is received from the EDMAC, the ETHERC enters the carrier sense state. The ETHERC waits for the interpacket gap and then transmits a preamble to the MII/RMII. When full-duplex mode is selected, it is not required to sense a carrier, so the ETHERC transmits a preamble immediately after receiving a transmit request from the EDMAC.

3. The ETHERC transmits the Start Frame Delimiter (SFD), transmit data, and CRC sequentially. When the transmission is completed successfully, the ETHERC notifies the EDMAC of successful completion, and the EDMAC sets the EDMAC0.EESR.TC flag to 1. When a late collision or loss of carrier is detected during data transmission, the ETHERC stops the transmission and notifies the EDMAC of the error.
4. After the time for the interpacket gap has elapsed, the ETHERC enters the idle state and continues transmission when transmit data remains.

36.3.2 Reception

The ETHERC receiver separates the frame input from the MII/RMII into the preamble, SFD, receive data, and CRC, and transmits only receive data (destination address, source address, type/length, data/LLC). Figure 36.5 shows the state transitions of the ETHERC receiver.




Figure 36.5 ETHERC Receiver State Transitions

1. When setting the ECMR.RE bit to 1, the ETHERC enters the receive idle state.
2. When the SFD following the preamble of the receive packet is detected, the ETHERC starts reception. If the received SFD is invalid, the ETHERC discards the frame.
3. In normal mode, the ETHERC starts data reception when the destination address of the receive frame is the address of the MCU or the receive frame is broadcast frame or multicast frame. In promiscuous mode, the ETHERC starts data reception regardless of the receive frame type.
4. After receiving data from the MII/RMII, the ETHERC performs the CRC check. The ETHERC notifies the EDMAC of the CRC check result. After the received data is transferred to the receive buffer, the CRC check result is written back to the receive descriptor as a status. The result is also reflected in the EDMAC0.EESR.CERF flag.
5. When the ECMR.RE bit is 1 after one frame has been received, the ETHERC prepares to receive the next frame.

36.3.3 Frame Timing

36.3.3.1 MII Frame Timing

Figure 36.6 to Figure 36.10 show the MII frame timing.




Figure 36.6 MII Frame Transmit Timing During Normal Transmission




Figure 36.7 MII Frame Transmit Timing When Collision Occurs




Figure 36.8 MII Frame Receive Timing During Normal Reception




Figure 36.9 MII Frame Receive Timing for Receive Error Notification




Figure 36.10 MII Fame Receive Timing for False Carrier Notification

36.3.3.2 RMII Frame Timing

The RMII frame timing is shown in Figure 36.11 to Figure 36.13.




Figure 36.11 RMII Frame Transmit Timing During Normal Transmission




Figure 36.12 RMII Frame Receive Timing During Normal Reception




Figure 36.13 RMII Frame Receive Timing When False Carrier Is Detected

36.3.4 Accessing MII/RMII Registers

Use the PIR register to access the MII/RMII registers in the PHY-LSI. Serial data in the MII/RMII management frame format is transmitted and received via the ET0_MDC and ET0_MDIO pins controlled by software.

36.3.4.1 MII/RMII Management Frame Format

Table 36.3 lists the MII/RMII management frame format.

Table 36.3 MII/RMII Management Frame Format

Access Type		MII/RMII Management Frame							
	Item	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
	Number of bits	32	2	2	5	5	2	16	1
Read		1...1	01	10	00001	RRRRR	Z0	DDDDDDDDDDDDDDDD	Z
Write		1...1	01	01	00001	RRRRR	10	DDDDDDDDDDDDDDDD	Z

PRE (preamble): Send 32 consecutive 1's.
ST (start of frame): Send 01b.
OP (operation code): Send 10b for read or 01b for write.
PHYAD (PHY address): Up to 32 PHY-LSIs can be connected to one MAC. PHY-LSIs are selected with these 5 bits.
When the PHY-LSI address is 1, send 00001b.
REGAD (register address): One register is selected from up to 32 registers in the PHY-LSI.
When the register address is 1, send 00001b.
TA (turnaround): 2-bit turnaround time to avoid contention between the register address and data during a read operation
(a) Send 10b during a write operation.
(b) Release the bus for 1 bit during a read operation (Z is output)
(indicated as Z0 because 0 is output from the PHY-LSI on the next clock cycle).
DATA (data): 16-bit data. Sequentially send or receive starting from the MSB.
IDLE (IDLE condition): Wait time to input the next MII/RMII management format
(a) Release the bus during a write operation (Z is output).
(b) No control is required since a bus has already been released during a read operation.

36.3.4.2 MII/RMII Register Access Procedure

Access to the MII/RMII registers includes writing data in 1-bit units, reading data in 1-bit units, and releasing the bus. Figure 36.14 to Figure 36.17 show examples of the MII/RMII register access timing. The access timing differ with the PHY-LSI type.




Figure 36.14 1-Bit Data Write Flow




Figure 36.15 Bus Release Flow (TA in Read Operation in Table 36.3)




Figure 36.16 1-Bit Data Read Flow




Figure 36.17 Bus Release Flow (IDLE in Write Operation in Table 36.3)

36.3.5 Magic Packet Detection

The ETHERC supports Wake-On-LAN (WOL). WOL is a function to detect a Magic Packet transmitted from a host device or other device and exit a low power consumption state such as sleep mode. When the ETHERC detects a Magic Packet, high is output from the ET0_WOL pin. Write 1 to the EDMAC0.EDMR.SWR bit to set the ET0_WOL pin to low.

Since a Magic Packet is transmitted in broadcast mode, the Magic Packet is received regardless of the destination MAC address selected in the format. The ETHERC outputs high from the ET0_WOL pin only when the destination MAC address matches its own MAC address. Refer to the technical documentation provided by Advanced Micro Devices, Inc. for details on the Magic Packet. The following describes an example of the procedure to use WOL in the MCU.


1. Set the ICU to disable the EINT0 interrupt request.
2. Set the ECMR.MPDE bit to 1 to enable Magic Packet detection. Set the ECMR.RE bit to 1 to enable reception.
3. Set the ECSIPR.MPDIP bit to 1 to enable notification of the Magic Packet detect interrupt.
4. Set the EDMAC0.EESIPR.ECIIP bit to 1 to enable the ETHERC status register source interrupt.
5. Set the ICU to enable the EINT0 interrupt request.
6. Change the CPU operating mode to sleep mode or place unused peripherals in the module stop state as needed.
7. When a Magic Packet is detected, an interrupt request is sent to the CPU. High is output from the ET0_WOL pin to notify peripheral devices that the Magic Packet has been detected.

36.3.5.1 Notes on Magic Packet Detection

The ETHERC receives packets, including broadcast packets, even when waiting to receive a Magic Packet. Therefore, receive data may have been stored in the receive FIFO of the EDMAC when a Magic Packet is detected. Also, flags in registers ECSR and EDMAC0.EESR may have been changed. When returning to normal operation by detecting a Magic Packet, set the EDMAC0.EDMR.SWR bit to 1 to reset the ETHERC and EDMAC.

36.3.6 Adjusting Transmission Efficiency by Changing the IPG

The IPG is a non-transmit period between transmit frames. The ETHERC can change the value of the IPG. Transmission efficiency can be increased or decreased by setting the IPGR register. The typical value of the IPG is specified by the IEEE802.3 standard. When changing the setting, confirm that all devices operate normally in the same network.



Note. The IPG may be longer than the set value depending on the condition of the line or system bus.

Figure 36.18 Differences in Transmission Efficiency Based on Changes in the IPG

36.3.7 Flow Control

The ETHERC can perform flow control compliant with IEEE802.3x in full-duplex mode, and the receiver and transmitter can be set individually. PAUSE frames can be transmitted automatically or manually.

36.3.7.1 Automatic PAUSE Frame Transmission

When the ECMR.TXF bit is set to 1, automatic PAUSE frame transmission is enabled. A PAUSE frame is automatically transmitted by a PAUSE frame transmit request from the EDMAC. The APR.AP[15:0] bit value is used for the pause_time parameter of the PAUSE frame.

After a PAUSE frame is transmitted, if the EDMAC is still requesting PAUSE frame transmission when the PAUSE time elapses, a PAUSE frame is transmitted again. The maximum number of PAUSE frame retransmissions can be set in the TPAUSER.TPAUSE[15:0] bits. If the maximum number of retransmissions is reached, subsequent PAUSE frames are not transmitted.

Figure 36.19 shows the procedure to set automatic PAUSE frame transmission.




Figure 36.19 Example of Procedure to Set Automatic PAUSE Frame Transmission

36.3.7.2 Manual PAUSE Frame Transmission

A PAUSE frame can be manually transmitted at any time. When writing the pause_time parameter of the PAUSE frame to the MPR.MP[15:0] bits by software, the ETHERC transmits a PAUSE frame once. When transmitting a PAUSE frame more than once, write to the MPR.MP[15:0] bits for each transmission.

36.3.7.3 PAUSE Frame Reception

When setting the ECMR.RXF bit to 1, PAUSE frame detection is enabled. After a PAUSE frame is received, the ETHERC completes transmitting the current frame and waits for the PAUSE time of the received PAUSE frame to elapse before the next frame can be transmitted. Also, the ETHERC increments the RFCF.RPAUSE[7:0] bit value.
However, while waiting for the PAUSE time to elapse, if a PAUSE frame that contains a pause_time parameter of 0 is received and the ECMR.ZPF bit is 1, the ETHERC becomes ready to transmit.

36.4 Interrupts

When a flag in the ECSR register becomes 1 and the corresponding bit in the ECSIPR register is 1, the ETHERC notifies the EDMAC of the status as an interrupt source. After receiving the notification, the EDMAC sets the EDMAC0.EESR.ECI flag to 1. When the EDMAC0.EESIPR.ECIIP bit is 1, the EDMAC sends an EINT0 interrupt request to the CPU. Refer to section 37, DMA Controller for the Ethernet Controller (EDMACa) for details.

36.5 Usage Notes

36.5.1 Conditions for the LCHNG Flag to Become 1

The ECSR.LCHNG flag may become 1 even when the input level of the ET0_LINKSTA pin remains the same. In this case, high is input to the ET0_LINKSTA pin when setting the MPC.PmnPFS register to assign the ET0_LINKSTA signal to a port or when releasing the ETHERC and EDMAC software reset using the EDMAC0.EDMR.SWR bit. The ECSR.LCHNG flag becomes 1 because the ET0_LINKSTA signal in the ETHERC is fixed low regardless of the input level to the external pin while the MPC does not assign the ET0_LINKSTA signal or during the ETHERC and EDMAC software reset.
To avoid wrongly generating a link signal change interrupt, clear the ECSR.LCHNG flag and then set the ECSIPR.LCHNGIP bit to 1.

36.5.2 Input to the RMII0_RX_ER Pin While the RMII is Selected

When the width of a reception error signal received from the PHY-LSI is only one cycle of the REF50CK0 clock (50 MHz) while the RMII is selected, the signal is not recognized as an error signal.

36.5.3 Procedure to Reset Ethernet Controller

Follow the procedure below to reset the ETHERC and EDMAC. In this case, data in the address range from 0000 0000h to 0000 001Fh may be destroyed.

(1) Write 0000 0001h (reset ETHERC0 and EDMAC0) to the EDMAC0.EDMR register.
(2) Wait for 64 cycles of the PCLKA until initialization is completed.

37. DMA Controller for the Ethernet Controller (EDMACa)

37.1 Overview

This MCU has one channel for the ethernet controller direct memory access controller (EDMAC): for the ethernet controller (ETHERC).

The EDMAC controls most of the transmit/receive buffer management for communications. This reduces the load on the CPU and allows efficient data transmission and reception. The data transfers are controlled according to the information (referred to as descriptors) on the memory.

Table 37.1 lists the EDMAC specifications. Figure 37.1 shows the EDMAC configuration, and Figure 37.2 shows the configuration of descriptors and transmit/receive buffers on the memory.

Table 37.1 EDMAC Specifications

Item	Description
Data transmission and reception	• Controls data transmission and reception according to descriptors • Supports single buffer frame transmission and reception (1 buffer per frame), and multi-buffer frame transmission and reception (multiple buffers per frame)
Functions	• Minimizes system bus occupation time using block transfer (32-byte units) • Writes back the transmit/receive frame state to descriptors • Inserts padding in receive data
Low power consumption function	The EDMAC can be set to the module-stop state to reduce power consumption.




Figure 37.1 EDMAC Configuration




Figure 37.2 Configuration of Descriptors and Transmit/Receive Buffers on the Memory

37.2 Register Descriptions

37.2.1 EDMAC Mode Register (EDMR)

Address(es): EDMAC0.EDMR 000C 0000h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	DE	DL[1:0]		—	—	—	SWR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SWR	Software Reset	When 1 is written, the EDMAC and ETHERC are reset. Registers TDLAR, RDLAR, RMFCR, TFUCR, and RFOCR are not reset with this bit. The read value is 0.	R/W
b3 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W
b5, b4	DL[1:0]	Transmit/Receive Descriptor Length*1	b5 b4 0 0: 16 bytes 0 1: 32 bytes 1 0: 64 bytes 1 1: 16 bytes	R/W
b6	DE	Big Endian Mode/Little Endian Mode *1, *2	0: Big endian mode 1: Little endian mode	R/W
b31 to b7	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. Do not rewrite these bits while the transmit or receive function is enabled.
Note 2. This setting applies to data for the transmit/receive buffer. It does not apply to transmit/receive descriptors and registers.

The EDMR register controls EDMAC operation.
Set the EDMR register during the initialization process after a reset. If this register is rewritten during data transmission or reception, abnormal data may be sent on the line.
When rewriting this register outside of the initialization process, set the SWR bit to 1 to reset the EDMAC and ETHERC, and then set this register again. It takes 64 cycles of the peripheral module clock (PCLKA) to initialize the ETHERC and EDMAC. Complete the initialization process before accessing registers in the ETHERC and EDMAC. Refer to section 36.5.3, Procedure to Reset Ethernet Controller for the procedure to reset these modules.

37.2.2 EDMAC Transmit Request Register (EDTRR)

Address(es): EDMAC0.EDTRR 000C 0008h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	TR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TR	Transmit Request	When 1 is written, the EDMAC reads the corresponding descriptor and transmits frames where the TD0.TACT bit is 1. The TR bit becomes 0 after all the valid frames are transmitted. Writing 0 to this bit has no effect.	R/W
b31 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The EDTRR register controls EDMAC transmission.
After the EDMAC has transmitted one frame, it reads the next descriptor. When the TD0.TACT bit in the descriptor is 1, the EDMAC continues transmission. When the TD0.TACT bit is 0, the EDMAC sets the TR bit to 0 and stops transmission.

37.2.3 EDMAC Receive Request Register (EDRRR)

Address(es): EDMAC0.EDRRR 000C 0010h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	RR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RR	Receive Request	0: Receive function is disabled. *1 1: Receive descriptor is read, and the receive function is enabled.	R/W
b31 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. If the receive function is disabled during frame reception, write-back to the receive descriptor is not performed successfully. Subsequent pointers for reading a receive descriptor become abnormal and the EDMAC cannot operate normally. In this case, to enable the EDMAC receive function again, execute a software reset by setting the EDMR.SWR bit to 1.

The EDRRR register controls EDMAC reception.

When the RR bit becomes 1, the EDMAC reads the receive descriptor. When the RD0.RACT bit is 1, the EDMAC waits for a receive request from the ETHERC.

When the EDMAC has received data for the receive buffer size, it reads the next descriptor and waits to receive a frame. If the RD0.RACT bit is 0, the EDMAC sets the RR bit to 0 and stops reception.

37.2.4 Transmit Descriptor List Start Address Register (TDLAR)

Address(es): EDMAC0.TDLAR 000C 0018h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	—	—	The start address of the transmit descriptor list is set. Set the start address according to the descriptor length selected by the EDMR.DL[1:0] bits. 16-byte boundary: Lower 4 bits = 0000b 32-byte boundary: Lower 5 bits = 00000b 64-byte boundary: Lower 6 bits = 000000b	R/W

The TDLAR register sets the start address of the transmit descriptor list.

Align each descriptor on the corresponding boundary to the descriptor length selected by the EDMR.DL[1:0] bits.

Do not rewrite the TDLAR register during transmission. Rewrite the TDLAR register while the EDTRR.TR bit is 0.

37.2.5 Receive Descriptor List Start Address Register (RDLAR)

Address(es): EDMAC0.RDLAR 000C 0020h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	—	—	The start address of the receive descriptor list is set. Set the start address according to the descriptor length selected by the EDMR.DL[1:0] bits. 16-byte boundary: Lower 4 bits = 0000b 32-byte boundary: Lower 5 bits = 00000b 64-byte boundary: Lower 6 bits = 000000b	R/W

The RDLAR register sets the start address of the receive descriptor list.

Align each descriptor on the corresponding boundary to the descriptor length selected by the EDMR.DL[1:0] bits.

Do not rewrite the RDLAR register during reception. Rewrite the RDLAR register while the EDRRR.RR bit is 0.

37.2.6 ETHERC/EDMAC Status Register (EESR)

Address(es): EDMAC0.EESR 000C 0028h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	TWB	—	—	—	TABT	RABT	RFCOF	—	ECI	TC	TDE	TFUF	FR	RDE	RFOF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	CND	DLC	CD	TRO	RMAF	—	—	RRF	RTLF	RTSF	PRE	CERF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CERF	CRC Error Flag	0: CRC error has not been detected. 1: CRC error has been detected.	R/W
b1	PRE	PHY-LSI Receive Error Flag	0: PHY-LSI receive error has not been detected. 1: PHY-LSI receive error has been detected.	R/W
b2	RTSF	Frame-Too-Short Error Flag	0: Frame-too-short error has not been detected. 1: Frame-too-short error has been detected.	R/W
b3	RTLF	Frame-Too-Long Error Flag	0: Frame-too-long error has not been detected. 1: Frame-too-long error has been detected.	R/W
b4	RRF	Alignment Error Flag	0: Alignment error has not been detected. 1: Alignment error has been detected.	R/W
b6, b5	—	Reserved	The read value is 0. The write value should be 0.	R/W
b7	RMAF	Multicast Address Frame Receive Flag	0: Multicast address frame has not been received. 1: Multicast address frame has been received.	R/W
b8	TRO	Transmit Retry Over Flag	0: Transmit retry-over condition has not been detected. 1: Transmit retry-over condition has been detected.	R/W
b9	CD	Late Collision Detect Flag	0: Late collision has not been detected. 1: Late collision has been detected during frame transmission.	R/W
b10	DLC	Loss of Carrier Detect Flag	0: Loss of carrier has not been detected. 1: Loss of carrier has been detected during frame transmission.	R/W
b11	CND	Carrier Not Detect Flag	0: A carrier has been detected when transmission starts. 1: A carrier has not been detected during preamble transmission.	R/W
b15 to b12	—	Reserved	The read value is 0. The write value should be 0.	R/W
b16	RFOF	Receive FIFO Overflow Flag	0: Overflow has not occurred. 1: Overflow has occurred.	R/W
b17	RDE	Receive Descriptor Empty Flag	0: The EDMAC detects that the receive descriptor valid bit (RD0.RACT) is 1. 1: The EDMAC detects that the receive descriptor valid bit (RD0.RACT) is 0.	R/W
b18	FR	Frame Receive Flag	0: Frame has not been received. 1: Frame has been received. Update of the receive descriptor is complete.	R/W
b19	TFUF	Transmit FIFO Underflow Flag	0: Underflow has not occurred. 1: Underflow has occurred.	R/W
b20	TDE	Transmit Descriptor Empty Flag	0: The EDMAC detects that the transmit descriptor valid bit (TD0.TACT) is 1. 1: The EDMAC detects that the transmit descriptor valid bit (TD0.TACT) is 0.	R/W

Bit	Symbol	Bit Name	Description	R/W
b21	TC	Frame Transfer Complete Flag	0: Transfer have not been completed, or no transfer has been requested. 1: All frames indicated by the transmit descriptor have been completely transferred to the transmit FIFO.	R/W
b22	ECI	ETHERC Status Register Source Flag	0: ETHERC status interrupt source has not been detected. 1: ETHERC status interrupt source has been detected.	R *1
b23	—	Reserved	The read value is 0. The write value should be 0.	R/W
b24	RFCOF	Receive Frame Counter Overflow Flag	0: Receive frame counter has not overflowed. 1: Receive frame counter has overflowed.	R/W
b25	RABT	Receive Abort Detect Flag	0: Frame reception has not been aborted or no reception has been requested. 1: Frame reception has been aborted.	R/W
b26	TABT	Transmit Abort Detect Flag	0: Frame transmission has not been aborted or no transmission has been requested. 1: Frame transmission has been aborted.	R/W
b29 to b27	—	Reserved	The read value is 0. The write value should be 0.	R/W
b30	TWB	Write-Back Complete Flag	0: Write-back has not been completed, or no transmission has been requested. 1: Write-back to the transmit descriptor has been completed.	R/W
b31	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. The ECI flag is read-only. When the source in the ETHERC0.ECSR register is cleared, the ECI flag is also cleared.

The EESR register indicates the ETHERC and EDMAC communication status.
Each flag in the EESR register can be output as an interrupt request signal (EINT0) from the EDMAC. Each flag, excluding the ECI flag, becomes 0 by writing 1. The value of each flag is not changed by writing 0. Each interrupt source can be enabled by the corresponding bit in the EESIPR register.

CERF Flag (CRC Error Flag)

The CERF flag becomes 1 when an error is detected in checking the frame check sequence (FCS) field of the receive frame.

PRE Flag (PHY-LSI Receive Error Flag)

The PRE flag indicates the RX_ER signal output from the PHY-LSI is high.

RTSF Flag (Frame-Too-Short Error Flag)

The RTSF flag indicates that a received frame was less than 64 bytes.

RTLF Flag (Frame-Too-Long Error Flag)

The RTLF flag indicates that a received frame is greater than the upper limit of the receive frame length set in the ETHERC0.RFLR register. The excess data is discarded.

RRF Flag (Alignment Error Flag)

The RRF flag indicates that a frame is not an integral number of octets. The last word that is not an integral number of octets is not transferred.
An error frame shorter than 16 bytes is discarded and the RRF flag does not become 1.

RMAF Flag (Multicast Address Frame Receive Flag)

The RMAF flag indicates that a multicast frame has been received.

TRO Flag (Transmit Retry Over Flag)

This flag indicates that a collision occurred again during the 15th retry of frame transmission.

CD Flag (Late Collision Detect Flag)

The CD flag indicates that a late collision has been detected during frame transmission.

DLC Flag (Loss of Carrier Detect Flag)

The DLC flag indicates that a loss of carrier has been detected during frame transmission.

CND Flag (Carrier Not Detect Flag)

The CND flag becomes 1 when a carrier has not been detected during preamble transmission.

RFOF Flag (Receive FIFO Overflow Flag)

The RFOF flag indicates that the receive FIFO has overflowed during frame reception.

RDE Flag (Receive Descriptor Empty Flag)

The RDE flag indicates that the read receive descriptor is invalid.
When this flag becomes 1, set the RD0.RACT bit in the receive descriptor to 1 and set the EDRRR.RR bit to 1 to resume reception.

FR Flag (Frame Receive Flag)

The FR flag indicates that a frame has been received and the receive descriptor has been updated. The FR flag becomes 1 every time a frame is received.

TFUF Flag (Transmit FIFO Underflow Flag)

The TFUF flag indicates that no data remains in the transmit FIFO during frame transmission. Incomplete data is sent on the line.

TDE Flag (Transmit Descriptor Empty Flag)

The TDE flag indicates that the TD0.TACT bit of the transmit descriptor is 0 while the previous transmit descriptor indicates that the frame is not complete (TD0.TFP[1:0] bits are 10b or 00b) in multi-buffer frame transmission. As a result, an incomplete frame may be sent.
When this flag becomes 1, perform a software reset and then set the EDTRR.TR bit to 1 to resume transmission. Transmission starts from the address stored in the TDLAR register.

TC Flag (Frame Transfer Complete Flag)

The TC flag indicates that all the data specified by the transmit descriptor has been transmitted from the ETHERC. This flag becomes 1 when one frame has been transmitted in single-buffer frame transmission or when the last data of a frame is transmitted in multi-buffer frame transmission and the TD0.TACT bit in the next transmit descriptor is 0. After frame transmission is completed, the EDMAC writes the transfer status back to the descriptor.

ECI Flag (ETHERC Status Register Source Flag)

The ECI flag becomes 1 when an interrupt request is generated by the ETHERC0.ECSR register.

RFCOF Flag (Receive Frame Counter Overflow Flag)

The RFCOF flag indicates that the next frame reception starts while the number of frames stored in the receive FIFO reaches the maximum number of frames (16 frames). Note that the received frame is discarded while the RFCOF flag is 1.

RABT Flag (Receive Abort Detect Flag)

The RABT flag indicates that the ETHERC has aborted frame reception due to a CRC error, PHY-LSI receive error, frame-too-short error, frame-too-long error, or other error.
An error frame shorter than 16 bytes is discarded and the RABT flag does not become 1.

TABT Flag (Transmit Abort Detect Flag)

The TABT flag indicates that the ETHERC has aborted frame transmission due to transmit retry over, loss of carrier, no carrier detection, or other error.

TWB Flag (Write-Back Complete Flag)

The TWB flag indicates the EDMAC has completed writing back to the descriptor after frame transmission. Note that this flag becomes 1 after each frame transmission when the TRIMD.TIM bit is 0. This flag becomes 1 only when the TRIMD.TIS bit is 1.

37.2.7 ETHERC/EDMAC Status Interrupt Enable Register (EESIPR)

Address(es): EDMAC0.EESIPR 000C 0030h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	TWBIP	—	—	—	TABTIP	RABTIP	RFCOFIP	—	ECIIP	TCIP	TDEIP	TFUFIP	FRIP	RDEIP	RFOFIP
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	CNDIP	DLCIP	CDIP	TROIP	RMAFIP	—	—	RRFIP	RTLFIP	RTSFIP	PREIP	CERFIP
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CERFIP	CRC Error Interrupt Request Enable	0: CRC error interrupt request is disabled. 1: CRC error interrupt request is enabled.	R/W
b1	PREIP	PHY-LSI Receive Error Interrupt Request Enable	0: PHY-LSI receive error interrupt request is disabled. 1: PHY-LSI receive error interrupt request is enabled.	R/W
b2	RTSFIP	Frame-Too-Short Error Interrupt Request Enable	0: Frame-too-short error interrupt request is disabled. 1: Frame-too-short error interrupt request is enabled.	R/W
b3	RTLFIP	Frame-Too-Long Error Interrupt Request Enable	0: Frame-too-long error interrupt request is disabled. 1: Frame-too-long error interrupt request is enabled.	R/W
b4	RRFIP	Alignment Error Interrupt Request Enable	0: Alignment error interrupt request is disabled. 1: Alignment error interrupt request is enabled.	R/W
b6, b5	—	Reserved	The read value is 0. The write value should be 0.	R/W
b7	RMAFIP	Multicast Address Frame Receive Interrupt Request Enable	0: Multicast address frame receive interrupt request is disabled. 1: Multicast address frame receive interrupt request is enabled.	R/W
b8	TROIP	Transmit Retry Over Interrupt Request Enable	0: Transmit retry over interrupt request is disabled. 1: Transmit retry over interrupt request is enabled.	R/W
b9	CDIP	Late Collision Detect Interrupt Request Enable	0: Late collision detect interrupt request is disabled. 1: Late collision detect interrupt request is enabled.	R/W
b10	DLCIP	Loss of Carrier Detect Interrupt Request Enable	0: Loss of carrier detect interrupt request is disabled. 1: Loss of carrier detect interrupt request is enabled.	R/W
b11	CNDIP	Carrier Not Detect Interrupt Request Enable	0: Carrier not detect interrupt request is disabled. 1: Carrier not detect interrupt request is enabled.	R/W
b15 to b12	—	Reserved	The read value is 0. The write value should be 0.	R/W
b16	RFOFIP	Receive FIFO Overflow Interrupt Request Enable	0: Overflow interrupt request is disabled. 1: Overflow interrupt request is enabled.	R/W
b17	RDEIP	Receive Descriptor Empty Interrupt Request Enable	0: Receive descriptor empty interrupt request is disabled. 1: Receive descriptor empty interrupt request is enabled.	R/W
b18	FRIP	Frame Receive Interrupt Request Enable	0: Frame reception interrupt request is disabled. 1: Frame reception interrupt request is enabled.	R/W
b19	TFUFIP	Transmit FIFO Underflow Interrupt Request Enable	0: Underflow interrupt request is disabled. 1: Underflow interrupt request is enabled.	R/W
b20	TDEIP	Transmit Descriptor Empty Interrupt Request Enable	0: Transmit descriptor empty interrupt request is disabled. 1: Transmit descriptor empty interrupt request is enabled.	R/W
b21	TCIP	Frame Transfer Complete Interrupt Request Enable	0: Frame transmission complete interrupt request is disabled. 1: Frame transmission complete interrupt request is enabled.	R/W

Bit	Symbol	Bit Name	Description	R/W
b22	ECIIP	ETHERC Status Register Source Interrupt Request Enable	0: ETHERC status interrupt request is disabled. 1: ETHERC status interrupt request is enabled.	R/W
b23	—	Reserved	The read value is 0. The write value should be 0.	R/W
b24	RFCOFIP	Receive Frame Counter Overflow Interrupt Request Enable	0: Receive frame counter overflow interrupt request is disabled. 1: Receive frame counter overflow interrupt request is enabled.	R/W
b25	RABTIP	Receive Abort Detect Interrupt Request Enable	0: Receive abort detect interrupt request is disabled. 1: Receive abort detect interrupt request is enabled.	R/W
b26	TABTIP	Transmit Abort Detect Interrupt Request Enable	0: Transmit abort detect interrupt request is disabled. 1: Transmit abort detect interrupt request is enabled.	R/W
b29 to b27	—	Reserved	The read value is 0. The write value should be 0.	R/W
b30	TWBIP	Write-Back Complete Interrupt Request Enable	0: Write-back complete interrupt request is disabled. 1: Write-back complete interrupt request is enabled.	R/W
b31	—	Reserved	The read value is 0. The write value should be 0.	R/W

The EESIPR register enables interrupt requests corresponding to bits in the EESR register. When a bit in this register is 1, the corresponding interrupt request is enabled.

37.2.8 ETHERC/EDMAC Transmit/Receive Status Copy Enable Register (TRSCER)

Address(es): EDMAC0.TRSCER 000C 0038h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	RMAFCE	—	—	RRFCE	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	The read value is 0. The write value should be 0.	R/W
b4	RRFCE	RRF Flag Copy Enable	0: The EESR.RRF flag status is reflected in the RD0.RFE bit of the receive descriptor. 1: The EESR.RRF flag status is not reflected in the RD0.RFE bit of the receive descriptor.	R/W
b6, b5	—	Reserved	The read value is 0. The write value should be 0.	R/W
b7	RMAFCE	RMAF Flag Copy Enable	0: The EESR.RMAF flag status is reflected in the RD0.RFE bit of the receive descriptor. 1: The EESR.RMAF flag status is not reflected in the RD0.RFE bit of the receive descriptor.	R/W
b31 to b8	—	Reserved	The read value is 0. The write value should be 0.	R/W

The TRSCER register selects whether the receive status indicated by flags EESR.RMAF and RRF is reflected in the RFE bit of the receive descriptor as a summary. The bits in the TRSCER register correspond to bits in the EESR register that have the same number. When setting the RMAFCE or RRFCE bit to 0, the corresponding receive status (EESR.RMAF or RRF flag) is reflected in the RFE bit of the receive descriptor. When setting the RMAFCE or RRFCE bit to 1, the corresponding receive status is not reflected in the RFE bit.

37.2.9 Missed-Frame Counter Register (RMFCR)

Address(es): EDMAC0.RMFCR 000C 0040h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MFC[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	MFC[15:0]	Missed-Frame Counter	These bits indicate the number of frames that are discarded and not transferred to the receive buffer during reception.	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The RMFCR register indicates that the number of frames that could not be stored in the receive FIFO and were therefore discarded during reception. When the receive FIFO overflows, it stops receiving data, and the remaining frames are discarded. At the same time, the RMFCR register value is incremented. When the RMFCR register value reaches FFFFh, incrementing is halted. When any value is written to the RMFCR register, the counter value becomes 0.
For the frame that has not been completely received, after data in the receive FIFO is transferred to the receive buffer, the RACT bit in the receive descriptor 0 (RD0) becomes 0 (descriptor disabled), the RFS9 bit becomes 1 (receive FIFO overflow), and the EESR.RFOF flag becomes 1 (overflow has occurred).

37.2.10 Transmit FIFO Threshold Register (TFTR)

Address(es): EDMAC0.TFTR 000C 0048h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TFT[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	TFT[10:0]	Transmit FIFO Threshold	000h: Store and forward mode 001h to 00Ch: Setting prohibited 00Dh to 200h: The threshold is the set value multiplied by 4. Example: 00Dh: 52 bytes 040h: 256 bytes 100h: 1024 bytes 200h: 2048 bytes 201h to 7FFh: Setting prohibited	R/W
b31 to b11	—	Reserved	The read value is 0. The write value should be 0.	R/W

Note 1. When starting transmission before one frame data has been completely written, take care to prevent an underflow.
Note 2. To prevent a transmit underflow, using the initial value (store and forward mode) is recommended.

The TFTR register sets the transmit FIFO threshold at which the first transmission starts. The actual threshold is the set value multiplied by 4.

The ETHERC starts transmission when the amount of data in the transmit FIFO exceeds the number of bytes set in the TFTR register, when the transmit FIFO is full, or when one frame data has been completely written. Set the TFTR register while the EDTRR.TR bit is 0.

37.2.11 FIFO Depth Register (FDR)

Address(es): EDMAC0.FDR 000C 0050h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	TFD[4:0]					—	—	—	RFD[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	RFD[4:0]	Receive FIFO Depth	b4 b0 00111: 1968 bytes Settings other than above are prohibited.	R/W
b7 to b5	—	Reserved	The read value is 0. The write value should be 0.	R/W
b12 to b8	TFD[4:0]	Transmit FIFO Depth	b12 b8 00111: 2048 bytes Settings other than above are prohibited.	R/W
b31 to b13	—	Reserved	The read value is 0. The write value should be 0.	R/W

The FDR register sets the transmit and receive FIFO depths.
Set this register to 0000 0707h before starting transmission and reception.

37.2.12 Receive Method Control Register (RMCR)

Address(es): EDMAC0.RMCR 000C 0058h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	RNR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RNR	Receive Request Reset	0: EDRRR.RR bit (receive request bit) is set to 0 when one frame has been received. 1: EDRRR.RR bit (receive request bit) is not set to 0 when one frame has been received.	R/W
b31 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The RMCR register sets how to control the EDRRR.RR bit when receiving a frame.
Since the EDRRR.RR bit becomes 0 when one frame has been received while the RNR bit is 0, the RR bit needs to be set to 1 by software to receive the subsequent frame.
Since the EDRRR.RR bit does not become 0 when one frame has been received while the RNR bit is 1, the EDMAC reads the next receive descriptor and continues receiving frames. However, the EDRRR.RR bit becomes 0 when the RD0.RACT bit in the receive descriptor is 0. It is recommended to set the RNR bit to 1 when receiving data continuously.
Set the RMCR register while the EDRRR.RR bit is 0.

37.2.13 Transmit FIFO Underflow Counter (TFUCR)

Address(es): EDMAC0.TFUCR 000C 0064h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	UNDER[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	UNDER[15:0]	Transmit FIFO Underflow Count	These bits indicate how many times the transmit FIFO has underflowed. The counter stops when the counter value reaches FFFFh.	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The TFUCR register indicates how many times the transmit FIFO has underflowed.
When writing any value to the TFUCR register, the counter value becomes 0.

37.2.14 Receive FIFO Overflow Counter (RFOCR)

Address(es): EDMAC0.RFOCR 000C 0068h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVER[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	OVER[15:0]	Receive FIFO Overflow Count	These bits indicate how many times the receive FIFO has overflowed. The counter stops when the counter value reaches FFFFh.	R/W
b31 to b16	—	Reserved	The read value is 0. The write value should be 0.	R/W

The RFOCR register indicates how many times the receive FIFO has overflowed.
When writing any value to the RFOCR register, the counter value becomes 0.

37.2.15 Independent Output Signal Setting Register (IOSR)

Address(es): EDMAC0.IOSR 000C 006Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ELB
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ELB	External Loopback Mode	0: The ET0_EXOUT pin outputs low. 1: The ET0_EXOUT pin outputs high.	R/W
b31 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W

The IOSR register selects the output level of the ETHERC external output pin (ET0_EXOUT) in external loopback mode.

The ELB bit value is output to the ET0_EXOUT pin of the MCU as is, which can be used to set loopback mode for the PHY-LSI. To use the loopback function of the PHY-LSI through this register, the PHY-LSI needs to be provided with the pin to be connected to the ET0_EXOUT pin.

37.2.16 Flow Control Start FIFO Threshold Setting Register (FCFTR)

Address(es): EDMAC0.FCFTR 000C 0070h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	RFFO[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	RFDO[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	RFDO[2:0]	Receive FIFO Data PAUSE Output Threshold	b2 b1 b0 0 0 0: When 224 (256 - 32) bytes of data is stored in the receive FIFO. 0 0 1: When 480 (512 - 32) bytes of data is stored in the receive FIFO. : 1 1 0: When 1760 (1792 - 32) bytes of data is stored in the receive FIFO. 1 1 1: When 1952 (2048 - 96) bytes of data is stored in the receive FIFO.	R/W
b15 to b3	—	Reserved	The read value is 0. The write value should be 0.	R/W
b18 to b16	RFFO[2:0]	Receive FIFO Frame PAUSE Output Threshold	b18 b17 b16 0 0 0: When 2 receive frames have been stored in the receive FIFO. 0 0 1: When 4 receive frames have been stored in the receive FIFO. 0 1 0: When 6 receive frames have been stored in the receive FIFO. : 1 1 0: When 14 receive frames have been stored in the receive FIFO. 1 1 1: When 16 receive frames have been stored in the receive FIFO.	R/W
b31 to b19	—	Reserved	The read value is 0. The write value should be 0.	R/W

The FCFTR register sets the ETHERC flow control (sets the threshold for automatically transmitting a PAUSE frame). The threshold can be set using the data size (RFDO[2:0] bits) and the number of frames (RFFO[2:0] bits) stored in the receive FIFO. The flow control starts when the stored data size or number of stored frames reaches its threshold.

37.2.17 Receive Data Padding Insert Register (RPADIR)

Address(es): EDMAC0.RPADIR 000C 0078h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	PADS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	PADR[5:0]					
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	PADR[5:0]	Padding Slot	00h: Padding is inserted at the head of received data. 01h: Padding is inserted between the 1st byte and 2nd byte of received data. : 3Eh: Padding is inserted between the 62nd byte and 63rd byte of received data. 3Fh: Padding is inserted between the 63rd byte and 64th byte of received data	R/W
b15 to b6	—	Reserved	The read value is 0. The write value should be 0.	R/W
b17, b16	PADS[1:0]	Padding Size	b17 b16 0 0: No padding is inserted. 0 1: 1 byte is inserted. 1 0: 2 bytes are inserted. 1 1: 3 bytes are inserted.	R/W
b31 to b18	—	Reserved	The read value is 0. The write value should be 0.	R/W

The RPADIR register sets insertion of padding for received data. The padding value is 00h.
Set the EDMR.SWR bit to 1 to reset before rewriting the RPADIR register.

37.2.18 Transmit Interrupt Setting Register (TRIMD)

Address(es): EDMAC0.TRIMD 000C 007Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	TIM	—	—	—	TIS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TIS	Transmit Interrupt Enable	0: Transmit Interrupt is disabled. 1: Transmit Interrupt is enabled. Set the EESR.TWB flag to 1 in the mode selected by the TIM bit to notify an interrupt.	R/W
b3 to b1	—	Reserved	The read value is 0. The write value should be 0.	R/W
b4	TIM	Transmit Interrupt Mode	0: Transmission complete interrupt mode An interrupt occurs when a frame has been transmitted. 1: Write-back complete interrupt mode An interrupt occurs when write-back to the transmit descriptor has been completed while the TWBI bit is 1.	R/W
b31 to b5	—	Reserved	The read value is 0. The write value should be 0.	R/W

The TRIMD register sets transmit interrupt mode and enables/disables the transmit interrupt.
When the condition set in this register is satisfied, the EESR.TWB flag becomes 1, and an interrupt request is output when the EESIPR.TWBIP bit is 1.

37.2.19 Receive Buffer Write Address Register (RBWAR)

Address(es): EDMAC0.RBWAR 000C 00C8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The RBWAR register indicates the last address that the EDMAC has written data to when writing to the receive buffer. Refer to the address indicated by the RBWAR register to recognize which address in the receive buffer the EDMAC is writing data to. Note that the address that the EDMAC is outputting to the receive buffer may not match the read value of the RBWAR register during data reception.
The RBWAR register is read only. Do not write to this register.

37.2.20 Receive Descriptor Fetch Address Register (RDFAR)

Address(es): EDMAC0.RDFAR 000C 00CCh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The RDFAR register indicates the start address of the last fetched receive descriptor when the EDMAC fetches descriptor information from the receive descriptor.
Refer to the address indicated by the RDFAR register to recognize which receive descriptor information the EDMAC is using for the current processing. Note that the address of the receive descriptor that the EDMAC fetches may not match the read value of the RDFAR register during data reception.
The RDFAR is read only. Do not write to this register.

37.2.21 Transmit Buffer Read Address Register (TBRAR)

Address(es): EDMAC0.TBRAR 000C 00D4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The TBRAR register indicates the last address that the EDMAC has read data from when reading data from the transmit buffer.
Refer to the address indicated by the TBRAR register to recognize which address in the transmit buffer the EDMAC is reading from. Note that the address that the EDMAC is outputting to the transmit buffer may not match the read value of the TBRAR register.
The TBRAR register is read only. Do not write to this register.

37.2.22 Transmit Descriptor Fetch Address Register (TDFAR)

Address(es): EDMAC0.TDFAR 000C 00D8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The TDFAR register indicates the start address of the last fetched transmit descriptor when the EDMAC fetches descriptor information from the transmit descriptor.

Refer to the address indicated by the TDFAR register to recognize which transmit descriptor information the EDMAC is using for the current processing. Note that the address of the transmit descriptor that the EDMAC fetches may not match the read value of the TDFAR register.

The TDFAR is read only. Do not write to this register.

37.3 Operation

The EDMAC transfers data according to the information written in the descriptor. Two types of descriptors are provided: transmit descriptor and receive descriptor. A descriptor includes the buffer size, address, and transmit/receive status. The EDMAC transmits or receives data continuously using sequentially arranged descriptors (descriptor list).

37.3.1 Descriptor Lists and Data Buffers

To transfer data using the EDMAC, create the transmit and receive descriptor lists on the memory, set the start address of the transmit descriptor list to the TDLAR register, and set the start address of the receive descriptor list to the RDLAR register. Also, transmit and receive buffers corresponding to the each descriptor are required.
Align the descriptor list on the appropriate address boundary according to the descriptor length set by the EDMR.DL[1:0] bits. The transmit buffer can be aligned on a long word boundary, word boundary, or byte boundary. When the valid transmit buffer size is 16 bytes or less, align it on a 32-byte boundary. Align the receive buffer on a 32-byte boundary. Set different addresses for the transmit and receive descriptors and buffers for EDMAC0.

37.3.1.1 Transmit Descriptor

Figure 37.3 shows the relation between a transmit descriptor and transmit buffer. A transmit descriptor consists of TD0 to TD2. The transmit frame and transmit buffer configuration can be selected from one buffer per frame (single-buffer frame transmission) or multiple buffers per frame (multi-buffer frame transmission) by setting the transmit descriptor.




Figure 37.3 Relation between a Transmit Descriptor and Transmit Buffer

(1) Transmit Descriptor 0 (TD0)

Bit	Symbol	Bit Name	Description	R/W
b25 to b0	TFS	Transmit Frame Status	Set all bits to 0 when creating a descriptor. After write-back, the bits indicate the following: TFS25 to TFS9: Reserved TFS8: Transmit abort is detected (the value is equivalent to the EESR.TABT flag). TFS7 to TFS4: Reserved TFS3: No carrier is detected (the value is equivalent to the EESR.CND flag). TFS2: Loss of carrier is detected (the value is equivalent to the EESR.DLC flag). TFS1: Late collision during transmission is detected (the value is equivalent to the EESR.CD flag). TFS0: Transmit retry over (the value is equivalent to the EESR.TRO flag) When each bit becomes 1, it indicates that the corresponding error has occurred during frame transmission. When any of the TFS bits becomes 1, the TFE bit also becomes 1. When any bit from TFS3 to TFS0 becomes 1, the TFS8 bit also becomes 1.	R/W
b26	TWBI	Write-Back Complete Interrupt Enable	0: Interrupt does not occur when write-back to this descriptor has been completed. 1: Interrupt occurs when write-back to this descriptor has been completed.	R/W
b27	TFE	Transmit Frame Error	0: Frame transmission is successfully completed. 1: An error occurs during frame transmission (transmission aborted).	R/W
b29, b28	TFP[1:0]	Transmit Frame Position	b29 b28 0 0: Transmit buffer indicated by this descriptor is the middle of a transmit frame (frame information is incomplete). 0 1: Transmit buffer indicated by this descriptor is the end of a transmit frame (frame information is complete). 1 0: Transmit buffer indicated by this descriptor is the head of a transmit frame (frame information is incomplete.) 1 1: Transmit buffer indicated by this descriptor is all of a transmit frame (one buffer per frame).	R/W
b30	TDLE	Transmit Descriptor List End	When this bit is 1, it indicates that this descriptor is the last descriptor of the descriptor list.	R/W
b31	TACT	Transmit Descriptor Valid	This bit indicates that this descriptor is valid.	R/W

Note: Bits for write-back are underlined.

TD0 indicates the transmit frame settings, and the status after transmission.

TWBI Bit (Write-Back Complete Interrupt Enable)

This bit value is valid when the TRIMD.TIM bit is 1. Set the TRIMD.TIS bit and EESIPR.TWBIP bit to 1 to generate an interrupt request.

TFE Bit (Transmit Frame Error)

When the TFE bit is 1, it indicates that one or more of the TFS bits is 1.

TFP[1:0] Bits (Transmit Frame Position)

The TFP[1:0] bits indicate which part of a transmit frame corresponds to the transmit buffer indicated by this descriptor. The TFP[1:0] and TD1.TBL bit settings must be logically consistent in the previous and next descriptors.

TACT Bit (Transmit Descriptor Valid)

The TACT bit indicates that this descriptor is valid. The TACT bit is set to 1 by software. This bit becomes 0 when the transmit frame has been transferred or when the transmission is aborted.

(2) Transmit Descriptor 1 (TD1)

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	—	Reserved	The read value is 0. The write value should be 0.	R/W
b31 to b16	TBL	Transmit Buffer Length	Set a valid byte length of the corresponding transmit buffer. Set a value equal to or greater than 1.	R/W

TD1 is used to set a valid byte length of the transmit buffer.

(3) Transmit Descriptor 2 (TD2)

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	TBA	Transmit Buffer Address	Set the start address of the transmit buffer. When the TD1.TBL bit value is 1 to 16 bytes, align it on a 32-byte boundary.	R/W

TD2 is used to set the start address of the transmit buffer.

37.3.1.2 Receive Descriptor

Figure 37.4 shows the relation between a receive descriptor and receive buffer. The receive frame and receive buffer configuration can be selected from one buffer per frame (single-buffer frame transmission) or multiple buffers per frame (multi-buffer frame transmission) by setting the receive descriptor. If the receive buffer length (RBL) is set to 0, operation indicated by the descriptor is not guaranteed.




Figure 37.4 Relation between Receive Descriptor and Receive Buffer

(1) Receive Descriptor 0 (RD0)

Bit	Symbol	Bit Name	Description	R/W
b26 to b0	RFS	Receive Frame Status	Set all bits to 0 when creating a descriptor. After write-back, the bits indicate the following: RFS26 to RFS10: Reserved RFS9: Receive FIFO overflow (the value is equivalent to the EESR.RFOF flag) RFS8: Receive abort is detected (the value is equivalent to the EESR.RABT flag). RFS7: Multicast address frame is received (the value is equivalent to the EESR.RMAF flag). RFS6 and RFS5: Reserved RFS4: Alignment error is detected (the value is equivalent to the EESR.RRF flag). RFS3: Frame-too-long error (the value is equivalent to the EESR.RTLF flag) RFS2: Frame-too-short error (the value is equivalent to the EESR.RTSF flag) RFS1: PHY-LSI receive error (the value is equivalent to the EESR.PRE flag) RFS0: CRC error (the value is equivalent to the EESR.CERF flag) When each bit becomes 1, it indicates that the corresponding error has occurred during frame reception. When any of the RFS bits becomes 1, the RFE bit also becomes 1 (set the TRSCER register to select whether bits RFS7 and RFS4 are reflected in the RFE bit). When any bit from RFS3 to RFS0 becomes 1, the RFS8 bit also becomes 1.	R/W
b27	RFE	Receive Frame Error	0: No error has occurred in the received frame. 1: An error has occurred in the received frame.	R/W
b29, b28	RFP[1:0]	Receive Frame Position	b29 b28 0 0: Receive buffer indicated by this descriptor is the middle of a receive frame (frame information is incomplete). 0 1: Receive buffer indicated by this descriptor is the end of a receive frame (frame information is complete). 1 0: Receive buffer indicated by this descriptor is the head of a receive frame (frame information is incomplete). 1 1: Receive buffer indicated by this descriptor is all of a receive frame (one buffer per frame).	R/W
b30	RDLE	Receive Descriptor List End	When this bit is 1, it indicates that this descriptor is the last one of the descriptor list.	R/W
b31	RACT	Receive Descriptor Valid	Indicates that this descriptor is valid.	R/W

Note: Bits for write-back are underlined.

RD0 indicates the receive frame status.

RFE Bit (Receive Frame Error)

When the RFE bit is 1, it indicates that one or more of the RFS bits is 1 (set the TRSCER register to select whether bits RFS7 and RFS4 are reflected in the RFE bit).

RFP[1:0] Bits (Receive Frame Position)

The RFP[1:0] bits indicate which part of a receive frame corresponds to the receive buffer indicated by this descriptor.

RACT Bit (Receive Descriptor Valid)

The RACT bit indicates that this descriptor is valid. The RACT bit is set to 1 by software. This bit becomes 0 when all data has been transferred to the receive buffer indicated by RD2 or when the receive buffer becomes full.

(2) Receive Descriptor 1 (RD1)

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	RFL	Receive Frame Length	These bits indicate the length (number of bytes) of the receive frame stored in the buffer. The number of bytes for padding set by the RPADIR register is not included. These bits are written back to the descriptor corresponding to the end of a frame.	R/W
b31 to b16	RBL	Receive Buffer Length	These bits indicate the byte length of the corresponding receive buffer. Set an integral multiple of 32 as the buffer length.	R/W

Note: Bits for write-back are underlined.

RD1 indicates the receive buffer length. When reception is completed, the receive frame length is written back.

(3) Receive Descriptor 2 (RD2)

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	RBA	Receive Buffer Address	These bits indicate the start address of the receive buffer. Align the buffer address on a 32-byte boundary.	R/W

RD2 indicates the start address of the receive buffer.

37.3.2 Transmission

When setting the EDTRR.TR bit to 1 while the ETHERC0.ECMR.TE bit is 1, the EDMAC reads the descriptor following the previously used descriptor in the transmit descriptor list (or the descriptor indicated by the TDLAR register after a reset). When the TACT bit is 1 in the transmit descriptor (TD0), the EDMAC sequentially reads transmit data from the start address of the transmit buffer indicated by transmit descriptor 2 (TD2) and transfers them to the ETHERC via the transmit FIFO. The ETHERC creates a transmit frame and starts transmission to the MII/RMII. When all data indicated by the TD1.TBL bit is transferred, write-back is performed according to the TD0.TFP[1:0] bits as follows:

- When the TD0.TFP[1:0] bits are 00b or 10b (frame information is incomplete), the TD0.TACT bit is written back.
- When the TD0.TFP[1:0] bits are 01b or 11b (frame information is complete), bits TD0.TACT, TD0.TFS, and TD0.TFE are written back.

When the TD0.TACT bit in the read descriptor is 1, the EDMAC continues reading descriptors and transmit frames. When the TD0.TACT bit in the read descriptor is 0, the EDMAC sets the EDTRR.TR bit to 0 and stops transmission.




Figure 37.5 Example of Transmission Flow

37.3.3 Reception

When setting the EDRRR.RR bit to 1 while the ETHERC0.ECMR.RE bit is 1, the EDMAC reads the receive descriptor following the previously used descriptor (or descriptor indicated by the RDLAR register after a reset) and then waits for reception. While the RD0.RACT bit is 1, if the data stored to the receive FIFO is 32 bytes or more, or if the end byte of the frame is stored in the receive buffer, the EDMAC transfers data from the receive FIFO to the receive buffer indicated by receive descriptor 2 (RD2). If the data length of the received frame is longer than the buffer length set by the RBL bit in receive descriptor 1 (RD1), the EDMAC writes back 10b or 00b to the RD0.RFP[1:0] bits and 0 to the RD0.RACT bit when the receive buffer becomes full, and then the EDMAC reads the next data. After that, the EDMAC transfers data to another receive buffer. When the frame reception is completed or when the frame reception is aborted by an error, the EDMAC writes back 11b or 01b to the RD0.RFP[1:0] bits, 0 to the RD0.RACT bit, and the receive frame length to the RD1.RFL bit*1. When the RMCR.RNR bit is 1, the EDMAC reads the next descriptor and waits for reception. When the RNR bit is 0, the EDMAC sets the EDRRR.RR bit to 0 and stops reception.

Note 1. When the frame reception is aborted if the data stored in the receive FIFO is less than 16 bytes, the data is not transferred, but discarded. In this case, the corresponding error flag does not become 1.




Figure 37.6 Example of Reception Flow

37.3.4 Multi-Buffer Frame Transmission

37.3.4.1 Error Processing While Transmitting a Multi-Buffer Frame

If an error occurs during multi-buffer frame transmission, the EDMAC performs the processing shown in Figure 37.7. In the figure, when the TACT bit of transmit descriptor 0 (TD0) is 0, the descriptor indicates that all data in the buffer has been successfully transmitted. When the TACT bit is 1, the descriptor indicates that data in the buffer has not yet been transmitted. If a frame transmit error *1 occurs in the head or middle of the frame while the TD0.TACT bit is 1, the EDMAC stops data transmission from the transmit FIFO and EDMAC data transfer, and sets the TD0.TACT bit to 0. After that, the EDMAC reads the next descriptor to see if the descriptor indicates the middle of the fame (TD0.TFP[1:0] bits are 00b) or the end of the frame (TD0.TFP[1:0] bits are 01b). When the descriptor indicates the middle of the frame, the EDMAC sets the TD0.TACT bit to 0 and reads the next descriptor. When the descriptor indicates the end of the frame, the EDMAC not only sets the TD0.TACT bit to 0, but also writes back to bits TD0.TFE and TD0.TFS. After an error occurs, data in the buffer is not transmitted until write-back to the descriptor for the end of the frame. When the corresponding transmit error interrupt is enabled in the EESIPR register, an interrupt request is generated immediately after write-back to the descriptor for the end of the frame.

Note 1. A transmit retry-over condition, late collision, or loss of carrier is detected, or a carrier is not detected.




Figure 37.7 EDMAC Operation After a Transmit Error Occurs

37.3.4.2 Error Processing While Receiving a Multi-Buffer Frame

If an error occurs during multi-buffer frame reception, the EDMAC performs the processing shown in Figure 37.8. In the figure, when the RACT bit of receive descriptor 0 (RD0) is 0, the descriptor indicates that data has been successfully received in the buffer. When the RACT bit is 1, the descriptor indicates that data has not yet been received in the buffer. If a frame receive error *1 occurs, the EDMAC stops receiving data of the frame, but it transfers data that has already been stored in the receive FIFO to the receive buffer.

When the receive buffer becomes full during transfer, the EDMAC sets the RACT bit to 0 and the RFP[1:0] bits to 10b or 00b and reads the next descriptor. After all data in the receive FIFO has been transferred, the EDMAC writes back the status to the descriptor.

When the corresponding receive error interrupt is enabled in the EESIPR register, an interrupt request is generated immediately after write-back to the descriptor. When there is a request to receive a new frame, the EDMAC continues reception using the descriptor following the descriptor where the error occurred.

Note 1. A CRC error, PHY-LSI receive error, frame-too-short error, frame-too-long error, or alignment error is detected.




Figure 37.8 EDMAC Operation After a Receive Error Occurs

37.4 Interrupts

When any of the status flags in the EESR register becomes 1 while the corresponding interrupt request enable bit in the EESIPR register is 1, EDMAC0 outputs an EINT0 interrupt request to the CPU.

37.5 Usage Notes

37.5.1 Setting the Module-Stop Function

Module stop control register B (MSTPCRB) is used to enable/disable the EDMAC operation. After a reset, the EDMAC is stopped. After exiting the module-stop state, registers can be accessed. Refer to section 11, Low Power Consumption for details on the module-stop function.

37.5.2 Stopping the EDMAC during Operations

When stopping EDMAC operation by using a WAIT instruction or module-stop function while the EDMAC is running, confirm that bits EDTRR.TR and EDRRR.RR are 0. If the EDMAC is stopped while the EDTRR.TR or EDRRR.RR bit 1, the data for the frame that is being transmitted or received may not be complete, and EDMAC operation after exiting the sleep mode or module-stop state is not guaranteed.

37.5.3 Illegal Address Access Detection

When the illegal address access detection on the EDMAC operation is to be used, set the BSC.BEREN.IGAEN bit and ICU.IER02.IEN0 bit to 1.
If the BSC.BERSR1.MST[2:0] bits are 110b when a bus error interrupt occurs, set the EDMR.SWR bit to 1 (EDMAC and ETHERC are reset) and then configure the EDMAC and ETHERC again.

37.5.4 Note on Software Reset

If the EDMR.SWR bit is set to 1 while the EDMAC is running, data in the address range from 0000 0000h to 0000 001Fh may be destroyed. Do not use the address range from 0000 0000h to 0000 001Fh when using the Ethernet controller.

38. PHY Management Interface (PMGI)

This MCU has one PMGI (PHY Management Interfaces) as interface circuits for access to registers in physical layer LSI (PHY LSI) chips for Ethernet links.

38.1 Overview

Table 38.1 lists the specifications of the PMGI, and Figure 38.1 is a block diagram of the PMGI.

Table 38.1 Specifications of the PMGI

Item	Description
Communications format	Supports the MII Management Interface compliant with IEEE 802.3.
I/O pins	MDC (clock output), and MDIO (data input and output)
Transfer rate	MDC is generated by dividing PCLKA. Division ratios are from 1/4 to 1/128.
PHY register address	5-bit address format
PHY device address	5-bit address format
Selection of inclusion or non-inclusion of a preamble	Inclusion or non-inclusion of a preamble is selectable.
MDIO output delay function	Delaying the timing of output on the MDIO pins is adjustable.
Adjustable timing for capture of the MDIO input	The timing for capture of the MDIO input is adjustable.
Interrupt sources	Completion of the sending of data for writing and of the reception of data being read.




Figure 38.1 Block Diagram of the PMGI

Table 38.2 lists the I/O pins of the PMGI.

Table 38.2 I/O pins of the PMGI

Channel	Pin Name	I/O	Description
PMGI0	PMGI0_MDC	Output	Output pin for the management data clock of PMGI0
	PMGI0_MDIO	I/O	I/O pin for the management data of PMGI0

38.2 Register Descriptions

38.2.1 PMGI Configuration Register (PMGCR)

Address(es): PMGI0.PMGCR 000C 5880h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	PSMCT[2:0]			—	PSMHT[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PSMDP	—	PSMCS[5:0]						—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13 to b8	PSMCS[5:0]	PHY Station Management Clock Select	The clock frequency of the MDC (clock output) is selected. Taking the value of the PSMCS[5:0] bits as n: if n is 000000b, the clock signal is fixed at low-level. Values of n other than 000000b select a clock signal with the frequency PCLKA/((n + 1) × 2) as the MDC (clock output).	R/W
b14	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b15	PSMDP	PHY Station Management Preamble Control	0: Preamble field included 1: Preamble field not included	R/W
b18 to b16	PSMHT[2:0]	PHY Station Management Hold Time Adjustment	b18 b16 0 0 0: No output delay 0 0 1: 1 cycle of PCLKA 0 1 0: 2 cycles of PCLKA 0 1 1: 3 cycles of PCLKA 1 0 0: 4 cycles of PCLKA 1 0 1: 5 cycles of PCLKA 1 1 0: 6 cycles of PCLKA 1 1 1: 7 cycles of PCLKA	R/W*1
b19	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b22 to b20	PSMCT[2:0]	PHY Station Management Capture Timing Adjustment	b22 b20 0 0 0: No adjustment 0 0 1: 1 cycle of PCLKA 0 1 0: 2 cycles of PCLKA 0 1 1: 3 cycles of PCLKA 1 0 0: 4 cycles of PCLKA 1 0 1: 5 cycles of PCLKA 1 1 0: 6 cycles of PCLKA 1 1 1: 7 cycles of PCLKA	R/W*2
b31 to b23	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Do not set the PSMHT[2:0] bits to a value greater than that of the PSMCS[5:0] bits.
Note 2. Do not set the PSMCT[2:0] bits to a value greater than that of the PSMCS[5:0] bits.

PSMCS[5:0] Bits (PHY Station Management Clock Select)

The PSMCS[5:0] bits select the frequency of the MDC (clock output). The MDC is generated by frequency-dividing PCLKA according to the setting of the PSMCS[5:0] bits. Refer to section 38.3.3, Setting the Management Data Clock (MDC), for example of settings and frequencies of the MDC.

PSMDP Bit (PHY Station Management Preamble Control)

The PSMDP bit selects the inclusion or non-inclusion of a preamble field.

PSMHT[2:0] Bits (PHY Station Management Hold Time Adjustment)

The output of the MDIO PSMHT[2:0] bits can be delayed by an amount controlled by the setting of the PSMHT[2:0] bits. These bits select the hold time for the output of the MDIO relative to rising edges of the MDC.

PSMCT[2:0] Bits (PHY Station Management Capture Timing Adjustment)

The PSMCT[2:0] bits select the timing for capture of the input on MDIO. The input on MDIO is captured before the number of PCLKA cycles form a rising edge of MDC.

38.2.2 PHY Station Management Register (PSMR)

Address(es): PMGI0.PSMR 000C 5884h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	PRD[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	PRA[4:0]					PDA[4:0]					—	PSMAD	PSME
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PSME	PHY Station Management Start	0: Frame transfer for PHY station management completed 1: Start frame transfer for PHY station management	R/W
b1	PSMAD	PHY Station Management Access Direction	0: Reading 1: Writing	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7 to b3	PDA[4:0]	PHY Address	Set the address of the PHY module	R/W
b12 to b8	PRA[4:0]	PHY Register Address	Set the address of the PHY register	R/W
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31 to b16	PRD[15:0]	PHY Register Data	For reading: These bits hold the value read from a PHY register For writing: Set the value for writing to a PHY register in these bits	R/W

PSME Bit (PHY Station Management Start)

Setting the PSME bit to 1 triggers the start of the transfer of a frame for PHY station management. After the completion of transfer, this bit is automatically cleared to 0. Writing 0 to this bit is not possible. Only writing 1 to this bit is effective.

PSMAD Bit (PHY Station Management Access Direction)

The PSMAD bit selects the operation as reading or writing.

PDA[4:0] Bits (PHY Address)

The PDA[4:0] bits set the PHY address.

PRA[4:0] Bits (PHY Register Address)

The PRA[4:0] bits set the PHY register address.

PRD[15:0] Bits (PHY Register Data)

In the case of reading, the PRD[15:0] bits hold the value read from a PHY register after completion of the transfer of a frame for PHY station management. In the case of writing, these bits set the value for writing to a PHY register in the PRD[15:0] bits.

38.3 Operation

The PMGI supports MII management frame formats in compliance with IEEE 802.3, and handles access to the registers of PHY LSI chips via two serial interface circuits.

38.3.1 Format of MII Management Frames

Table 38.3 lists the data format of management frames, Figure 38.2 shows the format in the case of reading, and Figure 38.3 shows the format in the case of writing.

An MII management frame consists of a 32-bit preamble (PRE), 2-bit start field (ST), 2-bit operation code (OP) indicating reading or writing, 5-bit PHY address (PHYAD) and PHY register address (REGAD), 2-bit turnaround (TA) field, 16 bits of data (DATA), and a 1-bit idle condition (IDLE).

Setting the PSMR.PSME bit to 1 triggers the output of an MII management frame. The settings of the PSMR.PDA[4:0] bits and the PSMR.PRA[4:0] bits correspond to the PHY address and the PHY register address, respectively. In the case of reading, the value set in the PSMR.PRD[15:0] bits is written to the register of PHY-LSI. In the case of writing, the value to be written is set in the PSMR.PRD[15:0] bits.

The PMGCR.PSMDP bit can select if a preamble field is to be included. Setting the PMGCR.PSMDP bit to 1 triggers the start of sending from the start field.

Table 38.3 Data Format of Management Frames

Access Type	Management Frame							
Item	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
Number of bits	32	2	2	5	5	2	16	1
Read	1..1	01	10	AAAAA	RRRRR	Z0	DDD..DDD	Z
Write	1..1	01	01	AAAAA	RRRRR	10	DDD..DDD	Z

PRE (Preamble): Send 32 consecutive 1's

ST (start of frame): Send 01b.

OP (operation code): Send 10b for reading or 01b for writing.

PHYAD (PHY address): These 5 bits select a PHY LSI chip.

REGAD (register address): These bits select one register from among up to 32 registers in the PHY LSI chip.

TA (turnaround): A 2-bit turnaround time to avoid contention between the register address and data during a read operation
(a) Send 10b when writing.
(b) Release the bus for 1 bit-period during a read operation (Z is output). This is indicated as Z0 because 0 is output by the PHY-LSI on the next clock cycle.

DATA (data): 16 bits of data. These bits are sequentially sent or received starting from the MSB.

IDLE (IDLE condition): Start of waiting time to input of the next MII management frame
(a) This releases the bus following writing (Z is output).
(b) The bus is released during TA before reading.




Figure 38.2 Data Format in the Case of Reading




Figure 38.3 Data Format in the Case of Writing

38.3.2 PHY Register Access Procedures

38.3.2.1 Initializing a PMGI

Initialize a PMGI by following Figure 38.4, Flow Chart: Example of Initial Settings of a PMGI.




Figure 38.4 Flow Chart: Example of Initial Settings of a PMGI

38.3.2.2 PHY Register Reading Operation

Figure 38.5 is a flow chart giving an example of how to read a register and Figure 38.6 shows an example of signals in register reading.
The setting procedure for register reading is as follows.

(1) Initialize the PMGI. Refer to section 38.3.2.1, Initializing a PMGI.
(2) Set the PSMR.PSMAD bit to 0 to select reading.
(3) Set the PHY address in the PSMR.PDA[4:0] bits.
(4) Set the PHY register address in the PSMR.PRA[4:0] bits.
(5) Set the PSMR.PSME bit to 1 to start transfer of the management frame. After transfer is completed, the setting of the PSMR.PSME bit automatically becomes 0 and an access completed interrupt request is generated.
(6) Confirm that the PSMR.PSME bit is 0 and then read the PSMR.PRD[15:0] bits.




Figure 38.5 Flow Chart: Example of PHY Register Reading




Figure 38.6 Example of PHY Register Reading Operation

38.3.2.3 PHY Register Writing

Figure 38.7 is a flow chart giving an example of how to write to a register and Figure 38.8 shows an example of signals in register writing.
The setting procedure for register writing is as follows.

(1) Initialize the PMGI. Refer to section 38.3.2.1, Initializing a PMGI.
(2) Set the PSMR.PSMAD bit to 1 to select writing.
(3) Set the PHY address in the PSMR.PDA[4:0] bits.
(4) Set the PHY register address in the PSMR.PRA[4:0] bits.
(5) Set the value to be written to the PHY register in the PSMR.PRD[15:0] bits.
(6) Set the PSMR.PSME bit to 1 to start transfer of the management frame.
After transfer is completed, the setting of the PSMR.PSME bit automatically becomes 0 and an access completed interrupt request is generated.
(7) Confirm that the PSMR.PSME bit is 0.




Figure 38.7 Flow Chart: Example of PHY Register Writing




Figure 38.8 Example of PHY Register Writing Operation

38.3.3 Setting the Management Data Clock (MDC)

The PCLKA clock is frequency-divided to generate the MDC. Select the division ratio in the PMGCR.PSMCS[5:0] bits. Obtain the frequency of the MDC by calculating PCLKA (MHz)/((PMGCR.PSMCS[5:0] + 1) × 2). Table 38.4 lists examples of settings for the MDC frequency.

Table 38.4 Examples of Settings for the MDC Frequency

PCLKA frequency	PMGCR.PSMCS[5:0]	MDC frequency
25 MHz	04h	2.5 MHz
50 MHz	09h	2.5 MHz
80 MHz	0Fh	2.5 MHz
96 MHz	13h	2.4 MHz
100 MHz	13h	2.5 MHz
120 MHz	17h	2.5 MHz

38.3.4 Adjusting the Timing of Management Data

The timing of output on the MDIO can be delayed and the timing for capturing the MDIO input can be adjusted. Set appropriate values in consideration of the electrical characteristics of the PHY LSI chip and the propagation delay on the board.

(1) Adjusting the hold time for the management data

Figure 38.9 shows the timing when the hold time is adjusted with a delay of 2 PCLKA cycles.
Outputting the MDIO 2 PCLKA cycles after the rising edge of the MDC is selectable by setting the PMGCR.PSMHT[2:0] bits to 010b.




Figure 38.9 Timing with the Hold Time Adjusted for a Delay of 2 PCLKA Cycles

(2) Adjusting the timing of the capture of management data

Figure 38.10 shows the capture timing when the capture of the MDIO input is to proceed 2 PCLKA cycles before the MDC rising.
Capturing the MDIO input 2 PCLKA cycles earlier than the rising edge of the MDC is selectable by setting the PMGCR.PSMCT[2:0] bits to 010b.




Figure 38.10 Capturing Timing that is to be 2 PCLKA Cycles Earlier

38.3.5 Interrupts

When transfer of an MII management frame is completed, the PSMR.PSME bit automatically becomes 0, and an access-completed interrupt request is generated.
The PMGI (PMGI0I) has its access completed interrupt circuit, and the vector address is allocated. When an access completed interrupt is generated, the corresponding interrupt request is output.
For details, refer to section 15, Interrupt Controller (ICUD).

Table 38.5 Interrupt Sources of PMGI

Name	Interrupt Source	Starting the DTC	Starting the DMAC
PMGI0I	Access by PMGI0 completed	Not possible	Not possible

38.4 Usage Notes

38.4.1 Settings of the Module Stop Function

Each PMGI can be placed in or released from the module stop state by setting module stop control register B (MSTPCRB). The initial setting is for the module stop state. Release from the module stop state enables access to the registers of the PMGI. For details of module stop control register B, refer to section 11, Low Power Consumption.

38.4.2 Note on setting PSMHT

Do not set the PMGCR.PSMHT[2:0] bits to a value greater than that of the PSMCS[5:0] bits.

38.4.3 Note on setting PSMCT

Do not set the PMGCR.PSMCT[2:0] bits to a value greater than that of the PSMCS[5:0] bits.

39. USB 2.0 FS Host/Function Module (USBb)

39.1 Overview

This MCU incorporates a USB 2.0 FS host/function module (USB0).
The USB module is a USB controller that is equipped to operate as a host controller or function controller. The module supports full-speed and low-speed (only for the host controller) transfer as defined in Universal Serial Bus (USB) Specification 2.0. The module has an internal USB transceiver and supports all of the transfer types defined in USB Specification 2.0.
The USB has buffer memory for data transfer, providing a maximum of 10 pipes. Pipes 1 to 9 can be assigned any endpoint number based on peripheral devices used for communication or based on the user system.
Table 39.1 shows the specifications of the USB.

Table 39.1 USB Specifications

Item	Specifications
Features	• USB Device Controller (UDC) and transceiver for USB 2.0 are incorporated. Host controller, function controller, and On-The-Go (OTG) are supported (one channel) • The host controller and the function controller can be switched by software. • Self-power mode or bus power mode can be selected.
	When the host controller is selected: • Full-speed transfer (12 Mbps) and low-speed transfer (1.5 Mbps) are supported • Automatic scheduling for SOF and packet transmissions • Programmable intervals for isochronous and interrupt transfers • Multiple peripheral devices can be connected for communication via a one-stage hub.
	When the function controller is selected: • Full-speed transfer (12 Mbps)*1 is supported • Control transfer stage control function • Device state control function • Auto response function for SET_ADDRESS request • SOF interpolation function
Communication data transfer type	• Control transfer • Bulk transfer • Interrupt transfer • Isochronous transfer
Pipe configuration	• Buffer memory for USB communication is provided. • Up to 10 pipes can be selected (including the default control pipe). • Pipes 1 to 9 can be assigned any endpoint number.
	Transfer conditions that can be set for each pipe: • Pipe 0: Control transfer, 64-byte single buffer • Pipes 1 and 2: 64-byte double buffer can be specified for bulk transfer 256-byte double buffer for isochronous transfer • Pipes 3 to 5: Bulk transfer, 64-byte double buffer • Pipes 6 to 9: Interrupt transfer, 64-byte single buffer
Others	• Reception ending function using transaction count • Function that changes the BRDY interrupt event notification timing (BFRE) • Function that automatically clears the buffer memory after the data for the pipe specified at the DnFIFO (n = 0, 1) port has been read (DCLRM) • NAK setting function for response PID generated by end of transfer (SHTNAK) • On-chip pull-up and pull-down resistors of D+/D–
Low power consumption function	Module-stop state can be set.

Note 1. When the function controller is selected, low-speed transfer (1.5 Mbps) is not supported.

Figure 39.1 shows a block diagram of the USB.




Figure 39.1 USB Block Diagram

Table 39.2 lists the I/O pins of the USB.

Table 39.2 USB Pin Configuration

Port	Pin Name	I/O	Function
USB0	USB0_DP	I/O	D+ I/O pin of the USB on-chip transceiver This pin should be connected to the D+ pin of the USB bus.
	USB0_DM	I/O	D– I/O pin of the USB on-chip transceiver This pin should be connected to the D– pin of the USB bus.
	USB0_VBUS	Input	USB cable connection monitor pin This pin should be connected to VBUS of the USB bus. The VBUS pin status (connected or disconnected) can be detected when the USB module is operating as a function controller.
	USB0_EXICEN	Output	Low-power control signal for external power supply (OTG) chip
	USB0_VBUSEN	Output	VBUS (5 V) supply enable signal for external power supply chip
	USB0_OVRCURA USB0_OVRCURB	Input	External overcurrent detection signals should be connected to these pins. VBUS comparator signals should be connected to these pins when the OTG power supply chip is connected.
	USB0_ID	Input	MicroAB connector ID input signal should be connected to this pin during operation in OTG mode.
Common	VCC_USB	Input	USB power supply pin
	VSS_USB	Input	USB ground pin

39.2 Register Descriptions

39.2.1 System Configuration Control Register (SYSCFG)

Address(es): USB0.SYSCFG 000A 0000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SCKE	—	—	—	DCFM	DRPD	DPRPU	—	—	—	USBE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	USBE	USB Operation Enable	0: USB operation is disabled. 1: USB operation is enabled.	R/W
b3 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DPRPU	D+ Line Resistor Control	0: Pulling up the line is disabled. 1: Pulling up the line is enabled.	R/W
b5	DRPD	D+/D– Line Resistor Control	0: Pulling down the lines is disabled. 1: Pulling down the lines is enabled.	R/W
b6	DCFM	Controller Function Select	0: Function controller is selected. 1: Host controller is selected.	R/W
b9 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b10	SCKE	USB Clock Enable*1	0: Stops supplying the clock signal to the USB. 1: Enables supplying the clock signal to the USB.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. After writing 1 to the SCKE bit, read it and confirm it is set to 1.

USBE Bit (USB Operation Enable)

The USBE bit enables or disables operation of the USB.

Modifying the USBE bit from 1 to 0 initializes the register bits listed in Table 39.3.

This bit should be modified while the SCKE bit is 1.

When the host controller is selected, this bit should be set to 1 after setting the DRPD bit to 1, eliminating SYSSTS0.LNST[1:0] flag chattering, and confirming that the USB bus state is stabilized.

Table 39.3 Registers Initialized by Writing 0 to the SYSCFG.USBE Bit

Selected Function	Register	Bit	Remarks
Function controller	SYSSTS0	LNST[1:0]	The value is retained when the host controller is selected.
	DVSTCTR0	RHST[2:0]	
	INTSTS0	DVSQ[2:0]	The value is retained when the host controller is selected.
	USBADDR	USBADDR[6:0]	The value is retained when the host controller is selected.
	USBREQ	BREQUEST[7:0], BMREQUESTTYPE[7:0]	The value is retained when the host controller is selected.
	USBVAL	—	The value is retained when the host controller is selected.
	USBINDX	—	The value is retained when the host controller is selected.
	USBLENG	—	The value is retained when the host controller is selected.
Host controller	DVSTCTR0	RHST[2:0]	
	FRMNUM	FRNM[10:0]	The value is retained when the function controller is selected.

DPRPU Bit (D+ Line Resistor Control)

The DPRPU bit enables or disables pulling up the D+ line when the function controller is selected.
When the DPRPU bit is set to 1 while the function controller is selected, the bit forces a pull-up of the D+ line to notify the USB host of connection. Modifying the DPRPU bit from 1 to 0 allows the USB to release the D+ line, thus notifying the USB host of disconnection.
This bit should be set to 1 if the function controller is selected, and should be set to 0 if the host controller is selected.

DRPD Bit (D+/D– Line Resistor Control)

The DRPD bit enables or disables pulling down D+ and D– lines when the host controller is selected.
This bit should be set to 1 if the host controller is selected, and should be set to 0 if the function controller is selected.

DCFM Bit (Controller Function Select)

The DCFM bit selects the function of the USB.
This bit should be modified when the DPRPU and DRPD bits are all 0.

SCKE Bit (USB Clock Enable)

The SCKE bit stops or enables supplying 48-MHz clock signals to the USB.
When this bit is 0, only SYSCFG can be read from and written to; the other registers related to the USB cannot be read from or written to.

39.2.2 System Configuration Status Register 0 (SYSSTS0)

Address(es): USB0.SYSSTS0 000A 0004h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVCMON[1:0]		—	—	—	—	—	—	—	HTACT	SOFEA	—	—	IDMON	LNST[1:0]	
Value after reset:	0*1	0*1	0	0	0	0	0	0	0	0	0	0	0	0*1	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	LNST[1:0]	USB Data Line Status Monitor Flag	Refer to Table 39.4.	R
b2	IDMON	ID Input Pin Monitor Flag	0: USB0_ID pin is low 1: USB0_ID pin is high	R
b4, b3	—	Reserved	These bits are read as 0 and cannot be modified.	R
b5	SOFEA	SOF Active Monitor Flag When the Host Controller is Selected	Indicates the SOF output status. 0: SOF output is stopped. 1: SOF output is operating.	R
b6	HTACT	USB Host Sequencer Status Monitor Flag	0: Host sequencer of the USB is completely stopped. 1: Host sequencer of the USB is not completely stopped.	R
b13 to b7	—	Reserved	These bits are read as 0 and cannot be modified.	R
b15, b14	OVCMON[1:0]	OVRCURA/OVRCURB Input Pin Monitor Flag	The OVCMON[1] flag indicates the status of the USB0_OVRCURA pin. The OVCMON[0] flag indicates the status of the USB0_OVRCURB pin.	R

Note 1. Depends on the status of the USB0_OVRCURA/USB0_OVRCURB and USB0_ID pins.

LNST[1:0] Flags (USB Data Line Status Monitor Flag)

The LNST[1:0] flags indicate the state of the USB data lines (D+ and D– lines). Refer to Table 39.4.
The LNST[1:0] flags should be read after the connection processing (SYSCFG.DPRPU bit = 1) when the function controller is selected; whereas after enabling pull-down of the lines (SYSCFG.DRPD bit = 1) when the host controller is selected.

SOFEA Flag (SOF Active Monitor Flag When the Host Controller is Selected)

When the USB module is suspended while host mode is used, this bit can be used to confirm whether the last SOF has been output after DVSTCTR0.UACT is set to 0.
Confirm that both the HTACT and SOFEA flags are 0 before stopping the USB module while SYSCFG.USBE is 0 and setting the SYSCFG.SCKE bit to 0 to stop the clock during host mode communication.

HTACT Flag (USB Host Sequencer Status Monitor Flag)

The HTACT flag is 0 when the host sequencer of the USB is completely stopped.
Confirm that the HTACT flag is 0 before setting this controller to the USB suspended state while DVSTCTR0.UACT bit is 0 and setting the SCKE bit to 0 to stop the clock during host mode communication.

OVCMON[1:0] Flags (OVRCURA/OVRCURB Input Pin Monitor Flag)

The OVCMON[1:0] flags indicate the status of overcurrent from an external power supply chip.

Table 39.4 Status of USB Data Bus Lines (D+ Line, D– Line)

LNST[1:0] Flags	During Low-Speed Operation (Only in Host Controller Operation)	During Full-Speed Operation
00b	SE0	SE0
01b	K-State	J-State
10b	J-State	K-State
11b	SE1	SE1

39.2.3 Device State Control Register 0 (DVSTCTR0)

Address(es): USB0.DVSTCTR0 000A 0008h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	HNPBTOA	EXICEN	VBUSEN	WKUP	RWUPE	USBRST	RESUME	UACT	—	RHST[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	RHST[2:0]	USB Bus Reset Status Flag	• When the host controller is selected b2 b0 0 0 0: Communication speed not determined (powered state or no connection) 1 x x: USB bus reset in progress 0 0 1: Low-speed connection 0 1 0: Full-speed connection • When the function controller is selected b2 b0 0 0 0: Communication speed not determined 0 0 1: USB bus reset in progress 0 1 0: USB bus reset in progress or full-speed connection	R
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	UACT	USB Bus Enable	0: Downstream port is disabled (SOF transmission is disabled). 1: Downstream port is enabled (SOF transmission is enabled).	R/W
b5	RESUME	Resume Output	0: Resume signal is not output. 1: Resume signal is output.	R/W
b6	USBRST	USB Bus Reset Output	0: USB bus reset signal is not output. 1: USB bus reset signal is output.	R/W
b7	RWUPE	Wakeup Detection Enable	0: Downstream port wakeup is disabled. 1: Downstream port wakeup is enabled.	R/W
b8	WKUP	Wakeup Output	0: Remote wakeup signal is not output. 1: Remote wakeup signal is output.	R/W
b9	VBUSEN	VBUSEN Output Pin Control	0: USB0_VBUSEN pin outputs low. 1: USB0_VBUSEN pin outputs high.	R/W
b10	EXICEN	EXICEN Output Pin Control	0: USB0_EXICEN pin outputs low. 1: USB0_EXICEN pin outputs high.	R/W
b11	HNPBTOA	Host Negotiation Protocol (HNP) Control	This bit is used when switching from device B to device A while in OTG mode. If the HNPBTOA bit is 1, the internal function control keeps the suspended state until the HNP processing ends even though SYSCFG.DPRPU = 0 or SYSCFG.DCFM = 1.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

x: Don't care

RHST[2:0] Flags (USB Bus Reset Status Flag)

The RHST[2:0] flags indicate the status of the USB bus reset.
When the host controller is selected, the RHST[2:0] flags indicate 100b after the USBRST bit has been set to 1 by software.
The USB fixes the value of the RHST[2:0] flags when 0 is written to the USBRST bit by software and the USB completes SE0 driving.
When the function controller is selected, the RHST[2:0] flags indicate 010b (connection while DPRPU = 1) when the USB detects the USB bus reset, and a DVST interrupt is generated.

UACT Bit (USB Bus Enable)

The UACT bit enables operation of the USB bus (controls the SOF packet transmission to the USB bus) when the host controller is selected.
With this bit set to 1, the USB puts the USB port to the USB-bus enabled state and performs SOF output and data transmission and reception.
This module starts outputting SOF packets within one frame after 1 has been written to the UACT bit by software.
With this bit set to 0, the USB enters the idle state after outputting SOF packets.
The USB sets the UACT bit to 0 on any of the following conditions.

- A DTCH interrupt is detected during communication (while UACT = 1).
- An EOFERR interrupt is detected during communication (while UACT = 1).

Writing 1 to this bit should be done at the end of the USB reset processing (writing 0 to the USBRST bit) or at the end of the resume processing from the suspended state (writing 0 to the RESUME bit).
This bit should be set to 0 if the function controller is selected.

RESUME Bit (Resume Output)

The RESUME bit controls the resume signal output when the host controller is selected.
Setting the RESUME bit to 1 allows the USB to drive the port to the K-state and output the resume signal.
The USB sets the RESUME bit to 1 on detecting the remote wakeup signal while RWUPE is 1 in the USB suspended state.
The USB continues outputting K-state while the RESUME bit = 1 (until the RESUME bit is set to 0 by software). The RESUME bit should be 1 (= resume period) for the time defined by USB Specification 2.0.
This bit should be set to 1 in the suspended state.
Write 1 to the UACT bit simultaneously with the end of the resume processing (writing 0 to the RESUME bit).
This bit should be set to 0 if the function controller is selected.

USBRST Bit (USB Bus Reset Output)

The USBRST bit controls the USB bus reset signal output when the host controller is selected.
When the host controller is selected, setting this bit to 1 allows the USB to drive SE0 of the USB port to reset the USB bus.
The USB continues outputting SE0 while USBRST = 1 (until the USBRST bit is set to 1 by software). The USBRST bit should be 1 (= USB bus reset period) for the time defined by USB Specification 2.0.
Writing 1 to this bit during communication (the UACT bit = 1) or during the resume processing (the RESUME bit = 1) prevents the USB from starting the USB bus reset processing until both the UACT and RESUME bits become 0.
Write 1 to the UACT bit simultaneously with the end of the USB bus reset processing (writing 0 to the USBRST bit).
This bit should be set to 0 if the function controller is selected.

RWUPE Bit (Wakeup Detection Enable)

The RWUPE bit enables or disables the downstream port peripheral device to use the remote wakeup function (resume signal output) when the host controller is selected.

With this bit set to 1, on detecting the remote wakeup signal, the USB detects the resume signal (K-state for 2.5 µs) from the downstream port device and performs the resume processing (drives the port to the K-state).

With this bit set to 0, the USB ignores the detected remote wakeup signal (K-state) from the peripheral device connected to the USB port.

While the RWUPE bit is 1, the internal clock should not be stopped even in the suspended state (SYSCFG.SCKE bit should be set to 1).

This bit should be set to 0 if the function controller is selected.

WKUP Bit (Wakeup Output)

The WKUP bit enables or disables outputting the remote wakeup signal (resume signal) to the USB bus when the function controller is selected.

The USB controls the output time of a remote wakeup signal. When this bit is set to 1, the USB sets this bit to 0 after outputting the 10-ms K-state.

According to USB Specification 2.0, the USB bus idle state must be kept for 5 ms or longer before a remote wakeup signal is sent. If the USB writes 1 to this bit right after detection of the suspended state, the K-state will be output after 2 ms.

Do not write 1 to this bit, unless the device state is in the suspended state (INTSTS0.DVSQ[2:0] flags = 1xxb) and the USB host enables the remote wakeup signal. When this bit is set to 1, the internal clock must not be stopped even in the suspended state (write 1 to this bit while the SYSCFG.SCKE bit = 1).

This bit should be set to 0 if the host controller is selected.

HNPBTOA Bit (Host Negotiation Protocol (HNP) Control)

The HNPBTOA bit is used when switching from device B to device A while in OTG mode. If the HNPBTOA bit is 1, the internal function control keeps the suspended state until the HNP processing ends even though the SYSCFG.DPRPU bit = 0 or SYSCFG.DCFM = 1 is set. Even if the falling edge of the D+ signal is detected at this time, no resume (RESM) interrupt is generated.

After this bit is set to 1, write 0 to this bit by software to terminate the HNP processing when connection to the host (pull-up on the target side) or timeout of the HNP processing is detected.

39.2.4 CFIFO Port Register (CFIFO), D0FIFO Port Register (D0FIFO), D1FIFO Port Register (D1FIFO)

(1) When the MBW bit is 1

Address(es): USB0.CFIFO 000A 0014h, USB0.D0FIFO 000A 0018h, USB0.D1FIFO 000A 001Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	—	FIFO Port	This port is used for reading receive data from the FIFO buffer and writing transmit data to the FIFO buffer.	R/W

(2) When the MBW bit is 0

Address(es): USB0.CFIFO.L 000A 0014h, USB0.D0FIFO.L 000A 0018h, USB0.D1FIFO.L 000A 001Ch

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	FIFO Port	This port is used for reading receive data from the FIFO buffer and writing transmit data to the FIFO buffer.	R/W

There are three FIFO ports: CFIFO, D0FIFO, and D1FIFO. Each FIFO port is configured of a port register (CFIFO, D0FIFO, or D1FIFO) that handles reading of data from the FIFO buffer memory and writing of data to the FIFO buffer memory, a port select register (CFIFOSEL, D0FIFOSEL, or D1FIFOSEL) that is used to select the pipe assigned to the FIFO port, and a port control register (CFIFOCTR, D0FIFOCTR, or D1FIFOCTR).
Each FIFO port has the following precautions.

- The FIFO buffer for DCP (control transfer) should be accessed through the CFIFO port.
- Accessing a FIFO buffer using DMA/DTC transfer should be performed through the D0FIFO or D1FIFO port.
- The D0FIFO and D1FIFO ports can also be accessed by the CPU.
- When using functions specific to a FIFO port, the pipe number (selected pipe) specified by the CURPIPE[3:0] bits in the port select register cannot be changed (when the DMA/DTC transfer function is used, etc.).
- The same pipe should not be assigned to two or more FIFO ports.
- There are two FIFO buffer states: the access right for a FIFO buffer can be on the CPU side or on the Serial Interface Engine (SIE) side. When the access right for a FIFO buffer is on the SIE side, the FIFO buffer cannot be accessed from the CPU.

FIFO Port Bit

Accessing the FIFO port bits allows reading the received data from the FIFO buffer or writing the transmit data to the FIFO buffer.

Each FIFO port register can be accessed only while the FRDY flag in each FIFO port control register (CFIFOCTR, D0FIFOCTR, or D1FIFOCTR) is 1.

The valid bits in a FIFO port register depend on the settings of the corresponding MBW bit of the FIFO port select register (CFIFOSEL, D0FIFOSEL, or D1FIFOSEL).

When the MBW bit is 1 (16-bit width), the data arrangement may differ from the data arrangement on the RAM depending on the value of the MDE.MDE[2:0] bits and the setting of the BIGEND bit (CFIFOSEL.BIGEND, D0FIFOSEL.BIGEND, or D1FIFOSEL.BIGEND). Table 39.5 lists the endian operation in 16-bit access. Note that if the total number of transmit data bytes is odd, access the lower byte in bytes when writing the last data.

When the MBW bit is 0 (8-bit width), access the lower byte in bytes.

Table 39.5 Endian Operation in 16-Bit Access

MDE.MDE[2:0] bits	CFIFOSEL.BIGEND Bit D0FIFOSEL.BIGEND Bit D1FIFOSEL.BIGEND Bit	Bits 15 to 8	Bits 7 to 0	Remarks
000b (big endian)	0 (little endian)	Data in address N + 1	Data in address N	Bytes reversed
	1 (big endian)	Data in address N	Data in address N + 1	
111b (little endian)	0 (little endian)	Data in address N + 1	Data in address N	
	1 (big endian)	Data in address N	Data in address N + 1	Bytes reversed

39.2.5 CFIFO Port Select Register (CFIFOSEL), D0FIFO Port Select Register (D0FIFOSEL), D1FIFO Port Select Register (D1FIFOSEL)

- CFIFOSEL

Address(es): USB0.CFIFOSEL 000A 0020h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RCNT	REW	—	—	—	MBW	—	BIGEND	—	—	ISEL	—	CURPIPE[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	CURPIPE [3:0]	CFIFO Port Access Pipe Specification	b3 b0 0 0 0 0: DCP (Default control pipe) 0 0 0 1: Pipe 1 0 0 1 0: Pipe 2 0 0 1 1: Pipe 3 0 1 0 0: Pipe 4 0 1 0 1: Pipe 5 0 1 1 0: Pipe 6 0 1 1 1: Pipe 7 1 0 0 0: Pipe 8 1 0 0 1: Pipe 9 Settings other than above are prohibited.	R/W
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	ISEL	CFIFO Port Access Direction When DCP is Selected	0: Reading from the buffer memory is selected. 1: Writing to the buffer memory is selected.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	BIGEND	CFIFO Port Endian Control	0: Little endian 1: Big endian	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	MBW	CFIFO Port Access Bit Width	0: 8-bit width 1: 16-bit width	R/W
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	REW	Buffer Pointer Rewind	0: The buffer pointer is not rewound. 1: The buffer pointer is rewound.	R/W*1
b15	RCNT	Read Count Mode	0: The DTLN[8:0] flags (CFIFOCTR.DTLN[8:0], D0FIFOCTR.DTLN[8:0], D1FIFOCTR.DTLN[8:0]) are cleared when all of the receive data has been read from the CFIFO. (In double buffer mode, the DTLN[8:0] bit value is cleared when all the data has been read from only a single plane.) 1: The DTLN[8:0] flags are decremented each time the receive data is read from the CFIFO.	R/W

Note 1. Only 0 can be read.

The same pipe should not be specified by the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers. When the CURPIPE[3:0] bits in the D0FIFOSEL and D1FIFOSEL registers are set to 0000b, no pipe is selected.

The pipe number should not be changed while the DMA/DTC transfer is enabled.

CURPIPE[3:0] Bits (CFIFO Port Access Pipe Specification)

The CURPIPE[3:0] bits specify the pipe number using which data is read or written through the CFIFO port.
After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.
Do not set the same pipe number to the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers.
Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective, thus enabling continuous access.

ISEL Bit (CFIFO Port Access Direction When DCP is Selected)

After writing to the ISEL bit with the DCP being a selected pipe, read this bit to check that the written value agrees with the read value before proceeding to the next process.
Set this bit and the CURPIPE[3:0] bits simultaneously.

MBW Bit (CFIFO Port Access Bit Width)

The MBW bit specifies the bit width for accessing the CFIFO port.
When the selected pipe is in the receiving direction, once reading data is started after setting this bit, this bit should not be modified until all the data has been read.
When the selected pipe is in the receiving direction, set the CURPIPE[3:0] bits to a different value once, and then set these bits and the MBW bit simultaneously. For the procedure for modifying the CURPIPE[3:0] bits, follow the description of these bits.
When the selected pipe is in the transmitting direction, the bit width cannot be changed from 8-bit width to 16-bit width while data is being written to the buffer memory.
An odd number of bytes can also be written through byte-access control even when 16-bit width is selected.

REW Bit (Buffer Pointer Rewind)

The REW bit specifies whether or not to rewind the buffer pointer.
When the selected pipe is in the receiving direction, setting the REW bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently-read FIFO buffer plane from the first data is allowed).
Do not set the REW bit to 1 simultaneously with modifying the CURPIPE[3:0] bits. Before setting the REW bit to 1, be sure to check that the FRDY flag is 1.
To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.

- D0FIFOSEL, D1FIFOSEL

Address(es): USB0.D0FIFOSEL 000A 0028h, USB0.D1FIFOSEL 000A 002Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RCNT	REW	DCLRM	DREQE	—	MBW	—	BIGEND	—	—	—	—	CURPIPE[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	CURPIPE[3:0]	FIFO Port Access Pipe Select	b3 b0 0 0 0 0: DCP (Default control pipe) 0 0 0 1: Pipe 1 0 0 1 0: Pipe 2 0 0 1 1: Pipe 3 0 1 0 0: Pipe 4 0 1 0 1: Pipe 5 0 1 1 0: Pipe 6 0 1 1 1: Pipe 7 1 0 0 0: Pipe 8 1 0 0 1: Pipe 9 Settings other than above are prohibited.	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	BIGEND	FIFO Port Endian Control	0: Little endian 1: Big endian	R/W
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	MBW	FIFO Port Access Bit Width	0: 8-bit width 1: 16-bit width	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b12	DREQE	DMA/DTC Transfer Request Enable	0: DMA/DTC transfer request is disabled. 1: DMA/DTC transfer request is enabled.	R/W
b13	DCLRM	Automatic FIFO Buffer Memory Clear Mode after Selected Pipe is Read	0: Automatic buffer clear mode is disabled. 1: Automatic buffer clear mode is enabled.	R/W
b14	REW	Buffer Pointer Rewind	0: The buffer pointer is not rewound. 1: The buffer pointer is rewound.	R/W*1
b15	RCNT	Read Count Mode	0: The DTLN[8:0] flags (CFIFOCTR.DTLN[8:0], D0FIFOCTR.DTLN[8:0], D1FIFOCTR.DTLN[8:0]) are cleared when all of the receive data has been read from the DnFIFO. (In double buffer mode, the DTLN bit Value is cleared when all the data has been read from only a single plane.) 1: The DTLN[8:0] flags are decremented each time the receive data is read from the DnFIFO. (n = 0, 1)	R/W

Note 1. Only 0 can be read.

The same pipe should not be specified by the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers. When the CURPIPE[3:0] bits in the D0FIFOSEL and D1FIFOSEL registers are set to 0000b, no pipe is selected.

The pipe number should not be changed while the DMA/DTC transfer is enabled.

CURPIPE[3:0] Bits (FIFO Port Access Pipe Select)

The CURPIPE[3:0] bits specify the pipe number using which data is read or written through the D0FIFO port or D1FIFO port.
After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.
Do not set the same pipe number to the CURPIPE[3:0] bits in the CFIFOSEL, D0FIFOSEL, and D1FIFOSEL registers.
Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective, thus enabling continuous access.

MBW Bit (FIFO Port Access Bit Width)

The MBW bit specifies the bit width for accessing the D0FIFO port or D1FIFO port.
When the selected pipe is in the receiving direction, once reading data is started after setting this bit, this bit should not be modified until all the data has been read.
When the selected pipe is in the receiving direction, set the CURPIPE[3:0] bits to a different value once, and then set these bits and the MBW bit simultaneously. For the procedure for modifying the CURPIPE[3:0] bits, follow the description of these bits.
When the selected pipe is in the transmitting direction, the bit width cannot be changed from 8-bit width to 16-bit width while data is being written to the buffer memory.
An odd number of bytes can also be written through byte-access control even when 16-bit width is selected.

DREQE Bit (DMA/DTC Transfer Request Enable)

The DREQE bit enables or disables the DMA/DTC transfer request to be issued.
Before setting the DREQE bit to 1 to enable the DMA/DTC transfer request to be issued, set the CURPIPE[3:0] bits.
When modifying the setting of the CURPIPE[3:0] bits, set this bit to 0 first.

DCLRM Bit (Automatic FIFO Buffer Memory Clear Mode after Selected Pipe is Read)

The DCLRM bit enables or disables the buffer memory to be cleared automatically after data in the selected pipe has been read.
With this bit set to 1, the USB sets the BCLR bit to 1 for the FIFO buffer of the selected pipe on receiving a zero-length packet while the FIFO buffer assigned to the selected pipe is empty, or on receiving a short packet and reading the data while the PIPECFG.BFRE bit is 1.
When using the USB with the SOFCFG.BRDYM bit set to 1, set this bit to 0.

REW Bit (Buffer Pointer Rewind)

The REW bit specifies whether or not to rewind the buffer pointer.
When the selected pipe is in the receiving direction, setting the REW bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently-read FIFO buffer plane from the first data is allowed).
Do not set the REW bit to 1 simultaneously with modifying the CURPIPE[3:0] bits. Before setting the REW bit to 1, be sure to check that the FRDY flag is 1.
To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.

RCNT Bit (Read Count Mode)

The RCNT bit specifies the read mode for the value in the CFIFOCTR.DTLN bit.
When accessing DnFIFO with the PIPECFG.BFRE bit set to 1, set the RCNT bit to 0.

39.2.6 CFIFO Port Control Register (CFIFOCTR), D0FIFO Port Control Register (D0FIFOCTR), D1FIFO Port Control Register (D1FIFOCTR)

Address(es): USB0.CFIFOCTR 000A 0022h, USB0.D0FIFOCTR 000A 002Ah, USB0.D1FIFOCTR 000A 002Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BVAL	BCLR	FRDY	—	—	—	—	DTLN[8:0]								
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b8 to b0	DTLN[8:0]	Receive Data Length Flag	Indicate the length of the receive data. These bits indicate different values depending on the setting of the RCNT bit in the port select register. For details, refer to the description on the DTLN[8:0] flags shown below.	R
b12 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13	FRDY	FIFO Port Ready Flag	0: FIFO port access is disabled. 1: FIFO port access is enabled.	R
b14	BCLR	CPU Buffer Clear	0: Does not operate. 1: Clears the buffer memory on the CPU side.	R/W*1
b15	BVAL	Buffer Memory Valid	0: Invalid 1: Writing ended	R/W

Note 1. Only 0 can be read.

Registers CFIFOCTR, D0FIFOCTR, and D1FIFOCTR correspond to CFIFO, D0FIFO, and D1FIFO, respectively.

DTLN[8:0] Flags (Receive Data Length Flag)

The DTLN[8:0] flags indicate the length of the receive data.

While the FIFO buffer is being read, the DTLN[8:0] flags indicate different values depending on the DnFIFOSEL.RCNT bit (n = 0, 1) value as described below.

- RCNT = 0

  The USB sets the DTLN[8:0] flags to indicate the length of the receive data until the CPU or DMAC/DTC has read all the received data from a single FIFO buffer plane.

  While the PIPECFG.BFRE bit = 1, these bits retain the length of the receive data until the BCLR bit is set to 1 even after all the data has been read.

- RCNT = 1

  The USB decrements the value indicated by the DTLN[8:0] flags each time data is read from the FIFO buffer. (The value is decremented by one when the MBW bit is 0, and by two when the MBW bit is 1.)

  The USB sets these bits to 0 when all the data has been read from one FIFO buffer plane. However, in double buffer mode, if data has been received in one FIFO buffer plane before all the data has been read from the other plane, the USB sets these bits to indicate the length of the receive data in the former plane when all the data has been read from the latter plane.

FRDY Flag (FIFO Port Ready Flag)

The FRDY flag indicates whether the FIFO port can be accessed by the CPU or DMAC/DTC.
In the following cases, the USB sets the FRDY flag to 1 but data cannot be read via the FIFO port because there is no data to be read. In these cases, set the BCLR bit to 1 to clear the FIFO buffer, and enable transmission and reception of the next data.

- A zero-length packet is received when the FIFO buffer assigned to the selected pipe is empty.
- A short packet is received and the data is completely read while the PIPECFG.BFRE bit = 1.

BCLR Bit (CPU Buffer Clear)

The BCLR bit should be set to 1 to clear the FIFO buffer on the CPU side for the selected pipe.
When double buffer mode is set for the FIFO buffer assigned to the selected pipe, the USB clears only the FIFO buffer on the CPU side even when both planes are read-enabled.
When the selected pipe is the DCP, setting the BCLR bit to 1 allows the USB to clear the FIFO buffer regardless of whether the FIFO buffer is on the CPU side or SIE side. To clear the buffer on the SIE side, set the DCPCTR.PID[1:0] bits for the DCP to 00b (NAK) before setting the BCLR bit to 1.
When the selected pipe is in the transmitting direction, if 1 is written to the BVAL bit and the BCLR bit simultaneously, the USB clears the data that has been written before it, enabling transmission of a zero-length packet.
When the selected pipe is not the DCP, writing 1 to the BCLR bit should be done while the FRDY flag in the FIFO port control register is 1 (set by the USB).

BVAL Bit (Buffer Memory Valid)

The BVAL bit should be set to 1 when data has been completely written to the FIFO buffer on the CPU side for the pipe selected using the CURPIPE[3:0] bits (selected pipe).
When the selected pipe is in the transmitting direction, set the BVAL bit to 1 in the following cases. Then, the USB switches the FIFO buffer from the CPU side to the SIE side, thus enabling transmission.

- To transmit a short packet, set the BVAL bit to 1 after data has been written.
- To transmit a zero-length packet, set the BVAL bit to 1 before data is written to the FIFO buffer.

When data of the maximum packet size has been written for the pipe in continuous transfer mode, the USB sets the BVAL bit to 1 and switches the FIFO buffer from the CPU side to the SIE side, thus enabling transmission.
Writing 1 to the BVAL bit should be done while the FRDY flag is 1 (set by the USB).
When the selected pipe is in the receiving direction, do not set the BVAL bit to 1.

39.2.7 Interrupt Enable Register 0 (INTENB0)

Address(es): USB0.INTENB0 000A 0030h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	VBSE	RSME	SOFE	DVSE	CTRE	BEMPE	NRDYE	BRDYE	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	BRDYE	Buffer Ready Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	NRDYE	Buffer Not Ready Response Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b10	BEMPE	Buffer Empty Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b11	CTRE	Control Transfer Stage Transition Interrupt Enable *1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b12	DVSE	Device State Transition Interrupt Enable*1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b13	SOFE	Frame Number Update Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b14	RSME	Resume Interrupt Enable*1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15	VBSE	VBUS Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W

Note 1. The RSME, DVSE, and CTRE bits can be set to 1 only when the function controller is selected. Set these bits to 0 when the host controller is selected.

On detecting the interrupt corresponding to the bit in the INTENB0 register to which 1 has been set by software, the USB generates the USB interrupt request.

The USB sets 1 to each status bit in the INTSTS0 register when a detection condition of the corresponding interrupt source has been satisfied regardless of the setting in the INTENB0 register (regardless of whether the interrupt output is enabled or disabled).

While the status bit in the INTSTS0 register corresponding to the interrupt source indicates 1, the USB generates the USB interrupt request when the corresponding interrupt enable bit in the INTENB0 register is modified from 0 to 1 by software.

39.2.8 Interrupt Enable Register 1 (INTENB1)

Address(es): USB0.INTENB1 000A 0032h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVRCRE	BCHGE	—	DTCHE	ATTCHE	—	—	—	—	EOFERRE	SIGNE	SACKE	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SACKE	Setup Transaction Normal Response Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	SIGNE	Setup Transaction Error Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	EOFERRE	EOF Error Detection Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b10 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11	ATTCHE	Connection Detection Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b12	DTCHE	Disconnection Detection Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14	BCHGE	USB Bus Change Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15	OVRCRE	Overcurrent Input Change Interrupt Enable	0: Interrupt output disabled 1: Interrupt output enabled	R/W

Note: The bits in the INTENB1 register can be set to 1 only when the host controller is selected. Set these bits to 0 when the function controller is selected.

The INTENB1 register specifies the interrupt masks when the host controller is selected, and for the setup transaction. On detecting the interrupt corresponding to the bit in the INTENB1 register to which 1 has been set by software, the USB generates the USB interrupt request.

The USB sets 1 to each status bit in the INTSTS1 register when a detection condition of the corresponding interrupt source has been satisfied regardless of the setting in the INTENB1 register (regardless of whether the interrupt output is enabled or disabled).

While the status bit in the INTSTS1 register corresponding to the interrupt source indicates 1, the USB generates the USB interrupt request when the corresponding interrupt enable bit in the INTENB1 register is modified from 0 to 1 by software.

When the function controller is selected, the interrupts should not be enabled.

39.2.9 BRDY Interrupt Enable Register (BRDYENB)

Address(es): USB0.BRDYENB 000A 0036h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9BRDYE	PIPE8BRDYE	PIPE7BRDYE	PIPE6BRDYE	PIPE5BRDYE	PIPE4BRDYE	PIPE3BRDYE	PIPE2BRDYE	PIPE1BRDYE	PIPE0BRDYE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BRDYE	BRDY Interrupt Enable for Pipe 0	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b1	PIPE1BRDYE	BRDY Interrupt Enable for Pipe 1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b2	PIPE2BRDYE	BRDY Interrupt Enable for Pipe 2	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b3	PIPE3BRDYE	BRDY Interrupt Enable for Pipe 3	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b4	PIPE4BRDYE	BRDY Interrupt Enable for Pipe 4	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	PIPE5BRDYE	BRDY Interrupt Enable for Pipe 5	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	PIPE6BRDYE	BRDY Interrupt Enable for Pipe 6	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b7	PIPE7BRDYE	BRDY Interrupt Enable for Pipe 7	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b8	PIPE8BRDYE	BRDY Interrupt Enable for Pipe 8	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	PIPE9BRDYE	BRDY Interrupt Enable for Pipe 9	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The BRDYENB register enables or disables the INTSTS0.BRDY flag to be set to 1 when the BRDY interrupt is detected for each pipe.

On detecting the BRDY interrupt for the pipe corresponding to the bit in the BRDYENB register to which 1 has been set by software, the USB sets 1 to the corresponding BRDYSTS.PIPEnBRDY flag (n = 0 to 9) and the INTSTS0.BRDY flag. If INTENB0.BRDYE = 1 at this time, the USB generates the BRDY interrupt request.

While at least one PIPEnBRDY flag indicates 1, the USB generates the BRDY interrupt request when the corresponding interrupt enable bit in the BRDYENB register is modified from 0 to 1 by software.

39.2.10 NRDY Interrupt Enable Register (NRDYENB)

Address(es): USB0.NRDYENB 000A 0038h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9NRDYE	PIPE8NRDYE	PIPE7NRDYE	PIPE6NRDYE	PIPE5NRDYE	PIPE4NRDYE	PIPE3NRDYE	PIPE2NRDYE	PIPE1NRDYE	PIPE0NRDYE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0NRDYE	NRDY Interrupt Enable for Pipe 0	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b1	PIPE1NRDYE	NRDY Interrupt Enable for Pipe 1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b2	PIPE2NRDYE	NRDY Interrupt Enable for Pipe 2	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b3	PIPE3NRDYE	NRDY Interrupt Enable for Pipe 3	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b4	PIPE4NRDYE	NRDY Interrupt Enable for Pipe 4	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	PIPE5NRDYE	NRDY Interrupt Enable for Pipe 5	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	PIPE6NRDYE	NRDY Interrupt Enable for Pipe 6	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b7	PIPE7NRDYE	NRDY Interrupt Enable for Pipe 7	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b8	PIPE8NRDYE	NRDY Interrupt Enable for Pipe 8	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	PIPE9NRDYE	NRDY Interrupt Enable for Pipe 9	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The NRDYENB register enables or disables the INTSTS0.NRDY flag to be set to 1 when the NRDY interrupt is detected for each pipe.

On detecting the NRDY interrupt for the pipe corresponding to the bit in the NRDYENB register to which 1 has been set by software, the USB sets 1 to the corresponding NRDYSTS.PIPEnNRDY flag (n = 0 to 9) and the INTSTS0.NRDY flag. If INTENB0.NRDYE = 1 at this time, the USB generates the NRDY interrupt request.

While at least one PIPEnNRDY flag indicates 1, the USB generates the NRDY interrupt request when the corresponding interrupt enable bit in the NRDYENB register is modified from 0 to 1 by software.

39.2.11 BEMP Interrupt Enable Register (BEMPENB)

Address(es): USB0.BEMPENB 000A 003Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9BEMPE	PIPE8BEMPE	PIPE7BEMPE	PIPE6BEMPE	PIPE5BEMPE	PIPE4BEMPE	PIPE3BEMPE	PIPE2BEMPE	PIPE1BEMPE	PIPE0BEMPE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BEMPE	BEMP Interrupt Enable for Pipe 0	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b1	PIPE1BEMPE	BEMP Interrupt Enable for Pipe 1	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b2	PIPE2BEMPE	BEMP Interrupt Enable for Pipe 2	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b3	PIPE3BEMPE	BEMP Interrupt Enable for Pipe 3	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b4	PIPE4BEMPE	BEMP Interrupt Enable for Pipe 4	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b5	PIPE5BEMPE	BEMP Interrupt Enable for Pipe 5	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b6	PIPE6BEMPE	BEMP Interrupt Enable for Pipe 6	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b7	PIPE7BEMPE	BEMP Interrupt Enable for Pipe 7	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b8	PIPE8BEMPE	BEMP Interrupt Enable for Pipe 8	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b9	PIPE9BEMPE	BEMP Interrupt Enable for Pipe 9	0: Interrupt output disabled 1: Interrupt output enabled	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The BEMPENB register enables or disables the INTSTS0.BEMP flag to be set to 1 when the BEMP interrupt is detected for each pipe.

On detecting the BEMP interrupt for the pipe corresponding to the bit in the BEMPENB register to which 1 has been set by software, the USB sets 1 to the corresponding BEMPSTS.PIPEnBEMP flag (n = 0 to 9) and the INTSTS0.BEMP flag. If INTENB0.BEMPE = 1 at this time, the USB generates the BEMP interrupt request.

While at least one PIPEnBEMP flag in the BEMPSTS register indicates 1, the USB generates the BEMP interrupt request when the corresponding interrupt enable bit in the BEMPENB register is modified from 0 to 1 by software.

39.2.12 SOF Output Configuration Register (SOFCFG)

Address(es): USB0.SOFCFG 000A 003Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	TRNENSEL	—	BRDYM	—	EDGESTS	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	EDGESTS	Edge Interrupt Output Status Monitor Flag*1	Indicates 1 when the edge interrupt output signal is in the middle of the edge processing.	R
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	BRDYM	BRDY Interrupt Status Clear Timing	0: Software clears the status. 1: The USB clears the status when data has been read from the FIFO buffer or data has been written to the FIFO buffer.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	TRNENSEL	Transaction-Enabled Time Select*1	0: For non-low-speed communication 1: For low-speed communication	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Confirm that this bit is 0 before stopping the clock supply to the USB module.

EDGESTS Flag (Edge Interrupt Output Status Monitor Flag)

The EDGESTS flag indicates 1 when the edge interrupt output signal is in the middle of the edge processing.
Confirm that this flag is 0 before stopping the clock supply to the USB.

BRDYM Bit (BRDY Interrupt Status Clear Timing)

The BRDYM bit specifies the timing for clearing the BRDY interrupt status for each pipe.

TRNENSEL Bit (Transaction-Enabled Time Select)

The TRNENSEL bit selects, for full-speed or low-speed communication, the transaction-enabled time in which the USB issues tokens in a frame via the port.
Set the TRNENSEL bit to 1 when a low-speed device is connected.
The TRNENSEL bit is valid only when the host controller is selected.
This bit should be set to 0 if the function controller is selected.

39.2.13 Interrupt Status Register 0 (INTSTS0)

Address(es): USB0.INTSTS0 000A 0040h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	VBINT	RESM	SOFR	DVST	CTRT	BEMP	NRDY	BRDY	VBSTS	DVSQ[2:0]			VALID	CTSQ[2:0]		
Value after reset:	0	0	0	0/1*1	0	0	0	0	0*2	0*3	0*3	0/1*3	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	CTSQ[2:0]	Control Transfer Stage Flag	b2 b0 0 0 0: Idle or setup stage 0 0 1: Control read data stage 0 1 0: Control read status stage 0 1 1: Control write data stage 1 0 0: Control write status stage 1 0 1: Control write (no data) status stage 1 1 0: Control transfer sequence error	R
b3	VALID	USB Request Reception Flag	0: Setup packet is not received. 1: Setup packet is received.	R/W
b6 to b4	DVSQ[2:0]	Device State Flag	b6 b4 0 0 0: Powered state 0 0 1: Default state 0 1 0: Address state 0 1 1: Configured state 1 x x: Suspended state	R
b7	VBSTS	VBUS Input Status Flag	0: USB0_VBUS pin is low. 1: USB0_VBUS pin is high.	R
b8	BRDY	Buffer Ready Interrupt Status Flag	0: BRDY interrupts are not generated. 1: BRDY interrupts are generated.	R
b9	NRDY	Buffer Not Ready Interrupt Status Flag	0: NRDY interrupts are not generated. 1: NRDY interrupts are generated.	R
b10	BEMP	Buffer Empty Interrupt Status Flag	0: BEMP interrupts are not generated. 1: BEMP interrupts are generated.	R
b11	CTRT	Control Transfer Stage Transition Interrupt Status Flag*5	0: Control transfer stage transition interrupts are not generated. 1: Control transfer stage transition interrupts are generated.	R/W*4
b12	DVST	Device State Transition Interrupt Status Flag*5	0: Device state transition interrupts are not generated. 1: Device state transition interrupts are generated.	R/W*4
b13	SOFR	Frame Number Refresh Interrupt Status Flag	0: SOF interrupts are not generated. 1: SOF interrupts are generated.	R/W*4
b14	RESM	Resume Interrupt Status Flag *5,*6	0: Resume interrupts are not generated. 1: Resume interrupts are generated.	R/W*4
b15	VBINT	VBUS Interrupt Status Flag*6	0: VBUS interrupts are not generated. 1: VBUS interrupts are generated.	R/W*4

x: Don't care

Note 1. The value is 0 when the MCU is reset and 1 after a USB bus reset.
Note 2. The value is 1 when the USB0_VBUS pin is high and 0 when the USB0_VBUS pin is low.
Note 3. The value is 000b when the MCU is reset and 001b after a USB bus reset.
Note 4. To clear the VBINT, RESM, SOFR, DVST, CTRT, or VALID flag, write 0 only to the flags to be cleared; write 1 to the other flags. Do not write 0 to the status flags indicating 0.
Note 5. The status of the RESM, DVST, and CTRT flags are changed only when the function controller is selected. Set the corresponding interrupt enable bits to 0 (disabled) when the host controller is selected.
Note 6. A change in the status indicated by the VBINT and RESM flags can be detected even while the clock supply is stopped (the SCKE bit = 0), and the interrupts are output when the corresponding interrupt enable bits are enabled. Clearing the status through software should be done after enabling the clock supply.

CTSQ[2:0] Flags (Control Transfer Stage Flag)

When the host controller is selected, the read value is invalid.

VALID Flag (USB Request Reception Flag)

When the host controller is selected, the read value is invalid.

DVSQ[2:0] Flags (Device State Flag)

The DVSQ[2:0] flags are initialized by a USB bus reset.
When the host controller is selected, the read value is invalid.

BRDY Flag (Buffer Ready Interrupt Status Flag)

Indicates the BRDY interrupt status.
The USB sets the BRDY flag to 1 when at least one PIPEnBRDY flag (n = 0 to 9) is set to 1 among the PIPEnBRDY flags. These bits correspond to the BRDYENB.PIPEnBRDYE bits (n = 0 to 9) to which 1 has been set, when the USB detects the BRDY interrupt status in at least one pipe among the pipes for which the BRDY interrupt output is enabled by software.
For the conditions for PIPEnBRDY status assertion, refer to section 39.3.3.1, BRDY Interrupt.
The USB sets the BRDY flag to 0 when 0 is written by software to all the PIPEnBRDY flags corresponding to the PIPEnBRDYE bits that have been set to 1.
The BRDY flag cannot be set to 0 even if 0 is written to this bit by software.

NRDY Flag (Buffer Not Ready Interrupt Status Flag)

The USB sets the NRDY flag to 1 when at least one PIPEnNRDY flag (n = 0 to 9) is set to 1 among the PIPEnNRDY flags corresponding to the PIPEnNRDYE bits (n = 0 to 9) to which 1 has been set (when the USB detects the NRDY interrupt status in at least one pipe among the pipes for which software enables the NRDY interrupt output).
For the conditions for PIPEnNRDY status assertion, refer to section 39.3.3.2, NRDY Interrupt.
The USB sets the NRDY flag to 0 when 0 is written by software to all the PIPEnNRDY flags corresponding to the PIPEnNRDYE bits that have been set to 1.
The NRDY flag cannot be set to 0 even if 0 is written to this bit by software.

BEMP Flag (Buffer Empty Interrupt Status Flag)

The USB sets the BEMP flag to 1 when at least one PIPEnBEMP flag (n = 0 to 9) is set to 1 among the PIPEnBEMP flags corresponding to the PIPEnBEMPE bits (n = 0 to 9) to which 1 has been set (when the USB detects the BEMP interrupt status in at least one pipe among the pipes for which the BEMP interrupt output is enabled by software).
For the conditions for PIPEnBEMP status assertion, refer to section 39.3.3.3, BEMP Interrupt.
The USB sets the BEMP flag to 0 when 0 is written by software to all the PIPEnBEMP flags corresponding to the PIPEnBEMPE bits that have been set to 1.
The BEMP flag cannot be set to 0 even if 0 is written to this bit by software.

CTRT Flag (Control Transfer Stage Transition Interrupt Status Flag)

When the function controller is selected, the USB updates the value of the CTSQ[2:0] flags and sets the CTRT flag to 1 on detecting a change in the control transfer stage.
When a control transfer stage transition interrupt is generated, clear the status before the USB detects the next control transfer stage transition.
When the host controller is selected, the read value is invalid.

DVST Flag (Device State Transition Interrupt Status Flag)

When the function controller is selected, the USB updates the DVSQ[2:0] value and sets the DVST flag to 1 on detecting a change in the device state.
When a device state transition interrupt is generated, clear the status before the USB detects the next device state transition.
When the host controller is selected, the read value is invalid.

SOFR Flag (Frame Number Refresh Interrupt Status Flag)

(1) When the host controller is selected
The USB sets the SOFR flag to 1 on updating the frame number when the DVSTCTR0.UACT bit has been set to 1 by software. (A frame number refresh interrupt is detected every 1 ms.)
(2) When the function controller is selected
The USB sets the SOFR flag to 1 on updating the frame number. (A frame number refresh interrupt is detected every 1 ms.)
The USB can detect an SOFR interrupt through the internal interpolation function even when a damaged SOF packet is received from the USB host.

RESM Flag (Resume Interrupt Status Flag)

When the function controller is selected, the USB sets the RESM flag to 1 on detecting the falling edge of the signal on the USB0_DP pin in the suspended state (DVSQ[2:0] = 1xxb).
When the host controller is selected, the read value is invalid.

VBINT Flag (VBUS Interrupt Status Flag)

The USB sets the VBINT flag to 1 on detecting a level change (high to low or low to high) in the USB0_VBUS pin input value. The USB sets the VBSTS flag to indicate the USB0_VBUS pin input value. When the VBUS interrupt is generated, use software to repeat reading the VBSTS flag until the same value is read three or more times, and eliminate chattering.

39.2.14 Interrupt Status Register 1 (INTSTS1)

Address(es): USB0.INTSTS1 000A 0042h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVRCR	BCHG	—	DTCH	ATTCH	—	—	—	—	EOFERR	SIGN	SACK	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SACK	Setup Transaction Normal Response Interrupt Status Flag	0: SACK interrupts are not generated. 1: SACK interrupts are generated.	R/W *1
b5	SIGN	Setup Transaction Error Interrupt Status Flag	0: SIGN interrupts are not generated. 1: SIGN interrupts are generated.	R/W *1
b6	EOFERR	EOF Error Detection Interrupt Status Flag	0: EOFERR interrupts are not generated. 1: EOFERR interrupts are generated.	R/W *1
b10 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11	ATTCH	ATTCH Interrupt Status Flag	0: ATTCH interrupts are not generated. 1: ATTCH interrupts are generated.	R/W *1
b12	DTCH	USB Disconnection Detection Interrupt Status Flag	0: DTCH interrupts are not generated. 1: DTCH interrupts are generated.	R/W *1
b13	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14	BCHG	USB Bus Change Interrupt Status Flag *2	0: BCHG interrupts are not generated. 1: BCHG interrupts are generated.	R/W *1
b15	OVRCR	Overcurrent Input Change Interrupt Status Flag *2	0: OVRCR interrupts are not generated. 1: OVRCR interrupts are generated.	R/W *1

Note 1. To clear the status indicated by the flags in the INTSTS1 register, write 0 only to the flags to be cleared; write 1 to the other flags.

Note 2. A change in the status indicated by the OVRCR or BCHG flag can be detected even while the clock supply is stopped (while the SYSCFG.SCKE bit = 0), and the interrupt is output when the corresponding interrupt enable bit is enabled. Clearing the status through software should be done after setting the SYSCFG.SCKE bit to 1.
No interrupts other than those indicated by the BCHG and OVRCR flags can be detected while the clock supply is stopped (while the SYSCFG.SCKE bit = 0).

The INTSTS1 register is used to confirm the status of each interrupt when the host controller is selected.
The various status change interrupts indicated by the flags in the INTSTS1 register should be enabled only when the host controller is selected.

SACK Flag (Setup Transaction Normal Response Interrupt Status Flag)

Indicates the status of the setup transaction normal response interrupt when the host controller is selected.
The USB detects the SACK interrupt when ACK response is returned from the peripheral device during the setup transactions issued by the USB, and sets the SACK flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the SACK interrupt.
When the function controller is selected, the read value is invalid.

SIGN Flag (Setup Transaction Error Interrupt Status Flag)

Indicates the status of the setup transaction error interrupt when the host controller is selected.
The USB detects the SIGN interrupt when ACK response is not returned from the peripheral device three consecutive times during the setup transactions issued by this module, and sets the SIGN flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the SIGN interrupt.
Specifically, the USB detects the SIGN interrupt when any of the following response conditions occur for three consecutive setup transactions.

- Timeout is detected by the USB when the peripheral device has returned no response.
- A damaged ACK packet is received.
- A handshake other than ACK (NAK, NYET, or STALL) is received.

When the function controller is selected, the read value is invalid.

EOFERR Flag (EOF Error Detection Interrupt Status Flag)

Indicates the status of the EOFERR interrupt when the host controller is selected.
The USB detects the EOFERR interrupt on detecting that communication is not completed at the EOF2 timing prescribed by USB Specification 2.0, and sets the EOFERR flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the EOFERR interrupt.
After detecting the EOFERR interrupt, the USB controls hardware as described below (irrespective of the setting of the corresponding interrupt enable bit). All pipes in which communications are currently carried out for the USB port should be terminated by software and perform re-enumeration of the USB port.

- Modifies the DVSTCTR0.UACT bit for the port in which an EOFERR interrupt has been detected to 0.
- Puts the port in which an EOFERR interrupt has been generated into the idle state.

When the function controller is selected, the read value is invalid.

ATTCH Flag (ATTCH Interrupt Status Flag)

Indicates the status of the ATTCH interrupt when the host controller is selected.
The USB detects the ATTCH interrupt on detecting J-state or K-state of the full-speed or low-speed signal level for 2.5 µs, and sets the ATTCH flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.
Specifically, the USB detects the ATTCH interrupt on any of the following conditions.

- K-state, SE0, or SE1 changes to J-state, and J-state continues for 2.5 µs.
- J-state, SE0, or SE1 changes to K-state, and K-state continues for 2.5 µs.

When the function controller is selected, the read value is invalid.

DTCH Flag (USB Disconnection Detection Interrupt Status Flag)

Indicates the status of the USB disconnection detection interrupt when the host controller is selected.
The USB detects the DTCH interrupt on detecting USB bus disconnection, and sets the DTCH flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.
The USB detects bus disconnection based on USB Specification 2.0.
After detecting the DTCH interrupt, the USB controls hardware as described below (irrespective of the setting of the corresponding interrupt enable bit). All the pipes in which communications are currently carried out for the USB port should be terminated by software and make a transition to the wait state for bus connection to the USB port (wait state for ATTCH interrupt generation).

- Modifies the DVSTCTR0.UACT bit for the port in which a DTCH interrupt has been detected to 0.
- Puts the port in which a DTCH interrupt has been generated into the idle state.

When the function controller is selected, the read value is invalid.

BCHG Flag (USB Bus Change Interrupt Status Flag)

Indicates the status of the USB bus change interrupt.
The USB detects the BCHG interrupt when a change in the full-speed or low-speed signal level occurs on the USB port (a change from J-state, K-state, or SE0 to J-state, K-state, or SE0), and sets the BCHG flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.
The USB sets the LNST[1:0] flags to indicate the current input state of the USB port. When the BCHG interrupt is generated, use software to repeat reading the LNST[1:0] flags until the same value is read three or more times, and eliminate chattering.
A change in the USB bus state can be detected even while the internal clock supply is stopped.
When the function controller is selected, the read value is invalid.

OVRCR Flag (Overcurrent Input Change Interrupt Status Flag)

Indicates the status of the USB0_OVRCURA and USB0_OVRCURB input pin change interrupt.
The USB detects the OVRCR interrupt when a change (high to low or low to high) occurs in at least one of the input values to the USB0_OVRCURA and USB0_OVRCURB pins, and sets the OVRCR flag to 1. Here, if the corresponding interrupt enable bit has been set to 1 by software, the USB generates the interrupt.

39.2.15 BRDY Interrupt Status Register (BRDYSTS)

Address(es): USB0.BRDYSTS 000A 0046h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9BRDY	PIPE8BRDY	PIPE7BRDY	PIPE6BRDY	PIPE5BRDY	PIPE4BRDY	PIPE3BRDY	PIPE2BRDY	PIPE1BRDY	PIPE0BRDY
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BRDY	BRDY Interrupt Status Flag for Pipe 0*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b1	PIPE1BRDY	BRDY Interrupt Status Flag for Pipe 1*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b2	PIPE2BRDY	BRDY Interrupt Status Flag for Pipe 2*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b3	PIPE3BRDY	BRDY Interrupt Status Flag for Pipe 3*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b4	PIPE4BRDY	BRDY Interrupt Status Flag for Pipe 4*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b5	PIPE5BRDY	BRDY Interrupt Status Flag for Pipe 5*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b6	PIPE6BRDY	BRDY Interrupt Status Flag for Pipe 6*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b7	PIPE7BRDY	BRDY Interrupt Status Flag for Pipe 7*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b8	PIPE8BRDY	BRDY Interrupt Status Flag for Pipe 8*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b9	PIPE9BRDY	BRDY Interrupt Status Flag for Pipe 9*2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When the SOFCFG.BRDYM bit is set to 0, to clear the status indicated by the flags in the BRDYSTS register, write 0 only to the flags to be cleared; write 1 to the other flags.

Note 2. When the SOFCFG.BRDYM bit is set to 0, clearing BRDY Interrupts should be done before accessing the FIFO.

39.2.16 NRDY Interrupt Status Register (NRDYSTS)

Address(es): USB0.NRDYSTS 000A 0048h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9NRDY	PIPE8NRDY	PIPE7NRDY	PIPE6NRDY	PIPE5NRDY	PIPE4NRDY	PIPE3NRDY	PIPE2NRDY	PIPE1NRDY	PIPE0NRDY
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0NRDY	NRDY Interrupt Status Flag for Pipe 0	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b1	PIPE1NRDY	NRDY Interrupt Status Flag for Pipe 1	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b2	PIPE2NRDY	NRDY Interrupt Status Flag for Pipe 2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b3	PIPE3NRDY	NRDY Interrupt Status Flag for Pipe 3	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b4	PIPE4NRDY	NRDY Interrupt Status Flag for Pipe 4	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b5	PIPE5NRDY	NRDY Interrupt Status Flag for Pipe 5	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b6	PIPE6NRDY	NRDY Interrupt Status Flag for Pipe 6	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b7	PIPE7NRDY	NRDY Interrupt Status Flag for Pipe 7	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b8	PIPE8NRDY	NRDY Interrupt Status Flag for Pipe 8	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b9	PIPE9NRDY	NRDY Interrupt Status Flag for Pipe 9	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To clear the status indicated by the flags in the NRDYSTS register, write 0 only to the flags to be cleared; write 1 to the other flags.

39.2.17 BEMP Interrupt Status Register (BEMPSTS)

Address(es): USB0.BEMPSTS 000A 004Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PIPE9BEMP	PIPE8BEMP	PIPE7BEMP	PIPE6BEMP	PIPE5BEMP	PIPE4BEMP	PIPE3BEMP	PIPE2BEMP	PIPE1BEMP	PIPE0BEMP
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PIPE0BEMP	BEMP Interrupt Status Flag for Pipe 0	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b1	PIPE1BEMP	BEMP Interrupt Status Flag for Pipe 1	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b2	PIPE2BEMP	BEMP Interrupt Status Flag for Pipe 2	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b3	PIPE3BEMP	BEMP Interrupt Status Flag for Pipe 3	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b4	PIPE4BEMP	BEMP Interrupt Status Flag for Pipe 4	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b5	PIPE5BEMP	BEMP Interrupt Status Flag for Pipe 5	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b6	PIPE6BEMP	BEMP Interrupt Status Flag for Pipe 6	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b7	PIPE7BEMP	BEMP Interrupt Status Flag for Pipe 7	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b8	PIPE8BEMP	BEMP Interrupt Status Flag for Pipe 8	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b9	PIPE9BEMP	BEMP Interrupt Status Flag for Pipe 9	0: Interrupts are not generated. 1: Interrupts are generated.	R/W *1
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. To clear the status indicated by the flags in the BEMPSTS register, write 0 only to the flags to be cleared; write 1 to the other flags.

39.2.18 Frame Number Register (FRMNUM)

Address(es): USB0.FRMNUM 000A 004Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	OVRN	CRCE	—	—	—	FRNM[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	FRNM[10:0]	Frame Number Flag	Latest frame number	R
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	CRCE	Receive Data Error Flag	0: No error 1: An error occurred	R/W*1
b15	OVRN	Overrun/Underrun Detection Status Flag	0: No error 1: An error occurred	R/W*1

Note 1. To clear the status, write 0 only to the bits to be cleared; write 1 to the other bits.

FRNM[10:0] Flags (Frame Number Flag)

These bits indicate the latest frame number for the USB after the issuing of an SOF packet every 1 ms or writing to the FRNM[10:0] flags at the SOF packet reception.

CRCE Flag (Receive Data Error Flag)

Indicates whether a CRC error or bit stuffing error has been detected in the pipe during isochronous transfer.
The CRCE flag can be set to 0 by writing 0 to the CRCE flag by software. Here, 1 should be written to the other bits in FRMNUM.
On detecting a CRC error, the USB generates the internal NRDY interrupt request.

OVRN Flag (Overrun/Underrun Detection Status Flag)

Indicates whether an overrun/underrun error has been detected in the pipe during isochronous transfer.
The OVRN flag can be set to 0 by writing 0 to the OVRN flag by software. Here, 1 should be written to the other bits in FRMNUM.

(1) When the host controller is selected

The USB sets the OVRN flag to 1 on any of the following conditions.

- For the isochronous transfer pipe in the transmitting direction, the time to issue an OUT token comes before all the transmit data has been written to the FIFO buffer.
- For the isochronous transfer pipe in the receiving direction, the time to issue an IN token comes when no FIFO buffer planes are empty.

(2) When the function controller is selected

The USB sets the OVRN flag to 1 on any of the following conditions.

- For the isochronous transfer pipe in the transmitting direction, the IN token is received before all the transmit data has been written to the FIFO buffer.
- For the isochronous transfer pipe in the receiving direction, the OUT token is received when no FIFO buffer planes are empty.

39.2.19 Device State Change Register (DVCHGR)

Address(es): USB0.DVCHGR 000A 004Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	DVCHG	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b14 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	DVCHG	Device State Change	0: Disables the writing to the USBADDR.STSRECOV[3:0] bits and USBADDR.USBADDR[6:0] bits. 1: Enables the writing to the USBADDR.STSRECOV[3:0] bits and USBADDR.USBADDR[6:0] bits.	R/W

For details, refer to section 39.3.1.5, Release from Deep Software Standby Mode Due to USB Suspend/ Resume Interrupts.

39.2.20 USB Address Register (USBADDR)

Address(es): USB0.USBADDR 000A 0050h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	STSRECOV[3:0]				—	USBADDR[6:0]						
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	USBADDR[6:0]	USB Address	When the function controller is selected, these bits indicate the USB address assigned by the host when the SET_ADDRESS request is successfully processed.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b11 to b8	STSRECOV[3:0]	Status Recovery	• Recovery when the function controller is selected b11 b8 1 0 0 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = 010b), bits INTSTS0.DVSQ[2:0] = 001b (Default state) 1 0 1 0: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = 010b), bits INTSTS0.DVSQ[2:0] = 010b (Address state) 1 0 1 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = 010b), bits INTSTS0.DVSQ[2:0] = 011b (Configured state) Settings other than above are prohibited. • Recovery when the host controller is selected b11 b8 1 0 0 0: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = 010b) Settings other than above are prohibited.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

USBADDR[6:0] Bits (USB Address)

On detecting the USB bus reset, the USB sets the USBADDR[6:0] bits to 00h.

The writing to these bits is enabled while the DVCHGR.DVCHG bits are set to 1. On returning from the USB power shut-off, the operation can resume to the USB address before the shut-off by the software.

When the host controller is selected, the USBADDR[6:0] bits are invalid.

The USBADDR[6:0] bits are initialized when a USB bus reset is detected.

STSRECOV[3:0] Bits (Status Recovery)

These bits are used to resume the state of the internal sequencer on returning from the USB power shut-off. For details, refer to section 39.3.1.5, Release from Deep Software Standby Mode Due to USB Suspend/Resume Interrupts.

The writing to the STSRECOV[3:0] bits is enabled while the DVCHGR.DVCHG bit is set to 1.

39.2.21 USB Request Type Register (USBREQ)

Address(es): USB0.USBREQ 000A 0054h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BREQUEST[7:0]								BMREQUESTTYPE[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	BMREQUESTTYPE[7:0]	Request Type	These bits store the USB request bmRequestType value.	R/W *1
b15 to b8	BREQUEST[7:0]	Request	These bits store the USB request bRequest value.	R/W *1

Note 1. When the function controller is selected, these bits can only be read from, and writing to these bits is invalid. When the host controller is selected, these bits can be read from and written to.

The USBREQ register stores setup requests for control transfers.
When the function controller is selected, the values of bRequest and bmRequestType that have been received are stored.
When the host controller is selected, the values of bRequest and bmRequestType to be transmitted are set.
The USBREQ register is initialized by a USB bus reset.

BMREQUESTTYPE[7:0] Bits (Request Type)

These bits hold the value of the bmRequestType field of a USB request.

- When the host controller is selected:
  Set these bits to the value of the USB request data in setup transactions for transmission. Do not modify the value of the BMREQUESTTYPE[7:0] bits while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
  These bits indicate the value of the USB request data in setup transactions for reception. Writing to the bits has no effect.

BREQUEST[7:0] Bits (Request)

These bits store bRequest value of the USB request.

- When the host controller is selected:
  Set these bits to the value of the USB request data in setup transactions for transmission. Do not modify the value of the BREQUEST[7:0] bits while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
  These bits indicate the value of the USB request data in setup transactions for reception. Writing to the bits has no effect.

39.2.22 USB Request Value Register (USBVAL)

Address(es): USB0.USBVAL 000A 0056h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

When the function controller is selected, the value of wValue that has been received is stored in the USBVAL register.
When the host controller is selected, the value of wValue to be transmitted is set.
The USBVAL register is initialized by a USB bus reset.

- When the host controller is selected:
  Set these bits to the value of the wValue field in USB requests of setup transactions for transmission. Do not modify the value of the USBVAL register while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
  These bits indicate the value of the wValue field in USB requests received in setup transactions for reception. Writing to the USBVAL register has no effect.

39.2.23 USB Request Index Register (USBINDX)

Address(es): USB0.USBINDX 000A 0058h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The USBINDX register stores setup requests for control transfers.
When the function controller is selected, the value of wIndex that has been received is stored. When the host controller is selected, the value of wIndex to be transmitted is set.
The USBINDX register is initialized by a USB bus reset.

- When the host controller is selected:
  Set these bits to the value of the wIndex field in USB requests of setup transactions for transmission. Do not modify the value of the USBINDX register while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
  These bits indicate the value of the wIndex field in USB requests received in setup transactions for reception. Writing to the USBINDX register has no effect.

39.2.24 USB Request Length Register (USBLENG)

Address(es): USB0.USBLENG 000A 005Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The USBLENG register stores setup requests for control transfers.
When the function controller is selected, the value of wLength that has been received is stored. When the host controller is selected, the value of wLength to be transmitted is set.
The USBLENG register is initialized by a USB bus reset.

- When the host controller is selected:
  Set these bits to the value of the wLength field in USB requests of setup transactions for transmission. Do not modify the value of the USBLENG register while the DCPCTR.SUREQ bit is 1.
- When the function controller is selected:
  These bits indicate the value of the wLength field in USB requests received in setup transactions for reception. Writing to the USBLENG register has no effect.

39.2.25 DCP Configuration Register (DCPCFG)

Address(es): USB0.DCPCFG 000A 005Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	SHTNAK	—	—	DIR	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DIR	Transfer Direction*1	0: Data receiving direction 1: Data transmitting direction	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	SHTNAK	Pipe Disabled at End of Transfer*1	0: Pipe continued at the end of transfer 1: Pipe disabled at the end of transfer	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Modify this bit while DCPCTR.PID[1:0] bits are 00b (NAK). Before modifying this bit after modifying the DCPCTR.PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the DCPCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

DIR Bit (Transfer Direction)

When the host controller is selected, the DIR bit sets the transfer direction of the data stage and status stage.
When the function controller is selected, the DIR bit should be set to 0.

SHTNAK Bit (Pipe Disabled at End of Transfer)

The SHTNAK bit specifies whether to modify PID[1:0] bits to 00b (NAK) upon the end of transfer when the selected pipe is in the receiving direction.
The SHTNAK bit is valid when the selected pipe in the receiving direction.
When the SHTNAK bit is set to 1, the USB modifies the DCPCTR.PID[1:0] bits for the DCP to 00b (NAK) on determining the end of the transfer. The USB determines that the transfer has ended on the following condition.

- A short packet (including a zero-length packet) is successfully received.

39.2.26 DCP Maximum Packet Size Register (DCPMAXP)

Address(es): USB0.DCPMAXP 000A 005Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	DEVSEL[3:0]				—	—	—	—	—	MXPS[6:0]						
Value after reset:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	MXPS[6:0]	Maximum Packet Size*1	These bits set the maximum amount of data (maximum packet size) in payloads for the DCP.	R/W
b11 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b12	DEVSEL[3:0]	Device Select*2	b15 b12 0 0 0 0: Address 0000 0 0 0 1: Address 0001 0 0 1 0: Address 0010 0 0 1 1: Address 0011 0 1 0 0: Address 0100 0 1 0 1: Address 0101 Settings other than above are prohibited.	R/W

Note 1. Modify the MXPS[6:0] bits while PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the DCPCTR.PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the DCPCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software. After modifying the MXPS[6:0] bits and the DCP has been set to the CURPIPE[3:0] bits in a port select register, clear the buffer by setting the BCLR bit the port control register to 1.

Note 2. Modify the DEVSEL[3:0] bits while PID[1:0] bits are 00b (NAK) and the DCPCTR.SUREQ bit is 0. To modify these bits after modifying the DCPCTR.PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the DCPCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

MXPS[6:0] Bits (Maximum Packet Size)

The MXPS[6:0] bits specify the maximum amount of data (maximum packet size) in payloads for the DCP. The initial value of the bits is 40h (64 bytes).

Ensure that the setting of the MXPS[6:0] bits is in compliance with USB Specification 2.0.

Do not write to the FIFO buffer or set PID[1:0] = 01b (BUF) while the setting of the MXPS[6:0] bits is 0.

DEVSEL[3:0] Bits (Device Select)

When the host controller is selected, these bits specify the address of the peripheral device which is the communication target during control transfer.

The DEVSEL[3:0] bits should be set after setting the address to the DEVADDn (n = 0 to 5) register corresponding to the value to be set in the DEVSEL[3:0] bits. For example, before setting the DEVSEL[3:0] bits to 0010b, the address should be set to DEVADD2.

When the function controller is selected, the DEVSEL[3:0] bits should be set to 0000b.

39.2.27 DCP Control Register (DCPCTR)

Address(es): USB0.DCPCTR 000A 0060h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BSTS	SUREQ	—	—	SUREQ CLR	—	—	SQCLR	SQSET	SQMON	PBUSY	—	—	CCPL	PID[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PID[1:0]	Response PID	b1 b0 0 0: NAK response 0 1: BUF response (depending on the buffer state) 1 0: STALL response 1 1: STALL response	R/W
b2	CCPL	Control Transfer End Enable	0: Invalid 1: Completion of control transfer is enabled.	R/W
b4, b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	PBUSY	Pipe Busy Flag	0: DCP is not used for the transaction. 1: DCP is used for the transaction.	R
b6	SQMON	Sequence Toggle Bit Monitor Flag	0: DATA0 1: DATA1	R
b7	SQSET	Sequence Toggle Bit Set*2	0: Invalid 1: Specifies DATA1.	R/W*1
b8	SQCLR	Sequence Toggle Bit Clear*2	0: Invalid 1: Specifies DATA0.	R/W*1
b10, b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11	SUREQCLR	SUREQ Bit Clear	0: Invalid 1: Clears the SUREQ bit to 0.	R/W
b13, b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	SUREQ	Setup Token Transmission	0: Invalid 1: Transmits the setup packet.	R/W
b15	BSTS	Buffer Status Flag	0: Buffer access is disabled. 1: Buffer access is enabled.	R

Note 1. Only 0 can be read.
Note 2. Write 1 to the SQSET and SQCLR bits while PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PID[1:0] bits for the DCP from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

PID[1:0] Bits (Response PID)

The PID[1:0] bits control the response type of the USB during control transfer.

(1) When the host controller is selected

Modify the setting of the PID[1:0] bits from 00b (NAK) to 01b (BUF) using the following procedure.

- When the transmitting direction is set
  Write all the transmit data to the FIFO buffer while the DVSTCTR0.UACT bit is 1 and PID[1:0] bits are 00b (NAK), and then write 01b (BUF response). After PID[1:0] have been set to 01b (BUF), the USB executes the OUT transaction.
- When the receiving direction is set
  Check that the FIFO buffer is empty (or empty the buffer) while the DVSTCTR0.UACT bit is 1 and PID[1:0] bits are 00b (NAK), and then set PID[1:0] bits to 01b (BUF). After PID[1:0] bits have been set to 01b (BUF), the USB executes the IN transaction.

The USB modifies the setting of the PID[1:0] bits as follows.

- The USB sets PID[1:0] bits to 11b (STALL) on receiving the data of a size exceeding the maximum packet size when the PID[1:0] bits has been set to 01b (BUF) by software.
- The USB sets PID[1:0] bits to 00b (NAK) on detecting a receive error, such as a CRC error, three consecutive times.
- The USB also sets PID[1:0] bits to 11b (STALL) on receiving the STALL handshake.

(2) When the function controller is selected

The USB modifies the setting of the PID[1:0] bits as follows.

- The USB modifies the PID[1:0] bits to 00b (NAK) on receiving the setup packet. Here, the USB sets the INTSTS0.VALID flag to 1. The setting of the PID[1:0] bits cannot be modified until the VALID flag is set to 0 by software.
- The USB sets PID[1:0] bits to 11b (STALL) on receiving the data of a size exceeding the maximum packet size when the PID[1:0] bits have been set to 01b (BUF) by software.
- The USB sets PID[1:0] bits to 1xb (STALL) on detecting the control transfer sequence error.
- The USB sets PID[1:0] bits to 00b (NAK) on detecting the USB bus reset.

The USB does not check the setting of the PID[1:0] bits while the SET_ADDRESS request is processed.
The PID[1:0] bits are initialized by a USB bus reset.

CCPL Bit (Control Transfer End Enable)

When the function controller is selected, setting the CCPL bit to 1 enables the status stage of the control transfer to be completed.
When the CCPL bit is set to 1 by software while the corresponding PID[1:0] bits are set to 01b (BUF), the USB completes the control transfer status stage.
During control read transfer, the USB transmits the ACK handshake in response to the OUT transaction from the USB host, and transmits the zero-length packet in response to the IN transaction from the USB host during control write or no-data control transfer. However, on detecting the SET_ADDRESS request, the USB operates in auto response mode from the setup stage up to the status stage completion irrespective of the setting of the CCPL bit.
The USB modifies the CCPL bit from 1 to 0 on receiving a new setup packet.
1 cannot be written to the CCPL bit by software while the INTSTS0.VALID flag is 1.
The CCPL bit is initialized by a USB bus reset.
When the host controller is selected, be sure to write 0 to the CCPL bit.

PBUSY Flag (Pipe Busy Flag)

The PBUSY flag indicates whether DCP is used or not for the transaction when USB changes the PID[1:0] bits from 01b (BUF) to 00b (NAK).
The USB modifies the PBUSY flag from 0 to 1 upon start of the USB transaction for the relevant pipe, and modifies the PBUSY flag from 1 to 0 upon completion of one transaction.
Reading the PBUSY flag after the PID[1:0] bits have been set to 00b (NAK) by software allows checking whether modification of the pipe settings is possible.
For details, refer to section 39.3.4.1, Pipe Control Register Switching Procedures.

SQMON Flag (Sequence Toggle Bit Monitor Flag)

The SQMON flag indicates the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
The USB allows the SQMON flag to toggle upon normal completion of the transaction. However, the SQMON flag is not allowed to toggle when a data PID mismatch occurs during the transfer in the receiving direction.
When the function controller is selected, the USB sets the SQMON flag to 1 (specifies DATA1 as the expected value) upon successful reception of the setup packet.
When the function controller is selected, the USB does not reference the SQMON flag during the IN/OUT transaction of the status stage, and does not allow the SQMON flag to toggle upon normal completion.

SQSET Bit (Sequence Toggle Bit Set)

The SQSET bit specifies DATA1 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
Do not set the SQCLR and SQSET bits to 1 simultaneously.

SQCLR Bit (Sequence Toggle Bit Clear)

The SQCLR bit specifies DATA0 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer. The SQCLR bit indicates 0.
Do not set the SQCLR and SQSET bits to 1 simultaneously.

SUREQCLR Bit (SUREQ Bit Clear)

When the host controller is selected, setting the SUREQCLR bit to 1 clears the SUREQ bit to 0. The SUREQCLR bit indicates 0.
Set the SUREQCLR bit to 1 through software when communication has stopped with the SUREQ bit being 1 during the setup transaction. However, for normal setup transactions, the USB automatically clears the SUREQ bit to 0 upon completion of the transaction; therefore, clearing the SUREQ bit through software is not necessary.
Controlling the SUREQ bit through the SUREQCLR bit must be done while the DVSTCTR0.UACT bit is 0 and thus communication is halted or while no transfer is being performed with bus disconnection detected.
When the function controller is selected, be sure to write 0 to the SUREQCLR bit.

SUREQ Bit (Setup Token Transmission)

The USB transmits the setup packet by setting the SUREQ bit to 1 when the host controller is selected.
After completing the setup transaction process, the USB generates either the SACK or SIGN interrupt and sets the SUREQ bit to 0.
The USB also sets the SUREQ bit to 0 when software sets the SUREQCLR bit to 1.
Before setting the SUREQ bit to 1, set the DCPMAXP.DEVSEL[3:0] bits, registers USBREQ, USBVAL, USBINDX, and USBLENG appropriately to transmit the desired USB request in the setup transaction. Before setting this bit to 1, check that the PID[1:0] bits for the DCP are set to 00b (NAK). After setting the SUREQ bit to 1, do not modify the DCPMAXP.DEVSEL[3:0] bits, registers USBREQ, USBVAL, USBINDX, or USBLENG until the setup transaction is completed (the SUREQ bit = 1).
Write 1 to the SUREQ bit only when transmitting the setup token; for other purposes, write 0.
When the function controller is selected, be sure to write 0 to the SUREQ bit.

BSTS Flag (Buffer Status Flag)

Indicates whether DCP FIFO buffer access is enabled or disabled.
The meaning of the BSTS flag depends on the setting of ISEL bit in the port select register as shown below.

- When the ISEL bit = 0, the BSTS flag indicates whether the received data can be read from the buffer.
- When the ISEL bit = 1, the BSTS flag indicates whether the data to be transmitted can be written to the buffer.

39.2.28 Pipe Window Select Register (PIPESEL)

Address(es): USB0.PIPESEL 000A 0064h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	PIPESEL[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	PIPESEL[3:0]	Pipe Window Select	b3 b0 0 0 0 0: No pipe selected 0 0 0 1: Pipe 1 0 0 1 0: Pipe 2 0 0 1 1: Pipe 3 0 1 0 0: Pipe 4 0 1 0 1: Pipe 5 0 1 1 0: Pipe 6 0 1 1 1: Pipe 7 1 0 0 0: Pipe 8 1 0 0 1: Pipe 9 Settings other than above are prohibited.	R/W
b15 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Pipes 1 to 9 should be set using registers PIPESEL, PIPECFG, PIPEMAXP, PIPEPERI, PIPEnCTR, PIPEnTRE, and PIPEnTRN.

After selecting the pipe using the PIPESEL register, functions of the pipe should be set using registers PIPECFG, PIPEMAXP, and PIPEPERI. PIPEnCTR, PIPEnTRE, and PIPEnTRN can be set regardless of the pipe selection in the PIPESEL register.

PIPESEL[3:0] Bits (Pipe Window Select)

The PIPESEL[3:0] bits select the pipe number corresponding to registers PIPECFG, PIPEMAXP, and PIPEPERI which data are written to or read from.

Selecting a pipe number through the PIPESEL[3:0] bits allows writing to and reading from registers PIPECFG, PIPEMAXP, and PIPEPERI which correspond to the selected pipe number.

When PIPESEL[3:0] = 0000b, 0 is read from all of the bits in registers PIPECFG, PIPEMAXP, and PIPEPERI. Writing to these bits is invalid.

39.2.29 Pipe Configuration Register (PIPECFG)

Address(es): USB0.PIPECFG 000A 0068h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TYPE[1:0]		—	—	—	BFRE	DBLB	—	SHTNAK	—	—	DIR	EPNUM[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	EPNUM[3:0]	Endpoint Number*1	These bits specify the endpoint number for the selected pipe. Setting 0000b means an unused pipe.	R/W
b4	DIR	Transfer Direction*2,*3	0: Receiving direction 1: Transmitting direction	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	SHTNAK	Pipe Disabled at End of Transfer*1	0: Pipe assignment continued at the end of transfer 1: Pipe assignment disabled at the end of transfer	R/W
b8	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b9	DBLB	Double Buffer Mode*2,*3	0: Single buffer 1: Double buffer	R/W
b10	BFRE	BRDY Interrupt Operation Specification*2,*3	0: BRDY interrupt upon transmitting or receiving data 1: BRDY interrupt upon completion of reading data	R/W
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15, b14	TYPE[1:0]	Transfer Type*1	• Pipes 1 and 2 b15 b14 0 0: Pipe not used 0 1: Bulk transfer 1 0: Setting prohibited 1 1: Isochronous transfer • Pipes 3 to 5 b15 b14 0 0: Pipe not used 0 1: Bulk transfer 1 0: Setting prohibited 1 1: Setting prohibited • Pipes 6 to 9 b15 b14 0 0: Pipe not used 0 1: Setting prohibited 1 0: Interrupt transfer 1 1: Setting prohibited	R/W

Note 1. Modify the TYPE[1:0], SHTNAK, and EPNUM[3:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

Note 2. Modify the BFRE, DBLB, and DIR bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), checking the PIPEnCTR.PBUSY flag through software is not necessary.

Note 3. To modify the BFRE, DBLB, and DIR bits after completing USB communication using the selected pipe, write 1 and then 0 to the PIPEnCTR.ACLRM bit continuously through software to clear the FIFO buffer assigned to the selected pipe while the PID[1:0] bits and CURPIPE[3:0] bits are in the state described in the above note 2.

The PIPECFG register specifies the transfer type, buffer memory access direction, and endpoint numbers for pipes 1 to 9. It also selects single or double buffer mode, and whether to continue or disable pipe operation at the end of transfer.

EPNUM[3:0] Bits (Endpoint Number)

The EPNUM[3:0] bits specify the endpoint number for the selected pipe.
Setting 0000b means an unused pipe.
Do not make the settings such that the combination of the settings of the DIR and EPNUM[3:0] bits should be the same for two or more pipes (EPNUM[3:0] bits = 0000b can be set for all of the pipes).

DIR Bit (Transfer Direction)

The DIR bit specifies the transfer direction for the selected pipe.
When the DIR bit has been set to 0 by software, the USB uses the selected pipe in the receiving direction, and when software has set the DIR bit to 1, the USB uses the selected pipe in the transmitting direction.

SHTNAK Bit (Pipe Disabled at End of Transfer)

The SHTNAK bit specifies whether to modify the PID[1:0] bits to 00b (NAK) upon the end of transfer when the selected pipe is in the receiving direction.
The SHTNAK bit is valid when the selected pipe is pipe 1 to 5 in the receiving direction.
When the SHTNAK bit has been set to 1 by software for the selected pipe in the receiving direction, the USB modifies the PIPEnCTR.PID[1:0] bits corresponding to the selected pipe to 00b (NAK) on determining the end of the transfer. The USB determines that the transfer has ended on any of the following conditions.

- A short packet (including a zero-length packet) is successfully received.
- The transaction counter is used and the number of packets specified by the counter are successfully received.

DBLB Bit (Double Buffer Mode)

The DBLB bit selects either single or double buffer mode for the FIFO buffer used by the selected pipe.
The DBLB bit is valid when the selected pipe is pipe 1 to 5.

BFRE Bit (BRDY Interrupt Operation Specification)

The BFRE bit specifies the BRDY interrupt generation timing from the USB to the CPU with respect to the selected pipe.
When the BFRE bit has been set to 1 by software and the selected pipe is in the receiving direction, the USB detects the transfer completion and generates the BRDY interrupt on having read the relevant packet.
When the BRDY interrupt is generated with the above conditions, 1 should be written to the BCLR bit in the port control register by software. The FIFO buffer assigned to the selected pipe is not enabled for reception until 1 is written to the BCLR bit.
When the BFRE bit has been set to 1 by software and the selected pipe is in the transmitting direction, the USB does not generate the BRDY interrupt.
For details, refer to section 39.3.3.1, BRDY Interrupt.

TYPE[1:0] Bits (Transfer Type)

The TYPE[1:0] bits select the transfer type for the pipe selected by the PIPESEL.PIPESEL[3:0] bits (selected pipe).
Before setting the PID[1:0] bits to 01b (BUF) for the selected pipe (before starting USB communication using the selected pipe), set the TYPE[1:0] bits to a value other than 00b.

39.2.30 Pipe Maximum Packet Size Register (PIPEMAXP)

Address(es): USB0.PIPEMAXP 000A 006Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	DEVSEL[3:0]				—	—	—	MXPS[8:0]								
Value after reset:	0	0	0	0	0	0	0	0	0	0/1 *1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b8 to b0	MXPS[8:0]	Maximum Packet Size*2	• Pipes 1 and 2: 1 byte (001h) to 256 bytes (100h) • Pipes 3 to 5: 8 bytes (008h), 16 bytes (010h), 32 bytes (020h), 64 bytes (040h) (Bits [8:7] and [2:0] are not provided.) • Pipes 6 to 9: 1 byte (001h) to 64 bytes (040h) (Bits [8:7] are not provided.)	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b12	DEVSEL[3:0]	Device Select*3	b3 b0 0 0 0 0: Address 0000 0 0 0 1: Address 0001 0 0 1 0: Address 0010 0 0 1 1: Address 0011 0 1 0 0: Address 0100 0 1 0 1: Address 0101 Settings other than above are prohibited.	R/W

Note 1. The value of these bits is 0000h when no pipe is selected with the PIPESEL.PIPESEL[3:0] bits and 0040h when a pipe is selected.

Note 2. Modify the MXPS[8:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

Note 3. Modify the DEVSEL[3:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK). To modify these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The PIPEMAXP register specifies the maximum packet size for pipes 1 to 9.

MXPS[8:0] Bits (Maximum Packet Size)

The MXPS[8:0] bits specify the maximum data payload (maximum packet size) for the selected pipe.

These bits should be set to the appropriate value for each transfer type based on USB Specification 2.0. Note that the maximum value of pipes 1 and 2 is 256. While MXPS[8:0] = 000h, do not write to the FIFO buffer or do not set the PID[1:0] bits to 01b (BUF).

DEVSEL[3:0] Bits (Device Select)

When the host controller is selected, these bits specify the USB device address of the peripheral device which is the communication target.

The DEVSEL[3:0] bits should be set after setting the address to the DEVADDn (n = 0 to 5) register corresponding to the value to be set in the DEVSEL[3:0] bits. For example, before setting the DEVSEL[3:0] bits to 0010b, the address should be set to DEVADD2.

When the function controller is selected, the DEVSEL[3:0] bits should be set to 0000b.

39.2.31 Pipe Cycle Control Register (PIPEPERI)

Address(es): USB0.PIPEPERI 000A 006Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	IFIS	—	—	—	—	—	—	—	—	—	IITV[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	IITV[2:0]	Interval Error Detection Interval *1	Specify the interval error detection timing for the selected pipe in terms of frames, which is expressed as nth power of 2.	R/W
b11 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	IFIS	Isochronous IN Buffer Flush	0: The buffer is not flushed. 1: The buffer is flushed.	R/W
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Modify the IITV[2:0] bits while the PIPEnCTR.PID[1:0] bits are 00b (NAK). To modify these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The PIPEPERI register selects whether the buffer is flushed or not when an interval error occurred during isochronous IN transfer, and sets the interval error detection interval for pipes 1 to 9.

IITV[2:0] Bits (Interval Error Detection Interval)

Before modifying the IITV[2:0] bits after USB communication has been completed with the IITV[2:0] bits set to a certain value, set the PID[1:0] bits to 00b (NAK) and then set the PIPEnCTR.ACLRM bit to 1 to initialize the interval timer.

The IITV[2:0] bits are invalid for pipes 3 to 5; set the IITV[2:0] bits to 000b for pipes 3 to 5.

IFIS Bit (Isochronous IN Buffer Flush)

Specifies whether to flush the buffer when the pipe selected by the PIPESEL.PIPESEL[3:0] bits (selected pipe) is used for isochronous IN transfers.

When the function controller is selected and the selected pipe is for isochronous IN transfers, the USB automatically clears the FIFO buffer when the USB fails to receive the IN token from the USB host within the interval set by the IITV[2:0] bits in terms of frames.

In double buffer mode (the PIPECFG.DBLB bit = 1), the USB only clears the data in the plane used earlier.

The USB clears the FIFO buffer on receiving the SOF packet immediately after the frame in which the USB has expected to receive the IN token. Even if the SOF packet is damaged, the USB also clears the FIFO buffer at the right timing to receive the SOF packet by using the internal interpolation function.

When the host controller is selected, set the IITV[2:0] bits to 000b.

When the selected pipe is not for isochronous transfer, set the IITV[2:0] bits to 000b.

39.2.32 Pipe n Control Registers (PIPEnCTR) (n = 1 to 9)

- PIPEnCTR (n = 1 to 5)

Address(es): USB0.PIPE1CTR 000A 0070h, USB0.PIPE2CTR 000A 0072h, USB0.PIPE3CTR 000A 0074h, USB0.PIPE4CTR 000A 0076h, USB0.PIPE5CTR 000A 0078h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BSTS	INBUFM	—	—	—	ATREPM	ACLRM	SQCLR	SQSET	SQMON	PBUSY	—	—	—	PID[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PID[1:0]	Response PID	b1 b0 0 0: NAK response 0 1: BUF response (depending on the buffer state) 1 0: STALL response 1 1: STALL response	R/W
b4 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	PBUSY	Pipe Busy Flag	0: The relevant pipe is not used for the transaction. 1: The relevant pipe is used for the transaction.	R
b6	SQMON	Sequence Toggle Bit Confirmation	0: DATA0 1: DATA1	R
b7	SQSET	Sequence Toggle Bit Set*2	0: Write disabled 1: Specifies DATA1.	R/W*1
b8	SQCLR	Sequence Toggle Bit Clear *2	0: Write disabled 1: Specifies DATA0.	R/W*1
b9	ACLRM	Auto Buffer Clear Mode*3	0: Disabled 1: Enabled (all buffers are initialized)	R/W
b10	ATREPM	Auto Response Mode*2	0: Auto response is disabled. 1: Auto response is enabled.	R/W
b13 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	INBUFM	Transmit Buffer Monitor Flag	0: There is no data to be transmitted in the buffer memory. 1: There is data to be transmitted in the buffer memory.	R
b15	BSTS	Buffer Status Flag	0: Buffer access by the CPU is disabled. 1: Buffer access by the CPU is enabled.	R

Note 1. Only 0 can be read.
Note 2. Modify the ATREPM bit or write 1 to the SQCLR or SQSET bit while the PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.
Note 3. Modify the ACLRM bit while PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying this bit after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

The PIPEnCTR register can be set regardless of the pipe selection in the PIPESEL register.

PID[1:0] Bits (Response PID)

The PID[1:0] bits specify the response type for the next transaction of the relevant pipe.
The default setting of the PID[1:0] bits are 00b (NAK). Modify the setting of the PID[1:0] bits to 01b (BUF) to use the relevant pipe for USB transfer. Table 39.6 and Table 39.7 show the basic operation (operation when there are no errors in the transmitted and received packets) of the USB depending on the PID[1:0] bit setting.
After modifying the setting of the PID[1:0] bits through software from 01b (BUF) to 00b (NAK) during USB communication using the relevant pipe, check that the PBUSY flag is 1 to see if USB transfer using the relevant pipe has actually entered the NAK state. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.
The USB modifies the setting of the PID[1:0] bits in the following cases.

- The USB sets the PID[1:0] bits to 00b (NAK) on recognizing the completion of the transfer when the relevant pipe is in the receiving direction and the PIPECFG.SHTNAK bit for the selected pipe has been set to 1 by software.
- The USB sets the PID[1:0] bits to 11b (STALL) on receiving a data packet with a payload exceeding the maximum packet size of the relevant pipe.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a USB bus reset when the function controller is selected.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a receive error, such as a CRC error, three consecutive times when the host controller is selected.
- The USB sets the PID[1:0] bits to 11b (STALL) on receiving the STALL handshake when the host controller is selected.

To specify each response type, set the PID[1:0] bits as follows.

- To make a transition from NAK (00b) to STALL, set 10b.
- To make a transition from BUF (01b) to STALL, set 11b.
- To make a transition from STALL (11b) to NAK, set 10b and then 00b.
- To make a transition from STALL (11b) to BUF, set 10b, 00b, and then 01b.
- To make a transition from STALL (10b) to BUF, set 00b and then 01b.

PBUSY Flag (Pipe Busy Flag)

The PBUSY flag indicates whether the relevant pipe is being currently used or not for the transaction.
The USB modifies the PBUSY flag from 0 to 1 upon start of the USB transaction for the relevant pipe, and modifies the PBUSY flag from 1 to 0 upon completion of one transaction.
Reading the PBUSY flag after the PID[1:0] bits have been set to 00b (NAK) by software allows checking whether modification of the pipe settings is possible.
For details, refer to section 39.3.4.1, Pipe Control Register Switching Procedures.

SQMON Bit (Sequence Toggle Bit Confirmation)

The SQMON flag indicates the expected value of the sequence toggle bit for the next transaction of the relevant pipe.
When the relevant pipe is not for the isochronous transfer, the USB allows the SQMON flag to toggle upon normal completion of the transaction. However, the SQMON flag is not allowed to toggle when a data PID mismatch occurs during the transfer in the receiving direction.

SQSET Bit (Sequence Toggle Bit Set)

The SQSET bit should be set to 1 to set DATA1 as the expected value of the sequence toggle bit for the next transaction of the relevant pipe.
Setting the SQSET bit to 1 through software allows the USB to set DATA1 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQSET bit to 0.

SQCLR Bit (Sequence Toggle Bit Clear)

The SQCLR bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the relevant pipe.
Setting the SQCLR bit to 1 through software allows the USB to set DATA0 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQCLR bit to 0.

ACLRM Bit (Auto Buffer Clear Mode)

Enables or disables auto buffer clear mode for the relevant pipe.
To delete the information in the FIFO buffer assigned to the relevant pipe completely, write 1 and then 0 to the ACLRM bit continuously.
Table 39.8 shows the information cleared by writing 1 and 0 to the ACLRM bit continuously and the cases in which clearing the information is necessary.

ATREPM Bit (Auto Response Mode)

Enables or disables auto response mode for the relevant pipe.
When the function controller is selected and the relevant pipe is for bulk transfer, the ATREPM bit can be set to 1.
When the ATREPM bit is set to 1, the USB responds to the token from the USB host as described below.
(1) When the relevant pipe is for bulk IN transfer (the PIPECFG.TYPE[1:0] bits = 01b and the PIPECFG.DIR bit = 1)
When the ATREPM bit = 1 and PID[1:0] = 01b (BUF), the USB transmits a zero-length packet in response to the IN token.
The USB updates (allows toggling of) the sequence toggle bit (data PID) each time the USB receives ACK from the USB host (in a single transaction, IN token is received, zero-length packet is transmitted, and then ACK is received.).
In this case, the USB does not generate the BRDY or BEMP interrupt.
(2) When the relevant pipe is for bulk OUT transfer (the PIPECFG.TYPE[1:0] bits = 01b and the PIPECFG.DIR bit = 0)
When the ATREPM bit = 1 and PID[1:0] = 01b (BUF), the USB returns NAK in response to the OUT token and generates the NRDY interrupt.
For USB communication in auto response mode, set the ATREPM bit to 1 while the FIFO buffer is empty. Do not write to the FIFO buffer during USB communication in auto response mode.
When the relevant pipe is for isochronous transfer, be sure to set the ATREPM bit to 0.
When the host controller is selected, be sure to set the ATREPM bit to 0.

INBUFM Flag (Transmit Buffer Monitor Flag)

Indicates the relevant FIFO buffer status when the relevant pipe is in the transmitting direction.
When the relevant pipe is in the transmitting direction (the PIPECFG.DIR bit = 1), the USB sets the INBUFM flag to 1 when the CPU or DMAC/DTC completes writing data to at least one FIFO buffer plane.
The USB sets the INBUFM flag to 0 when the USB completes transmitting the data from the FIFO buffer plane to which all the data has been written. In double buffer mode (the PIPECFG.DBLB bit = 1), the USB sets the INBUFM flag to 0 when the USB completes transmitting the data from the two FIFO buffer planes before the CPU or DMAC/DTC completes writing data to one FIFO buffer plane.
The INBUFM flag indicates the same value as the BSTS flag when the relevant pipe is in the receiving direction (the PIPECFG.DIR bit = 0).

BSTS Flag (Buffer Status Flag)

Indicates the FIFO buffer status for the relevant pipe.

The meaning of the BSTS flag depends on the settings of the PIPECFG.DIR bit, PIPECFG.BFRE bit, and DnFIFOSEL.DCLRM bits as shown in Table 39.9.

Table 39.6 Operation of USB depending on PID[1:0] Bits Setting (When Host Controller is Selected)

PID[1:0] Bits	Transfer Type	Transfer Direction (DIR Bit)	Operation of USB
00b (NAK)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.
01b (BUF)	Bulk or interrupt	Operation does not depend on the setting.	Issues tokens while the DVSTCTR0.UACT bit is 1 and the FIFO buffer corresponding to the relevant pipe is ready for transmission and reception. Does not issue tokens while the DVSTCTR0.UACT bit is 0 or the FIFO buffer corresponding to the relevant pipe is not ready for transmission or reception.
	Isochronous	Operation does not depend on the setting.	Issues tokens irrespective of the status of the FIFO buffer corresponding to the relevant pipe.
10b (STALL) or 11b (STALL)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.

Table 39.7 Operation of USB depending on PID[1:0] Bits Setting (When Function Controller is Selected)

PID[1:0] Bits	Transfer Type	Transfer Direction (DIR Bit)	Operation of USB
00b (NAK)	Bulk or interrupt	Operation does not depend on the setting.	Returns NAK in response to the token from the USB host.
	Isochronous	Operation does not depend on the setting.	Returns nothing in response to the token from the USB host.
01b (BUF)	Bulk	Receiving direction (DIR bit = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the relevant pipe is ready for reception.
	Interrupt	Receiving direction (DIR bit = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the relevant pipe is ready for reception.
	Bulk or interrupt	Transmitting direction (DIR bit = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Returns NAK if not ready.
	Isochronous	Receiving direction (DIR bit = 0)	Receives data in response to the OUT token from the USB host if the FIFO buffer corresponding to the relevant pipe is ready for reception. Discards data if not ready.
	Isochronous	Transmitting direction (DIR bit = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Transmits the zero-length packet if not ready.
10b (STALL) or 11b (STALL)	Bulk or interrupt	Operation does not depend on the setting.	Returns STALL in response to the token from the USB host.
	Isochronous	Operation does not depend on the setting.	Returns nothing in response to the token from the USB host.

Table 39.8 Information Cleared by USB by Setting ACLRM = 1

No.	Information Cleared by ACLRM Bit Manipulation	Cases in which Clearing Information is Necessary
1	All the information in the FIFO buffer assigned to the relevant pipe (both FIFO buffer planes are cleared when double buffer mode is selected)	When the pipe is to be initialized
2	The interval count value when the relevant pipe is for isochronous transfer	When the interval count value is to be reset
3	Internal flags concerning the PIPECFG.BFRE bit	When the PIPECFG.BFRE setting is modified
4	FIFO buffer toggle control	When the PIPECFG.DBLB setting is modified
5	Internal flags concerning the transaction count	When the transaction count function is forcibly terminated

Table 39.9 Operation of BSTS Flag

DIR Bit	BFRE Bit	DCLRM Bit	BSTS Flag Function
0	0	0	The received data can be read from the FIFO buffer. The received data has been completely read from the FIFO buffer.
		1	Setting prohibited
	1	0	The received data can be read from the FIFO buffer. The BCLR bit in the port control register has been set to 1 by software after the received data has been completely read from the FIFO buffer.
		1	The received data can be read from the FIFO buffer. The received data has been completely read from the FIFO buffer.
1	0	0	The transmit data can be written to the FIFO buffer. The transmit data has been completely written to the FIFO buffer.
		1	Setting prohibited
	1	0	Setting prohibited
		1	Setting prohibited

- PIPEnCTR (n = 6 to 9)

Address(es): USB0.PIPE6CTR 000A 007Ah, USB0.PIPE7CTR 000A 007Ch, USB0.PIPE8CTR 000A 007Eh, USB0.PIPE9CTR 000A 0080h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BSTS	—	—	—	—	—	ACLRM	SQCLR	SQSET	SQMON	PBUSY	—	—	—	PID[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PID[1:0]	Response PID	b1 b0 0 0: NAK response 0 1: BUF response (depending on the buffer state) 1 0: STALL response 1 1: STALL response	R/W
b4 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	PBUSY	Pipe Busy Flag	0: The relevant pipe is not used at the USB bus. 1: The relevant pipe is used at the USB bus.	R
b6	SQMON	Sequence Toggle Bit Confirmation Flag	0: DATA0 1: DATA1	R
b7	SQSET	Sequence Toggle Bit Set*2	0: Invalid 1: Specifies DATA1.	R/W *1
b8	SQCLR	Sequence Toggle Bit Clear *2	0: Invalid 1: Specifies DATA0.	R/W *1
b9	ACLRM	Auto Buffer Clear Mode*2,*3	0: Auto buffer clear mode is disabled. 1: Auto buffer clear mode is enabled (all buffers are initialized)	R/W
b14 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	BSTS	Buffer Status Flag	0: Buffer access is disabled. 1: Buffer access is enabled.	R

Note 1. Only 0 can be read. Only 1 can be written.
Note 2. Write 1 to the SQCLR or SQSET bit while the PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.
Note 3. Modify the ACLRM bit while the PID[1:0] bits are 00b (NAK) and before the pipe is selected by the CURPIPE[3:0] bits in the port select register. Before modifying this bit after modifying the PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

PID[1:0] Bits (Response PID)

The PID[1:0] bits specify the response type for the next transaction of the relevant pipe.
The default setting of the PID[1:0] bits are 00b (NAK). Modify the setting of the PID[1:0] bits to 01b (BUF) to use the relevant pipe for USB transfer. Table 39.6 and Table 39.7 show the basic operation (operation when there are no errors in the transmitted and received packets) of the USB depending on the setting of the PID[1:0] bits.
After modifying the setting of the PID[1:0] bits through software from 01b (BUF) to 00b (NAK) during USB communication using the relevant pipe, check that the PBUSY flag is 1 to see if USB transfer using the relevant pipe has actually entered the NAK state. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.
The USB modifies the setting of the PID[1:0] bits in the following cases.

- The USB sets the PID[1:0] bits to 11b (STALL) on receiving a data packet with a payload exceeding the maximum packet size of the relevant pipe.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a USB bus reset when the function controller is selected.
- The USB sets the PID[1:0] bits to 00b (NAK) on detecting a receive error, such as a CRC error, three consecutive times when the host controller is selected.
- The USB sets the PID[1:0] bits to 11b (STALL) on receiving the STALL handshake when the host controller is selected.

To specify each response type, set the PID[1:0] bits as follows.

- To make a transition from NAK (00b) to STALL, set 10b.
- To make a transition from BUF (01b) to STALL, set 11b.
- To make a transition from STALL (11b) to NAK, set 10b and then 00b.
- To make a transition from STALL (11b) to BUF, set 10b, 00b, and then 01b.
- To make a transition from STALL (10b) to BUF, set 00b and then 01b.

PBUSY Flag (Pipe Busy Flag)

The PBUSY flag indicates whether the relevant pipe is being currently used or not for the transaction.
The USB modifies the PBUSY flag from 0 to 1 upon start of the USB transaction for the relevant pipe, and modifies the PBUSY flag from 1 to 0 upon completion of one transaction.
Reading the PBUSY flag after the PID[1:0] bits has been set to 00b (NAK) by software allows checking whether modification of the pipe settings is possible.

SQMON Flag (Sequence Toggle Bit Confirmation Flag)

The SQMON flag indicates the expected value of the sequence toggle bit for the next transaction of the relevant pipe.
The USB allows the SQMON flag to toggle upon normal completion of the transaction. However, the SQMON flag is not allowed to toggle when a data PID mismatch occurs during the transfer in the receiving direction.

SQSET Bit (Sequence Toggle Bit Set)

The SQSET bit should be set to 1 to set DATA1 as the expected value of the sequence toggle bit for the next transaction of the relevant pipe.
Setting the SQSET bit through software allows the USB to set DATA1 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQSET bit to 0.

SQCLR Bit (Sequence Toggle Bit Clear)

The SQCLR bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the relevant pipe.
Setting the SQCLR bit to 1 through software allows the USB to set DATA0 as the expected value of the sequence toggle bit of the relevant pipe. The USB sets the SQCLR bit to 0.

ACLRM Bit (Auto Buffer Clear Mode)

Enables or disables auto buffer clear mode for the relevant pipe.

To delete the information in the FIFO buffer assigned to the relevant pipe completely, write 1 and then 0 to the ACLRM bit continuously.

Table 39.10 shows the information cleared by writing 1 and 0 to the ACLRM bit continuously and the cases in which clearing the information is necessary.

BSTS Flag (Buffer Status Flag)

Indicates the FIFO buffer status for the relevant pipe.

The meaning of the BSTS flag depends on the settings of the PIPECFG.DIR bit, PIPECFG.BFRE bit, and DnFIFOSEL.DCLRM bits as shown in Table 39.9.

Table 39.10 Information Cleared by USB by Setting the ACLRM Bit = 1

No.	Information Cleared by ACLRM Bit Manipulation	Cases in which Clearing Information is Necessary
1	All the information in the FIFO buffer assigned to the selected pipe	When the pipe is to be initialized
2	The interval count value when the selected pipe is for interrupt transfer and the host controller is selected	When the interval count value is to be reset
3	Internal flags concerning the PIPECFG.BFRE bit	When the PIPECFG.BFRE setting is modified
4	Internal flags concerning the transaction count	When the transaction count function is forcibly terminated

39.2.33 Pipe n Transaction Counter Enable Register (PIPEnTRE) (n = 1 to 5)

Address(es): USB0.PIPE1TRE 000A 0090h, USB0.PIPE2TRE 000A 0094h, USB0.PIPE3TRE 000A 0098h, USB0.PIPE4TRE 000A 009Ch, USB0.PIPE5TRE 000A 00A0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	TRENB	TRCLR	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	TRCLR	Transaction Counter Clear	0: Invalid 1: The current counter value is cleared.	R/W
b9	TRENB	Transaction Counter Enable	0: Transaction counter is disabled. 1: Transaction counter is enabled.	R/W
b15 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: Modify each bit in the PIPEnTRE register while the PID[1:0] bits are 00b (NAK). Before modifying these bits after modifying the PIPEnCTR.PID[1:0] bits for the selected pipe from 01b (BUF) to 00b (NAK), check that the PIPEnCTR.PBUSY flag is 0. However, if the USB changes the PID[1:0] bits to 00b (NAK), the PBUSY flag does not need to be checked by software.

TRCLR Bit (Transaction Counter Clear)

Clears the current value of the transaction counter corresponding to the relevant pipe and then sets the TRCLR bit to 0.

TRENB Bit (Transaction Counter Enable)

Enables or disables the transaction counter.

For the pipe in the receiving direction, setting the TRENB bit to 1 after setting the total number of the packets to be received in the PIPEnTRN register through software allows the USB to control hardware as described below on having received the number of packets equal to the setting of the PIPEnTRN register.

- While the PIPECFG.SHTNAK bit is 1, the USB modifies the PID[1:0] bits to 00b (NAK) for the corresponding pipe on having received the number of packets equal to the setting of the PIPEnTRN register.
- While the PIPECFG.BFRE bit is 1, the USB asserts the BRDY interrupt on having received the number of packets equal to the setting of the PIPEnTRN register and then reading the last received data.

For the pipe in the transmitting direction, set the TRENB bit to 0.

When the transaction counter is not used, set the TRENB bit to 0.

When the transaction counter is used, set the PIPEnTRN register before setting the TRENB bit to 1. Set the TRENB bit to 1 before receiving the first packet to be counted by the transaction counter.

39.2.34 Pipe n Transaction Counter Register (PIPEnTRN) (n = 1 to 5)

Address(es): USB0.PIPE1TRN 000A 0092h, USB0.PIPE2TRN 000A 0096h, USB0.PIPE3TRN 000A 009Ah, USB0.PIPE4TRN 000A 009Eh, USB0.PIPE5TRN 000A 00A2h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The PIPEnTRN register retains the setting by a USB bus reset.

- When written to:
  This register specifies the total of packets (number of transactions) to be received in corresponding pipe.
- When read from:
  This register indicates the specified number of transactions if the PIPEnTRE.TRENB bit is 0.
  This register indicates the number of currently counted transactions if the PIPEnTRE.TRENB bit is 1.

The USB increments the value of the PIPEnTRN register by one when all of the following conditions are satisfied on receiving the packet.

- The PIPEnTRE.TRENB bit = 1
- (PIPEnTRN set value ≠ current counter value + 1) on receiving the packet.
- The payload of the received packet agrees with the setting of the PIPEMAXP.MXPS[8:0] bits.

The USB sets the value of the PIPEnTRN register to 0000h when any of the following conditions are satisfied.

(1) All of the following conditions are satisfied.
- The PIPEnTRE.TRENB bit = 1
- (PIPEnTRN set value = current counter value + 1) on receiving the packet.
- The payload of the received packet agrees with the setting of the PIPEMAXP.MXPS[8:0] bits.

(2) All of the following conditions are satisfied.
- The PIPEnTRE.TRENB bit = 1
- The USB has received a short packet.

(3) All of the following conditions are satisfied.
- The PIPEnTRE.TRENB bit = 1
- The PIPEnTRE.TRCLR bit has been set to 1 by software.

For the pipe in the transmitting direction, set the PIPEnTRN register to 0000h.
When the transaction counter is not used, set the PIPEnTRN register to 0000h.
Setting the number of transactions to be transferred to the PIPEnTRN register is only enabled when the PIPEnTRE.TRENB bit is 0. To modify the number of transactions to be transferred, set the TRCLR bit to 1 (to clear the current counter value) before setting the PIPEnTRE.TRENB bit to 1.

39.2.35 Device Address n Configuration Register (DEVADDn) (n = 0 to 5)

Address(es): USB0.DEVADD0 000A 00D0h, USB0.DEVADD1 000A 00D2h, USB0.DEVADD2 000A 00D4h, USB0.DEVADD3 000A 00D6h, USB0.DEVADD4 000A 00D8h, USB0.DEVADD5 000A 00DAh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	USBSPD[1:0]		—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7, b6	USBSPD[1:0]	Transfer Speed of Communication Target Device	b7 b6 0 0: DEVADDn is not used 0 1: Low-speed 1 0: Full-speed 1 1: Setting prohibited	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The DEVADDn register specifies the transfer speed of the peripheral device which is the communication target for pipes 0 to 9.

When the host controller is selected, the bits in the DEVADDn register should be set before starting communication using each pipe.

The bits in the DEVADDn register should be modified while no valid pipes are using the settings of the bits. Valid pipes refer to the pipes satisfying both of the following conditions:

- The DEVADDn register is selected by the DEVSEL[3:0] bits.
- The PID[1:0] bits are set to 01b (BUF) for the selected pipe or the selected pipe is the DCP with the DCPCTR.SUREQ bit set to 1.

USBSPD[1:0] Bits (Transfer Speed of Communication Target Device)

The USBSPD[1:0] bits specify the USB transfer speed of the communication target peripheral device.

Set these bits to 10b when a full-speed device is connected via the HUB.

When the host controller is selected, the USB refers to the setting of the USBSPD[1:0] bits to generate packets.

When the function controller is selected, set these bits to 00b.

39.2.36 PHY Cross Point Adjustment Register (PHYSLEW)

Address(es): USB0.PHYSLEW 000A 00F0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	SLEWF01	SLEWF00	SLEWR01	SLEWR00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	SLEWR00	Driver Cross Point Adjustment 00	Set this bit to 1.	R/W
b1	SLEWR01	Driver Cross Point Adjustment 01	Set this bit to 0.	R/W
b2	SLEWF00	Driver Cross Point Adjustment 00	Set this bit to 1.	R/W
b3	SLEWF01	Driver Cross Point Adjustment 01	Set this bit to 0.	R/W
b31 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The PHYSLEW register adjusts the cross point of the driver.
Set the value (00000005h) to the register before starting the USB operation.

39.2.37 Deep Standby USB Transceiver Control/Pin Monitoring Register (DPUSR0R)

Address(es): USB.DPUSR0R 000A 0400h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	DVBSTS0	—	DOVCB0	DOVCA0	—	—	DM0	DP0
Value after reset:	0	0	0	0	0	0	0	0	x	0	x	x	0	0	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	FIXPHY0	DRPD0	—	RPUE0	SRPC0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	SRPC0	USB0 Single End Receiver Control	0: Input through the D+ and D– inputs is disabled. 1: Input through the D+ and D– inputs is enabled.	R/W
b1	RPUE0*1	USB0 D+ Pull-Up Resistor Control	0: Disables D+ pull-up resistor. 1: Enables D+ pull-up resistor.	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	DRPD0*1	USB0 D+/D– Pull-Down Resistor Control	0: Disables D+/D– pull-down resistor. 1: Enables D+/D– pull-down resistor.	R/W
b4	FIXPHY0	USB0 Transceiver Output Fix	0: The outputs are fixed in normal mode and on return from deep software standby mode. 1: The outputs are fixed on transitions to deep software standby mode.	R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	DP0	USB0 D+ Input Flag	Indicates the D+ input signal of the USB0.	R
b17	DM0	USB0 D– Input Flag	Indicates the D– input signal of the USB0.	R
b19, b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b20	DOVCA0	USB0 OVRCURA Input Flag	Indicates the OVRCURA input signal of the USB0.	R
b21	DOVCB0	USB0 OVRCURB Input Flag	Indicates the OVRCURB input signal of the USB0.	R
b22	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b23	DVBSTS0	USB0 VBUS Input Flag	Indicates the VBUS input signal of the USB0.	R
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Use this bit during operation in deep standby mode. For details, refer to section 39.3.1.5, Release from Deep Software Standby Mode Due to USB Suspend/Resume Interrupts.

SRPC0 Bit (USB0 Single End Receiver Control)

The SRPC0 bit controls the D+ and D– inputs of the USB0 transceiver.

This bit is only valid when the FIXPHY0 bit is 1.

FIXPHY0 Bit (USB0 Transceiver Output Fix)

The FIXPHY0 bit keeps the outputs of the USB0 transceiver disabled.

39.2.38 Deep Standby USB Suspend/Resume Interrupt Register (DPUSR1R)

Address(es): USB.DPUSR1R 000A 0404h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	DVBINT0	—	DOVRCRB0	DOVRCRA0	—	—	DMINT0	DPINT0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	DVBSE0	—	DOVRCRBE0	DOVRCRAE0	—	—	DMINTE0	DPINTE0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DPINTE0	USB0 D+ Interrupt Enable/Clear	0: Recovery from deep software standby mode is disabled. 1: Recovery from deep software standby mode is enabled.	R/W
b1	DMINTE0	USB0 D– Interrupt Enable/Clear	0: Recovery from deep software standby mode is disabled. 1: Recovery from deep software standby mode is enabled.	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	DOVRCRAE0	USB0 OVRCURA Interrupt Enable/Clear	0: Recovery from deep software standby mode is disabled. 1: Recovery from deep software standby mode is enabled.	R/W
b5	DOVRCRBE0	USB0 OVRCURB Interrupt Enable/Clear	0: Recovery from deep software standby mode is disabled. 1: Recovery from deep software standby mode is enabled.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	DVBSE0	USB0 VBUS Interrupt Enable/Clear	0: Recovery from deep software standby mode is disabled. 1: Recovery from deep software standby mode is enabled.	R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	DPINT0	USB0 D+ Interrupt Source Recovery Flag	0: The system has not returned from deep software standby mode. 1: The system has returned from deep software standby mode.	R
b17	DMINT0	USB0 D– Interrupt Source Recovery Flag	0: The system has not returned from deep software standby mode. 1: The system has returned from deep software standby mode.	R
b19, b18	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b20	DOVRCRA0	USB0 OVRCURA Interrupt Source Recovery Flag	0: The system has not returned from deep software standby mode. 1: The system has returned from deep software standby mode.	R
b21	DOVRCRB0	USB0 OVRCURB Interrupt Source Recovery Flag	0: The system has not returned from deep software standby mode. 1: The system has returned from deep software standby mode.	R
b22	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b23	DVBINT0	USB0 VBUS Interrupt Source Recovery Flag	0: The system has not returned from deep software standby mode. 1: The system has returned from deep software standby mode.	R
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

DPINTE0 Bit (USB0 D+ Interrupt Enable/Clear)

This bit enables or disables triggering of recovery from deep software standby mode by the D+ input of the USB0. Writing 0 to the DPINTE0 bit while the DPINT0 flag is 1 sets the DPINT0 flag to 0.

DMINTE0 Bit (USB0 D– Interrupt Enable/Clear)

This bit enables or disables triggering of recovery from deep software standby mode by the D– input of the USB0. Writing 0 to the DMINTE0 bit while the DMINT0 flag is 1 sets the DMINT0 flag to 0.

DOVRCRAE0 Bit (USB0 OVRCURA Interrupt Enable/Clear)

This bit enables or disables triggering of recovery from deep software standby mode by the OVRCURA input of the USB0. Writing 0 to the DOVRCRAE0 bit while the DOVRCRA0 flag is 1 sets the DOVRCRA0 flag to 0.

DOVRCRBE0 Bit (USB0 OVRCURB Interrupt Enable/Clear)

This bit enables or disables triggering of recovery from deep software standby mode by the OVRCURB input of the USB0. Writing 0 to the DOVRCRBE0 bit while the DOVRCRB0 flag is 1 sets the DOVRCRB0 flag to 0.

DVBSE0 Bit (USB0 VBUS Interrupt Enable/Clear)

This bit enables or disables triggering of recovery from deep software standby mode by the VBUS input of the USB0. Writing 0 to the DVBSE0 bit while the DVBINT0 flag is 1 sets the DVBINT0 flag to 0.

DPINT0 Flag (USB0 D+ Interrupt Source Recovery Flag)

This bit indicates that the system has returned from deep software standby mode due to the D+ input of the USB0. Recovery from deep software standby mode due to D+ input is only enabled when the DPINTE0 bit is 1.
Writing 0 to the DPINTE0 bit while the DPINT0 flag is 1 sets the DPINT0 flag to 0.

DMINT0 Flag (USB0 D– Interrupt Source Recovery Flag)

This bit indicates that the system has returned from deep software standby mode due to the D– input of the USB0. Recovery from deep software standby mode due to D– input is only enabled when the DMINTE0 bit is 1.
Writing 0 to the DPINTE0 bit while the DMINT0 flag is 1 sets the DMINT0 flag to 0.

DOVRCRA0 Flag (USB0 OVRCURA Interrupt Source Recovery Flag)

This bit indicates that the system has returned from deep software standby mode due to the OVRCURA input of the USB0. Recovery from deep software standby mode due to OVRCURA input is only enabled when the DOVRCRAE0 bit is 1.
Writing 0 to the DOVRCRAE0 bit while the DOVRCRA0 flag is 1 sets the DOVRCRA0 flag to 0.

DOVRCRB0 Flag (USB0 OVRCURB Interrupt Source Recovery Flag)

This bit indicates that the system has returned from deep software standby mode due to the OVRCURB input of the USB0. Recovery from deep software standby mode due to OVRCURB input is only enabled when the DOVRCRBE0 bit is 1.
Writing 0 to the DOVRCRBE0 bit while the DOVRCRB0 flag is 1 sets the DOVRCRB0 flag to 0.

DVBINT0 Flag (USB0 VBUS Interrupt Source Recovery Flag)

This indicates that the system has returned from deep software standby mode due to the VBUS input of the USB0. Recovery from deep software standby mode due to VBUS input is only enabled when the DVBSE0 bit is 1.
Writing 0 to the DVBSE0 bit while the DVBINT0 flag is 1 sets the DVBINT0 flag to 0.

39.3 Operation

39.3.1 System Control

This section describes the register settings that are necessary for initialization of this module and power consumption control.

39.3.1.1 Setting Data to the USB Related Register

Setting the SYSCFG.USBE bit to 1 after starting the clock supply to the USB (SYSCFG.SCKE bit = 1) enables and starts USB operation.

39.3.1.2 Controller Function Selection

For the USB, the host or function controller can be selected using the SYSCFG.DCFM bit. Note that the DCFM bit should be modified in the initial settings immediately after a reset is released or when pull-up resistor of the D+line and pull-down resistors of the D+ and D– lines are disabled (the SYSCFG.DPRPU bit = 0 and DRPD bit = 0).

39.3.1.3 Controlling USB Data Bus Resistors

The USB has pull-up and pull-down resistors for the D+ and D– lines. Pull up or pull down these lines by setting the SYSCFG.DPRPU and DRPD bits.
When the function controller is selected, confirm that connection to the USB host is made, then set the DPRPU bit to 1 and pull up the D+ line (during full-speed).
When the DPRPU bit is set to 0 during communication with the PC, the USB module disables the pull-up resistor of the USB data line, thus notifying the USB host of disconnection.
When the host controller is selected, set the DRPD bit and pull down the D+ and D– lines.

Table 39.11 USB Data Bus Resistor Control

SYSCFG register				
DRPD bit	**DPRPU bit**	**D–**	**D+**	**Function**
0	0	Open	Open	Not in use
0	1	Open	Pull-up	When operating as the function controller (in full-speed)
1	0	Pull-down	Pull-down	When operating as the host controller
1	1	—	—	Setting prohibited

39.3.1.4 Example of USB External Connection Circuit

Figure 39.2 shows an example of OTG connection of the USB connector in the self-powered state.
The USB controls the signals for enabling a pull-up resistor for the D+ signal and pull-down resistors for the D+ and D– signals. These signals can be pulled up or down using the SYSCFG.DPRPU and DRPD bits.
When the function controller is selected and the DPRPU bit is set to 0 during communication with the host controller, the pull-up resistor of the USB data line is disabled, making it possible to notify the USB host of the device disconnection.




Figure 39.2 Sample OTG Connection of USB Connector in Self-Powered State

Figure 39.3 shows an example of functional connection of the USB connector in the self-powered state.




Figure 39.3 Functional Connection of USB Connector in Self-Powered State

Figure 39.4 shows an example of host connection of the USB connector.




Figure 39.4 Sample Host Connection of USB Connector

Figure 39.5 shows an example of functional connection of the USB connector in bus powered state.




Figure 39.5 Functional Connection Sample of USB Connector in Bus Powered State

The examples of external circuits given in this section are simplified circuits, and their operation in every system is not guaranteed.

39.3.1.5 Release from Deep Software Standby Mode Due to USB Suspend/Resume Interrupts

Deep software standby mode can be canceled by a USB0 suspend/resume interrupt.
A USB0 suspend/resume interrupt is detected at the USB resume detecting unit. The USB resume detecting unit controls and monitors the I/O pins for USB0 to detect USB0 suspend/resume interrupts.
Figure 39.6 shows a schematic diagram of connection between the USB resume detecting unit and the I/O pins for USB0.




Figure 39.6 Overview of Connection between USB Resume Detecting Unit and USB0 I/O Pins

Table 39.12 shows the USB0 suspend/resume interrupt sources and their corresponding I/O pins.

Table 39.12 USB0 Suspend/Resume Interrupt Sources and Corresponding I/O Pins

USB Operating Mode	Source	Pin Name
Function/OTG	Resume	USB0_DP
Host/OTG	Connection/Disconnection	USB0_DP/USB0_DM
Function	Connection/Disconnection	USB0_VBUS
Host	Overcurrent detection	USB0_OVRCURA
OTG	Overcurrent detection	USB0_OVRCURA/USB0_OVRCURB

Figure 39.7 shows a flowchart for setting the USB when entering deep software standby mode while the host controller or function controller is selected. Figure 39.8 shows a flowchart for setting the USB0 when canceling deep software standby mode while the host controller is selected. Figure 39.9 shows a flowchart for setting the USB0 when canceling deep software standby mode while the function controller is selected.






Figure 39.7 USB Setting Flowchart for Transition to Deep Software Standby Mode as Host/Function Controller



Note: Also refer to Figure 11.5, Example of Flowchart to Use Deep Software Standby Mode.

Figure 39.8 USB Setting Flowchart for Canceling Deep Software Standby Mode as Host Controller



Note: Also refer to Figure 11.5, Example of Flowchart to Use Deep Software Standby Mode.

Figure 39.9 USB Setting Flowchart for Canceling Deep Software Standby Mode as Function Controller

39.3.2 Interrupt Sources

Table 39.13 lists the interrupt sources in the USB.

When an interrupt generation condition is satisfied and the interrupt output is enabled using the corresponding interrupt enable register, a USB interrupt request is issued the Interrupt Controller (ICU) and an USB interrupt will be generated.

Table 39.13 Interrupt Sources

Bit to be Set	Name	Interrupt Source	Function That Generates the Interrupt	Status Flag
VBINT	VBUS interrupt	• When a change in the state of the USB0_VBUS input pin has been detected (low to high or high to low)	Host/function*1	INTSTS0. VBSTS
RESM	Resume interrupt	• When a change in the state of the USB bus has been detected in the suspended state (J-state to K-state or J-state to SE0)	Function	—
SOFR	Frame number update interrupt	[Host controller is selected] • When an SOF packet with a different frame number has been transmitted [Function controller is selected] • When an SOF packet with a different frame number has been received	Host/function	—
DVST	Device state transition interrupt	• When a device state transition has been detected (any of the following conditions) A USB bus reset detected Suspended state detected SET_ADDRESS request received SET_CONFIGURATION request received	Function	INTSTS0. DVSQ[2:0]
CTRT	Control transfer stage transition interrupt	• When a stage transition has been detected in control transfer (any of the following conditions) Setup stage completed Control write transfer status stage transition Control read transfer status stage transition Control transfer completed A control transfer sequence error occurred	Function	INTSTS0. CTSQ[2:0]
BEMP	Buffer empty interrupt	• When transmission of all data in the buffer memory has been completed and the buffer has become empty • When a packet larger than the maximum packet size has been received	Host/function	BEMPSTS. PIPEnBEMP
NRDY	Buffer not ready interrupt	[Host controller is selected] • When STALL has been received from the peripheral device for the issued token • When a response has not been received correctly from the peripheral device for the issued token (no response was returned three consecutive times or a packet reception error occurred three consecutive times) • When an overrun/underrun occurred during isochronous transfer [Function controller is selected] • When NAK has been returned for an IN or OUT token while the PID[1:0] bits are 01b (BUF) • When a CRC error or a bit stuffing error occurred during data reception in isochronous transfer • When an overrun/underrun occurred during data reception in isochronous transfer	Host/function	NRDYSTS. PIPEnNRDY
BRDY	Buffer ready interrupt	• When the buffer has become ready (reading or writing is enabled)	Host/function	BRDYSTS. PIPEnBRDY
OVRCR	Overcurrent input change interrupt	• When a change in the state of the USB0_OVRCURA or USB0_OVRCURB input pin has been detected (low to high or high to low)	Host	INTSTS1. OVRCR
BCHG	Bus change interrupt	• When a change of USB bus state has been detected	Host/function	SYSSTS0. LNST[1:0]
DTCH	Disconnection detection during full-speed operation	• When disconnection of a peripheral device has been detected in full-speed operation	Host	DVSTCTR0. RHST[2:0]
ATTCH	Device connection detection	• When J-state or K-state is detected on the USB port for 2.5 µs. Used for checking whether a peripheral device is connected.	Host	—
EOFERR	EOF error detection	• When an EOF error of a peripheral device has been detected	Host	—
SACK	Normal setup operation	• When the normal response (ACK) for the setup transaction has been received	Host	—
SIGN	Setup error	• When a setup transaction error (no response or ACK packet corruption) was detected three consecutive times	Host	—

Note 1. Though this interrupt can be generated while the host function is selected, it is not usually used with the host function.

Figure 39.10 shows the circuits related to the interrupts in the USB.




Figure 39.10 Circuits Related to Interrupts in USB

Table 39.14 shows the interrupts generated in the USB0.

Table 39.14 USB Interrupts

Interrupt Name	Interrupt Status Flag	DTC Activation	DMAC Activation
D0FIFO	DMA/DTC transfer request 0	Possible	Possible
D1FIFO	DMA/DTC transfer request 1	Possible	Possible
USBI	VBUS interrupt, resume interrupt, frame number update interrupt, device state transition interrupt, control transfer stage transition interrupt, buffer empty interrupt, buffer not ready interrupt, buffer ready interrupt, overcurrent input change interrupt, bus change interrupt, disconnection detection during full-speed operation, device connection detection, EOF error detection, normal setup operation, and setup error	Not possible	Not possible
USBR	VBUS interrupt, resume interrupt, overcurrent input change interrupt, and bus change interrupt	Not possible	Not possible

39.3.3 Interrupt Descriptions

39.3.3.1 BRDY Interrupt

The BRDY interrupt is generated when either of the host controller or function controller is selected. The following shows the conditions under which the USB sets 1 to a corresponding bit in the BRDYSTS register. Under this condition, the USB generates a BRDY interrupt if software has set 1 to the BRDYENB.PIPEnBRDYE bit that corresponds to the pipe and 1 to the INTENB0.BRDYE bit.
The conditions for generating and clearing the BRDY interrupt depend on the settings of the SOFCFG.BRDYM bit and PIPECFG.BFRE bit for each pipe as described below.

(1) When the SOFCFG.BRDYM Bit = 0 and the PIPECFG.BFRE Bit = 0

With these settings, the BRDY interrupt indicates that the FIFO port is accessible.
On any of the following conditions, the USB generates an internal BRDY interrupt request trigger and sets 1 to the BRDYSTS.PIPEnBRDY flag corresponding to the pertinent pipe.

(a) For the pipe in the transmitting direction:

- When the DIR bit is changed from 0 to 1 by software.
- When packet transmission is completed using the pertinent pipe while write-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the BSTS flag is read as 0).
- When one FIFO buffer is empty on completion of writing data to the other FIFO buffer in double buffer mode.
- No request trigger is generated until completion of writing data to the currently-written FIFO buffer even if transmission to the other FIFO buffer is completed.
- When the hardware flushes the buffer of the pipe for isochronous transfers.
- When 1 is written to the PIPEnCTR.ACLRM bit, which causes the FIFO buffer to make transition from the write-disabled to write-enabled state.

No request trigger is generated for the DCP (that is, during data transmission for control transfers).

(b) For the pipe in the receiving direction:

- When packet reception is completed successfully thus enabling the FIFO buffer to be read while read-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the BSTS flag is read as 0).
  No request trigger is generated for the transaction in which data PID mismatch has occurred.
- When one FIFO buffer is read-enabled on completion of reading data from the other FIFO buffer in double buffer mode.
  No request trigger is generated until completion of reading data from the currently-read FIFO buffer even if reception by the other FIFO buffer is completed.

When the function controller is selected, the BRDY interrupt is not generated in the status stage of control transfers.
The BRDY interrupt status of the pertinent pipe can be set to 0 by writing 0 to the corresponding PIPEnBRDY flag through software. In this case, 1s should be written to the PIPEnBRDY flags for the other pipes.
Clear the BRDY status before accessing the FIFO buffer.

(2) When the SOFCFG.BRDYM Bit = 0 and the PIPECFG.BFRE Bit = 1

With these settings, the USB generates a BRDY interrupt on completion of reading all data for a single transfer using the pipe in the receiving direction, and sets 1 to the bit in the BRDYSTS register corresponding to the pertinent pipe.
On any of the following conditions, the USB determines that the last data for a single transfer has been received.

- When a short packet including a zero-length packet is received.
- When the pipe n transaction counter register (PIPEnTRN) is used and the number of packets specified by the PIPEnTRN register are completely received.

When the pertinent data is completely read after any of the above conditions has been satisfied, the USB determines that all data for a single transfer has been completely read.
When a zero-length packet is received while the FIFO buffer is empty, the USB module determines that all data for a single transfer has been completely read when the FRDY flag in the FIFO port control register is 1 and the DTLN[8:0] flags are 0. In this case, to start the next transfer, write 1 to the BCLR bit in the corresponding port control register through software.
With these settings, the USB does not detect a BRDY interrupt for the pipe in the transmitting direction.
The BRDY interrupt status of the pertinent pipe can be set to 0 by writing 0 to the corresponding BRDYSTS.PIPEnBRDY flag through software. In this case, 1s should be written to the PIPEnBRDY flags for the other pipes.
In this mode, the PIPECFG.BFRE bit setting should not be modified until all data for a single transfer has been processed. When it is necessary to modify the PIPECFG.BFRE bit before completion of processing, all FIFO buffers for the pertinent pipe should be cleared using the PIPEnCTR.ACLRM bit.

(3) When the SOFCFG.BRDYM Bit = 1 and the PIPECFG.BFRE Bit = 0

With these settings, the BRDYSTS.PIPEnBRDY values are linked to the BSTS flag setting for each pipe. In other words, the BRDY interrupt status flags (PIPEnBRDY) are set to 1 or 0 by the USB depending on the FIFO buffer status.

(a) For the pipe in the transmitting direction:

The BRDY interrupt status bits are set to 1 when the FIFO buffer is ready for write access, and are set to 0 when it is not ready.
However, the BRDY interrupt is not generated even if the DCP in the transmitting direction is ready for write access.

(b) For the pipe in the receiving direction:

The BRDY interrupt status bits are set to 1 when the FIFO buffer is ready for read access, and are set to 0 when all data have been read (not ready for read access).
When a zero-length packet is received while the FIFO buffer is empty, the pertinent bit is set to 1 and the BRDY interrupt is continuously generated until BCLR = 1 is written through software.
With this setting, the PIPEnBRDY flag cannot be set to 0 through software.
When the SOFCFG.BRDYM bit is set to 1, all PIPECFG.BFRE bits (for all pipes) should be set to 0.

Figure 39.11 shows the timing of BRDY interrupt generation.




Figure 39.11 Timing of BRDY Interrupt Generation

The condition that USB clears the INTSTS0.BRDY flag depends on the SOFCFG.BRDYM bit setting. Table 39.15 shows the condition for clearing the BRDY flag.

Table 39.15 Condition for Clearing BRDY Flag

BRDYM Bit	Condition for Clearing BRDY Flag
0	The USB sets the BRDY flag to 0 when all bits in the BRDYSTS register have been set to 0 by software.
1	The USB sets the BRDY flag to 0 when the BSTS flags for all pipes have become 0.

39.3.3.2 NRDY Interrupt

On generating an internal NRDY interrupt request for the pipe whose PID[1:0] bits are set to 01b (BUF) by software, the USB sets the corresponding NRDYSTS.PIPEnNRDY flag to 1. If the corresponding bit in the NRDYENB register has been set to 1 by software, the USB sets the INTSTS0.NRDY flag to 1 and generates a USB interrupt.
The following describes the conditions on which the USB generates the internal NRDY interrupt request for a given pipe.
Note that the internal NRDY interrupt request is not generated during setup transaction execution when the host controller is selected. During setup transactions when the host controller is selected, the SACK or SIGN interrupt is detected.
The internal NRDY interrupt request is not generated during status stage execution of the control transfer when the function controller is selected.

(1) When Host Controller is Selected

(a) For the pipe in the transmitting direction:

On any of the following conditions, the USB detects an NRDY interrupt.

- For the pipe for isochronous transfers, when the time to issue an OUT token comes while there is no data to be transmitted in the FIFO buffer.
  In this case, the USB transmits a zero-length packet following the OUT token and sets the bit corresponding to the NRDYSTS.PIPEnNRDY flag and the FRMNUM.OVRN flag to 1.
- During communications other than setup transactions using the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device (when timeout is detected before detection of the handshake packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.
  In this case, the USB sets the bit corresponding to the PIPEnNRDY flag to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 00b (NAK).
- During communications other than setup transactions, when the STALL handshake is received from the peripheral device.
  In this case, the USB sets the bit corresponding to the PIPEnNRDY flag to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 11b (STALL).

(b) For the pipe in the receiving direction:

- For the pipe for isochronous transfers, when the time to issue an IN token comes while there is no space available in the FIFO buffer.
  In this case, the USB discards the received data for the IN token and sets the PIPEnNRDY flag corresponding to the pipe and the OVRN flag to 1.
  When a packet error is detected in the received data for the IN token, the USB also sets the FRMNUM.CRCE flag to 1.
- For the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device for the IN token issued by the USB (when timeout is detected before detection of the DATA packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.
  In this case, the USB sets the PIPEnNRDY flag corresponding to the pipe to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 00b (NAK).
- For the pipe for isochronous transfers, when no response is returned from the peripheral device for the IN token (when timeout is detected before detection of the DATA packet from the peripheral device) or an error is detected in the packet from the peripheral device.
  In this case, the USB sets the PIPEnNRDY flag corresponding to the pipe to 1. (The setting of the PID[1:0] bits of the pipe is not modified.)

- For the pipe for isochronous transfers, when a CRC error or a bit stuffing error is detected in the received data packet.
  In this case, the USB sets the PIPEnNRDY flag corresponding to the pipe and the CRCE flag to 1.
- When the STALL handshake is received.
  In this case, the USB sets the PIPEnNRDY flag corresponding to the pipe to 1 and modifies the setting of the PID[1:0] bits of the corresponding pipe to 11b (STALL).

(2) When Function Controller is Selected

(a) For the pipe in the transmitting direction:

- When an IN token is received while there is no data to be transmitted in the FIFO buffer.
  In this case, the USB generates a NRDY interrupt request at the reception of the IN token and sets the NRDYSTS.PIPEnNRDY flag to 1.
  For the pipe for the isochronous transfers in which an interrupt is generated, the USB transmits a zero-length packet and sets the FRMNUM.OVRN flag to 1.

(b) For the pipe in the receiving direction:

- When an OUT token is received while there is no space available in the FIFO buffer.
  For the pipe for the isochronous transfers in which an interrupt is generated, the USB generates a NRDY interrupt request at the reception of the OUT token and sets the PIPEnNRDY flag to 1 and OVRN flag to 1.
  For the pipe for the transfers other than isochronous transfers in which an interrupt is generated, the USB generates a NRDY interrupt request when a NAK handshake is transferred after the data following the OUT token is received, and sets the PIPEnNRDY flag to 1.
  However, during re-transmission (due to data PID mismatch), the NRDY interrupt request is not generated. In addition, if an error occurs in the DATA packet, the NRDY interrupt request is not generated.
- For the pipe for isochronous transfers, when a token is not received successfully within an interval frame.
  In this case, the USB generates a NRDY interrupt request when SOF is received, and sets the PIPEnNRDY flag to 1.

Figure 39.12 shows the timing of NRDY interrupt generation when the function controller is selected.




Figure 39.12 Timing of NRDY Interrupt Generation (When Function Controller is Selected)

39.3.3.3 BEMP Interrupt

On detecting a BEMP interrupt for the pipe whose PID[1:0] bits are set to 01b (BUF) by software, the USB sets the corresponding BEMPSTS.PIPEnBEMP flag to 1. If the corresponding bit in the BEMPENB register has been set to 1 by software, the USB sets the INTSTS0.BEMP flag to 1 and generates a USB interrupt.

The following describes the conditions on which the USB generates an internal BEMP interrupt request.

(1) For the pipe in the transmitting direction:

When the FIFO buffer of the corresponding pipe is empty on completion of transmission (including zero-length packet transmission).
In single buffer mode, an internal BEMP interrupt request is generated simultaneously with the BRDY interrupt for the pipe other than DCP. However, the internal BEMP interrupt request is not generated on any of the following conditions.

- When the CPU or DMAC/DTC has already started writing data to the FIFO buffer of the CPU on completion of transmitting data from one FIFO buffer in double buffer mode.
- When the buffer is cleared (emptied) by setting the PIPEnCTR.ACLRM or the BCLR bit in the port control register to 1.
- When IN transfer (zero-length packet transmission) is performed during the control transfer status stage while the function controller is selected.

(2) For the pipe in the receiving direction:

When the successfully-received data packet size exceeds the specified maximum packet size.
In this case, the USB generates a BEMP interrupt request, sets the corresponding BEMPSTS.PIPEnBEMP flag to 1, discards the received data, and modifies the setting of the PID[1:0] bits of the corresponding pipe to 11b (STALL). Here, the USB returns no response when used as the host controller, and returns STALL response when used as the function controller.
However, the internal BEMP interrupt request is not generated on any of the following conditions.

- When a CRC error or a bit stuffing error is detected in the received data.
- When a setup transaction is being performed,
  Writing 0 to the BEMPSTS.PIPEnBEMP flag clears the status.
  Writing 1 to the BEMPSTS.PIPEnBEMP flag has no effect.

Figure 39.13 shows the timing of BEMP interrupt generation when the function controller is selected.




Figure 39.13 Timing of BEMP Interrupt Generation (When Function Controller is Selected)

39.3.3.4 Device State Transition Interrupt

Figure 39.14 is a diagram of device state transitions in the USB. The USB controls device state and generates device state transition interrupts. However, recovery from the suspended state (resume signal detection) is detected by means of the resume interrupt. The device state transition interrupts can be enabled or disabled individually using INTENB0. The device state to which a transition was made can be confirmed using the INTSTS0.DVSQ[2:0] flags.

When a transition is made to the default state, a device state transition interrupt is generated after a USB bus reset is detected.

Device state can be controlled only when the function controller is selected. The device state transition interrupts can also be generated only when the function controller is selected.




Figure 39.14 Device State Transitions

39.3.3.5 Control Transfer Stage Transition Interrupt

Figure 39.15 is a diagram of control transfer stage transitions in the USB. The USB controls the control transfer sequence and generates control transfer stage transition interrupts. The control transfer stage transition interrupts can be enabled or disabled individually using INTENB0. The transfer stage to which a transition was made can be confirmed using the INTSTS0.CTSQ[2:0] flags.

Control transfer stage transition interrupts are generated only when the function controller is selected.

The control transfer sequence errors are listed below. If an error occurs, the DCPCTR.PID[1:0] bits are set to 1xb (STALL response).

During control read transfer:

- An OUT token is received while no data has been transferred for the IN token at the data stage.
- An IN token is received at the status stage.
- A data packet with PID = DATA0 is received at the status stage.

During control write transfer:

- An IN token is received while no ACK response has been returned for the OUT token at the data stage.
- A data packet with PID = DATA0 is received for the first data packet at the data stage.
- An OUT token is received at the status stage

During no-data control transfers:

- An OUT token is received at the status stage.

At the control write transfer data stage, if the number of receive data exceeds the wLength value of the USB request, it cannot be recognized as a control transfer sequence error. At the control read transfer status stage, packets other than zero-length packets are received by an ACK response and the transfer ends normally.

When a CTRT interrupt occurs in response to a sequence error (INTSTS0.CTRT = 1), CTSQ[2:0] = 110b value is retained until the CTRT flag = 0 is written from the system (the interrupt status is cleared). Therefore, while CTSQ[2:0] = 110b is being held, the CTRT interrupt that ends the setup stage will not be generated even if a new USB request is received. (The USB retains the setup stage end, and after the interrupt status has been cleared by software, a setup stage end interrupt is generated.)




Figure 39.15 Control Transfer Stage Transitions

39.3.3.6 Frame Update Interrupt

With the host controller selected, an interrupt is generated at the timing when the frame number is updated. With the function controller selected, an SOFR interrupt is generated when the frame number is updated.
When the function controller is selected, the USB updates the frame number and generates an SOFR interrupt if it detects a new SOF packet during full-speed operation.

39.3.3.7 VBUS Interrupt

When the USB0_VBUS pin level changes, a VBUS interrupt is generated. The level of the USB0_VBUS pin can be checked with the INTSTS0.VBSTS flag. Whether the host controller is connected or disconnected can be confirmed using the VBUS interrupt. However, if the system is activated with the host controller connected, the first VBUS interrupt is not generated because there is no change in the USB0_VBUS pin level.

39.3.3.8 Resume Interrupt

When the function controller is selected, a resume interrupt is generated when the device state is the suspended state and the USB bus state has changed (from J-state to K-state, or from J-state to SE0). Recovery from the suspended state is detected by means of the resume interrupt.
When the host controller is selected, no resume interrupt is generated. Use the BCHG interrupt to detect a change in the USB bus state.

39.3.3.9 OVRCR Interrupt

An OVRCR interrupt is generated when the USB0_OVRCURA or USB0_OVRCURB pin level has changed. The levels of the USB0_OVRCURA and USB0_OVRCURB pins can be checked with the SYSSTS0.OVCMON[1:0] bits. The external power supply IC can check whether overcurrent has been detected using the OVRCR interrupt.
For OTG connection, whether a change has been detected in the VBUS comparator can be checked using the OVRCR interrupt.

39.3.3.10 BCHG Interrupt

A BCHG interrupt is generated when the USB bus state has changed. The BCHG interrupt can be used to detect whether the peripheral device is connected and can also be used to detect a remote wakeup when the host controller is selected. The BCHG interrupt is generated regardless of whether the host controller or function controller is selected.

39.3.3.11 DTCH Interrupt

A DTCH interrupt is generated when disconnection of the USB bus is detected while the host controller is selected. The USB detects bus disconnection based on USB Specification 2.0.
After detecting a DTCH interrupt, the USB controls hardware as described below (irrespective of the value set in the corresponding interrupt enable bit). All pipes in which communications are currently carried out for the pertinent port should be terminated by software and make a transition to the wait state for bus connection to the pertinent port (wait state for ATTCH interrupt generation).

- Modifies the DVSTCTR0.UACT bit for the port in which a DTCH interrupt has been detected to 0.
- Puts the port in which a DTCH interrupt has been generated into the idle state.

39.3.3.12 SACK Interrupt

A SACK interrupt is generated when an ACK response for the transmitted setup packet has been received from the peripheral device with the host controller selected. The SACK interrupt can be used to confirm that the setup transaction has been completed successfully.

39.3.3.13 SIGN Interrupt

A SIGN interrupt is generated when an ACK response for the transmitted setup packet has not been correctly received from the peripheral device three consecutive times with the host controller selected. The SIGN interrupt can be used to detect no ACK response transmitted from the peripheral device or corruption of an ACK packet.

39.3.3.14 ATTCH Interrupt

An ATTCH interrupt is generated when J-state or K-state of the full-speed signal level is detected on the USB port for 2.5 µs with the host controller selected. To be more specific, an ATTCH interrupt is detected on any of the following conditions.

- When K-state, SE0, or SE1 changes to J-state, and J-state continues 2.5 µs.
- When J-state, SE0, or SE1 changes to K-state, and K-state continues 2.5 µs.

39.3.3.15 EOFERR Interrupt

An EOFERR interrupt is generated when it is detected that communication is not completed at the EOF2 timing prescribed in USB Specification 2.0.
After detecting an EOFERR interrupt, the USB controls hardware as described below (irrespective of the value set in the corresponding interrupt enable bit). All pipes in which communications are currently carried out for the pertinent port should be terminated by software and perform re-enumeration of the pertinent port.

- Modifies the DVSTCTR0.UACT bit for the port in which an EOFERR interrupt has been detected to 0.
- Puts the port in which an EOFERR interrupt has been generated into the idle state.

39.3.4 Pipe Control

Table 39.16 lists the pipe settings for the USB. With USB data transfer, data transfer is carried out using the pipe that the software has associated with the endpoint. The USB has ten pipes that are used for data transfer.
Appropriate settings should be made for each of the pipes according to the specifications of the system.

Table 39.16 Pipe Settings

Register Name	Bit Name	Setting	Remarks
DCPCFG PIPECFG	TYPE[1:0]	Specifies the transfer type	Pipes 1 to 9: Can be set
	BFRE	Selects the BRDY interrupt mode	Pipes 1 to 5: Can be set
	DBLB	Selects double buffer mode	Pipes 1 to 5: Can be set
	DIR	Selects transfer direction	IN or OUT can be set
	EPNUM[3:0]	Endpoint number	Pipes 1 to 9: Can be set A value other than 0000b should be set when the pipe is used.
	SHTNAK	Selects disabled state for pipe when transfer ends	Pipes 1 and 2: Can be set (only when bulk transfer has been selected) Pipes 3 to 5: Can be set
DCPMAXP PIPEMAXP	DEVSEL[3:0]	Selects a device	Referenced only when the host controller is selected.
	MXPS[8:0]	Maximum packet size	Compliant with USB Specification 2.0.
PIPEPERI	IFIS	Buffer flush	Pipes 1 and 2: Can be set (only when isochronous transfer has been selected) Pipes 3 to 9: Cannot be set
	IITV[2:0]	Interval counter	Pipes 1 and 2: Can be set (only when isochronous transfer has been selected) Pipes 3 to 5: Cannot be set Pipes 6 to 9: Can be set (only when the host controller has been selected)
DCPCTR PIPEnCTR	BSTS	Buffer status	For the DCP, receive buffer status and transmit buffer status are switched with the ISEL bit.
	INBUFM	IN buffer monitor	Available only for pipes 1 to 5.
	SUREQ	SETUP request	Can be set only for the DCP. Can be controlled only when the host controller has been selected.
	SUREQCLR	SUREQ clear	Can be set only for the DCP. Can be controlled only when the host controller has been selected.
	ATREPM	Auto response mode	Pipes 1 to 5: Can be set Can be set only when the function controller has been selected.
	ACLRM	Auto buffer clear	Pipes 1 to 9: Can be set
	SQCLR	Sequence clear	Clears the data toggle bit.
	SQSET	Sequence set	Sets the data toggle bit.
	SQMON	Sequence monitor	Monitors the data toggle bit.
	PBUSY	Pipe busy status	
	PID[1:0]	Response PID	Refer to section 39.3.4.6, Response PID.
PIPEnTRE	TRENB	Transaction counter enable	Pipes 1 to 5: Can be set
	TRCLR	Current transaction counter clear	Pipes 1 to 5: Can be set
PIPEnTRN	—	Transaction counter	Pipes 1 to 5: Can be set

39.3.4.1 Pipe Control Register Switching Procedures

The following bits in the pipe control registers can be modified only when USB communication is prohibited (PID[1:0] = 00b (NAK)).

The following shows the registers and bits that should not be modified when USB communication is enabled (PID[1:0] = 01b (BUF)).

- Bits in the DCPCFG and DCPMAXP registers
- The SQCLR and SQSET bits in the DCPCTR register
- Bits in registers PIPECFG, PIPEMAXP, and PIPEPERI
- The ATREPM, ACLRM, SQCLR, and SQSET bits in the PIPEnCTR register
- Bits in the PIPEnTRE and PIPEnTRN registers

In order to modify the above bits in the USB communication enabled (PID[1:0] = 01b (BUF)) state, follow the procedure shown below:

1. A request to modify bits in the pipe control register occurs.
2. Modify the PID[1:0] bits corresponding to the pipe to 00b (NAK).
3. Wait until the corresponding PBUSY flag is set to 0.
4. Modify the bits in the pipe control register.

The following bits in the pipe control registers can be modified only when the pertinent pipe information has not been set by the CURPIPE[3:0] bits in registers CFIFOSEL, D0FIFOSEL, and D1FIFOSEL.

Registers that should not be set when the CURPIPE[3:0] bits are set:

- Bits in the DCPCFG and DCPMAXP register
- Bits in registers PIPECFG, PIPEMAXP and PIPEPERI

In order to modify pipe information, the CURPIPE[3:0] bits in the port select registers should be set to a pipe other than the pipe to be modified. For the DCP, the buffer should be cleared using the BCLR bit in the port control register after the pipe information is modified.

39.3.4.2 Transfer Types

The PIPECFG.TYPE[1:0] bits are used to specify the transfer type for each pipe. The transfer types that can be set for the pipes are as follows.

- DCP: No setting is necessary (fixed at control transfer).
- Pipes 1 and 2: These should be set to bulk transfer or isochronous transfer.
- Pipes 3 to 5: These should be set to bulk transfer.
- Pipes 6 to 9: These should be set to interrupt transfer.

39.3.4.3 Endpoint Number

The PIPECFG.EPNUM[3:0] bits are used to set the endpoint number for each pipe. The DCP is fixed at endpoint 0. The other pipes can be set from endpoint 1 to endpoint 15.

- DCP: No setting is necessary (fixed at endpoint 0).
- Pipes 1 to 9: The endpoint numbers from 1 to 15 should be selected and set.
  These should be set so that the combination of the PIPECFG.DIR bit and EPNUM[3:0] bits is unique.

39.3.4.4 Maximum Packet Size Setting

The DCPMAXP.MXPS[6:0] bits and the PIPEMAXP.MXPS[8:0] bits are used to specify the maximum packet size for each pipe. DCP and pipes 1 to 5 can be set to any of the maximum pipe sizes defined by USB Specification 2.0. For pipes 6 to 9, 64 bytes are the upper limit of the maximum packet size. The maximum packet size should be set before beginning the transfer (PID[1:0] = 01b (BUF)).

- DCP: Set 8, 16, 32, or 64.
- Pipes 1 to 5: Set 8, 16, 32, or 64 when using bulk transfer.
- Pipes 1 and 2: Set a value between 1 and 256 when using isochronous transfer.
- Pipes 6 to 9: Set a value between 1 and 64.

39.3.4.5 Transaction Counter (For Pipes 1 to 5 in Reading Direction)

When the specified number of transactions has been completed in the data packet receiving direction, the USB recognizes that the transfer has ended. Two transaction counters are provided: one is the PIPEnTRN register that specifies the number of transactions to be executed and the other is the current counter that internally counts the number of executed transactions. With the PIPECFG.SHTNAK bit set to 1, when the current counter value matches the specified number of transactions, the corresponding PIPEnCTR.PID[1:0] bits are set to 00b (NAK) and the subsequent transfer is disabled. The transactions can be counted again from the beginning by initializing the current counter of the transaction counter function through the PIPEnTRE.TRCLR bit. The information read from PIPEnTRN differs depending on the setting of the PIPEnTRE.TRENB bit.

- The TRENB bit = 0: The specified transaction counter value can be read.
- The TRENB bit = 1: The current counter value indicating the internally counted number of executed transactions can be read.

When operating the TRCLR bit, the following should be noted.

- If the transactions are being counted and PID[1:0] = 01b (BUF), the current counter cannot be cleared.
- If there is any data left in the buffer, the current counter cannot be cleared.

39.3.4.6 Response PID

The PID[1:0] bits in the DCPCTR and PIPEnCTR registers are used to set the response PID for each pipe.
The following shows the USB operation with various response PID settings:

(1) Response PID settings when the host controller is selected:

The response PID is used to specify the execution of transactions.

- NAK setting: Using pipes is disabled. No transaction is executed.
- BUF setting: Transactions are executed based on the status of the buffer memory.
  For OUT direction: If there are transmit data in the buffer memory, an OUT token is issued.
  For IN direction: If there is an area to receive data in the buffer memory, an IN token is issued.
- STALL setting: Using pipes is disabled. No transaction is executed.

Note: Setup transactions for the DCP are set with the DCPCTR.SUREQ bit.

(2) Response PID settings when the function controller is selected:

The response PID is used to specify the response to transactions from the host.

- NAK setting: The NAK response is returned in response to the generated transaction.
- BUF setting: Responses are made to transactions according to the status of the buffer memory.
- STALL setting: The STALL response is returned in response to the generated transaction.

Note: For setup transactions, an ACK response is returned regardless of the PID[1:0] bits setting, and the USB request is stored in the register.

The USB may write to the PID[1:0] bits, depending on the results of the transaction as described below.

(3) When the host controller has been selected and the response PID is set by hardware:

- NAK setting: In the following cases, PID[1:0] = 00b (NAK) is set and issuing of tokens is automatically stopped:
  When a transfer other than isochronous transfer has been performed and an NRDY interrupt is generated.
  (For details, refer to section 39.3.3.2, NRDY Interrupt.)
  - If a short packet is received when the PIPECFG.SHTNAK bit has been set to 1 for bulk transfer.
  - If the transaction counting ends when the SHTNAK bit has been set to 1 for bulk transfer.
- BUF setting: There is no BUF writing by the USB.
- STALL setting: In the following cases, PID[1:0] = 1xb (STALL) is set and issuing of tokens is automatically stopped:
  When STALL is received in response to the transmitted token.
  When the size of the receive data packet exceeds the maximum packet size.

(4) When the function controller has been selected and the response PID is set by hardware:

- NAK setting: In the following cases, PID[1:0] = 00b (NAK) is set and NAK is returned in response to transactions:
  When the SETUP token is received normally (DCP only).
  If the transaction counting ends or a short packet is received when the PIPECFG.SHTNAK bit has been set to 1 for bulk transfer.
- BUF setting: There is no BUF writing by the USB.
- STALL setting: In the following cases, PID[1:0] = 1xb (STALL) is set and STALL is returned in response to transactions:
  When a maximum packet size exceeded error is detected in the received data packet.
  When a control transfer sequence error has been detected (DCP only).

39.3.4.7 Data PID Sequence Bit

The USB automatically toggles the sequence bit in the data PID when data is transferred successfully in the control transfer data stage, bulk transfer, and interrupt transfer. The sequence bit of the next data PID to be transmitted can be confirmed with the SQMON flag in the DCPCTR and PIPEnCTR registers. When data is transmitted, the sequence bit switches at the timing of ACK handshake reception. When data is received, the sequence bit switches at the timing of ACK handshake transmission. The DCPCTR.SQCLR bit and the PIPEnCTR.SQSET bit can be used to change the data PID sequence bit.

When the function controller has been selected and control transfer is used, the USB automatically sets the sequence bit when a stage transition is made. DATA1 is returned when the setup stage is ended. The sequence bit is not referenced and PID = DATA1 is returned in a status stage. Therefore, software settings are not required. However, when the host controller has been selected and control transfer is used, the sequence bit should be set by software at a stage transition. For the ClearFeature request transmission or reception, the data PID sequence bit should be set by software regardless of whether the host controller or function controller is selected.

39.3.4.8 Response PID = NAK Function

The USB has a function that disables pipe operation (response PID = NAK) at the timing at which the final data packet of a transaction is received (the USB automatically distinguishes this based on reception of a short packet or the transaction counter) by setting the PIPECFG.SHTNAK bit to 1.

When the double buffer mode is being used for the buffer memory, using this function enables reception of data packets in transfer units. If pipe operation has been disabled, software should set the pipe to the enabled state again (response PID = BUF).

The response PID = NAK function can be used only when bulk transfers are used.

39.3.4.9 Auto Response Mode

With the pipes for bulk transfer (pipe 1 to pipe 5), when the PIPEnCTR.ATREPM bit is set to 1, a transition is made to auto response mode. During an OUT transfer (the PIPECFG.DIR bit = 0), OUT-NAK mode is entered, and during an IN transfer (the DIR bit = 1), null auto response mode is entered.

39.3.4.10 OUT-NAK Mode

With the pipes for bulk OUT transfer, NAK is returned in response to an OUT token and an NRDY interrupt is output when the PIPEnCTR.ATREPM bit is set to 1. To make a transition from normal mode to OUT-NAK mode, OUT-NAK mode should be specified in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, OUT-NAK mode becomes valid. However, if an OUT token is received immediately before pipe operation is disabled, the token data is normally received, and an ACK is returned to the host.

To make a transition from OUT-NAK mode to normal mode, OUT-NAK mode should be canceled in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). In normal mode, reception of OUT data is enabled.

39.3.4.11 Null Auto Response Mode

With the pipes for bulk IN transfer, zero-length packets are continuously transmitted when the PIPEnCTR.ATREPM bit is set to 1.

To make a transition from normal mode to null auto response mode, null auto response mode should be set in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, null auto response mode becomes valid. Before setting null auto response mode, the PIPEnCTR.INBUFM = 0 should be confirmed because the mode can be set only when the buffer is empty. If the INBUFM flag is 1, the buffer should be emptied with the PIPEnCTR.ACLRM bit. While a transition to null auto response mode is being made, data should not be written from the FIFO port.

To make a transition from null auto response mode to normal mode, pipe operation disabled state (response PID = NAK) should be retained for the period of zero-length packet transmission (about 10 µs) before canceling null auto response mode. In normal mode, data can be written from the FIFO port; therefore, packet transmission to the host is enabled by enabling pipe operation (response PID = BUF).

39.3.5 FIFO Buffer Memory

39.3.5.1 FIFO Buffer Memory

The USB has FIFO buffer memory for data transfer. The memory area used for each pipe is managed by the USB. The FIFO buffer memory has two states depending on whether the access right is assigned to the system (CPU side) or the USB (SIE side).

(1) Buffer Status

Table 39.17 and Table 39.18 show the buffer status in the USB. The buffer memory status can be confirmed using the DCPCTR.BSTS flag and the PIPEnCTR.INBUFM flag. The transfer direction for the buffer memory can be specified using either the PIPECFG.DIR bit or the CFIFOSEL.ISEL bit (when DCP is selected).

The INBUFM flag is valid for pipe 0 to pipe 5 in the transmitting direction.

When a transmitting pipe uses the double buffer configuration, software can read the BSTS flag to monitor the buffer memory status on the CPU side and the INBUFM flag to monitor the buffer memory status on the SIE side. When the BEMP interrupt may not show the buffer empty status because the write access to the FIFO port by the CPU or DMAC/DTC is slow, software can use the INBUFM flag to confirm the end of transmission.

Table 39.17 Buffer Status Indicated by the BSTS Flag

ISEL or DIR	BSTS	Buffer Memory Status
0 (receiving direction)	0	There is no received data, or data is being received. Reading from the FIFO port is disabled.
0 (receiving direction)	1	There is received data, or a zero-length packet has been received. Reading from the FIFO port is allowed. Note that when a zero-length packet is received, reading is not possible and the buffer must be cleared.
1 (transmitting direction)	0	The transmission has not been completed. Writing to the FIFO port is disabled.
1 (transmitting direction)	1	The transmission has been completed. CPU write is allowed.

Table 39.18 Buffer Status Indicated by the INBUFM Flag

DIR	INBUFM	Buffer Memory Status
0 (receiving direction)	Invalid	Invalid
1 (transmitting direction)	0	The transmission has been completed. There is no waiting data to be transmitted.
1 (transmitting direction)	1	The FIFO port has written data to the buffer. There is data to be transmitted.

39.3.5.2 FIFO Buffer Clearing

Table 39.19 shows the clearing of the FIFO buffer memory by the USB. The buffer memory can be cleared using the BCLR, DnFIFOSEL.DCLRM, and PIPEnCTR.ACLRM bit in the port control register.
Either a single or double buffer configuration can be selected for pipes 1 to 5, using the PIPECFG.DBLB bit.

Table 39.19 List of Buffer Clearing Methods

FIFO Buffer Clearing Mode	Clearing Buffer Memory on CPU Side	Mode for Automatically Clearing Buffer Memory after Reading Specified Pipe Data	Auto Buffer Clear Mode for Discarding All Received Packets
Register used	CFIFOCTR DnFIFOCTR	DnFIFOSEL	PIPEnCTR
Bit used	BCLR	DCLRM	ACLRM
Clearing condition	Cleared by writing 1	1: Mode valid 0: Mode invalid	1: Mode valid 0: Mode invalid

(1) Auto Buffer Clear Mode Function

With the USB, all received data packets are discarded if the PIPEnCTR.ACLRM bit is set to 1. If a correct data packet has been received, the ACK response is returned to the host controller. The auto buffer clear mode function can be set only in the buffer memory reading direction.
If the ACLRM bit is set to 1 and then to 0, the buffer memory of the selected pipe can be cleared regardless of the access direction.
An access cycle of at least 100 ns is required for the internal hardware sequence processing time between ACLRM = 1 and ACLRM = 0.

39.3.5.3 FIFO Port Functions

Table 39.20 shows the settings for the FIFO port functions of the USB. In write access, writing data until the maximum packet size is reached automatically enables transmission of the data. To enable transmission before the maximum packet size is reached, the BVAL bit in the port control register should be set to end writing. To send a zero-length packet, the BCLR bit in the register should be used to clear the buffer and then the BVAL bit set in order to end writing.
In reading, reception of new packets is automatically enabled when all data has been read. Data cannot be read when a zero-length packet has been received (the DTLN[8:0] flags = 0), so the BCLR bit in the register should be used to clear the buffer. The length of the receive data can be confirmed using the DTLN[8:0] flags in the port control register.

Table 39.20 FIFO Port Function Settings

Register Name	Bit Name	Description
CFIFOSEL, DnFIFOSEL (n = 0, 1)	RCNT	Selects DTLN read mode.
	REW	Buffer memory rewind (re-read, rewrite).
	DCLRM	Automatically clears receive data for a specified pipe after the data has been read (only for DnFIFO).
	DREQE	Enables DMA/DTC transfers (only for DnFIFO).
	MBW	FIFO port access bit width.
	BIGEND	Selects FIFO port endian.
	ISEL	FIFO port access direction (only for DCP).
	CURPIPE	Selects the current pipe.
CFIFOCTR, DnFIFOCTR (n = 0, 1)	BVAL	Ends writing to the buffer memory.
	BCLR	Clears the buffer memory on the CPU side.
	DTLN	Checks the length of receive data.

(1) FIFO Port Selection

Table 39.21 shows the pipes that can be selected with the various FIFO ports. The pipe to be accessed should be selected using the CURPIPE[3:0] bits in the port select register. After the pipe is selected, whether the written value can be correctly read from the CURPIPE[3:0] bits should be checked. (If the previous pipe number is read, it indicates that the pipe modification is being executed by the USB controller.) Then, the FRDY flag in a port control register = 1 is checked.
In addition, the bus width to be accessed should be selected using the MBW bit in the port select register. The buffer memory access direction conforms to the PIPECFG.DIR bit. Only for the DCP, the ISEL bit in the port select register determines the direction.

Table 39.21 FIFO Port Access Categorized by Pipe

Pipe	Access Method	Port that can be Used
DCP	CPU access	CFIFO port register
Pipe 1 to pipe 9	CPU access	CFIFO port register D0FIFO/D1FIFO port register
	DMAC/DTC access	D0FIFO/D1FIFO port register

(2) REW Bit

It is possible to temporarily stop access to the pipe currently being accessed, access a different pipe, and then continue processing for the current pipe again. The REW bit in the port select register is used for this processing.
If a pipe is selected through the CURPIPE[3:0] bits in the port select register with the REW bit set to 1, the pointer used for reading from and writing to the buffer memory is reset, and reading or writing can be carried out from the first byte.
If a pipe is selected with 0 set for the REW bit, data can be read and written in continuation from the previous selection, without the pointer being reset.
To access the FIFO port, the FRDY flag in the port control register = 1 should be checked after selecting a pipe.

39.3.5.4 DMA Transfers (D0FIFO and D1FIFO Ports)

(1) Overview of DMA Transfers

For pipes 1 to 9, the FIFO port can be accessed using the DMAC. When accessing the buffer for the pipe targeted for DMA transfer is enabled, a DMA transfer request is issued.
The unit of transfer to the FIFO port should be selected using the DnFIFOSEL.MBW bit and the pipe targeted for the DMA transfer should be selected using the DnFIFOSEL.CURPIPE[3:0] bits. The selected pipe should not be changed during the DMA transfer.

(2) DnFIFO Auto Clear Mode (D0FIFO and D1FIFO Port Reading Direction)

If 1 is set in the DnFIFOSEL.DCLRM bit, the USB automatically clears the buffer memory of the selected pipe when reading of data from the buffer memory has been completed.
Table 39.22 shows the packet reception and buffer memory clearing processing by software for each of the various settings. As shown in Table 39.22, the buffer clearing conditions depend on the value set in the PIPECFG.BFRE bit. Using the DnFIFOSEL.DCLRM bit eliminates the need for the buffer to be cleared by software in any situation that requires buffer clearing. This enables DMA transfers without involving software.
The DnFIFO auto clear mode can be set only in the buffer memory reading direction.

Table 39.22 Packet Reception and Buffer Memory Clearing Processing by Software

Buffer Status When Packet is Received	Register Setting			
	DCLRM = 0		DCLRM = 1	
	BFRE = 0	BFRE = 1	BFRE = 0	BFRE = 1
Buffer full	Clearing is not necessary	Clearing is not necessary	Clearing is not necessary	Clearing is not necessary
Zero-length packet reception	Clearing is necessary	Clearing is necessary	Clearing is not necessary	Clearing is not necessary
Normal short packet reception	Clearing is not necessary	Clearing is necessary	Clearing is not necessary	Clearing is not necessary
Transaction count end	Clearing is not necessary	Clearing is necessary	Clearing is not necessary	Clearing is not necessary

39.3.6 Control Transfers Using DCP

In the data stage of control transfers, data is transferred using the default control pipe (DCP).
The DCP buffer memory is a 64-byte single buffer and is a fixed area that is shared for both control reading and control writing. The buffer memory can be accessed only through the CFIFO port.

39.3.6.1 Control Transfers When the Host Controller is Selected

(1) Setup Stage

Registers USBREQ, USBVAL, USBINDX, and USBLENG are the registers that are used to transmit a USB request for setup transactions. Writing setup packet data to the registers and writing 1 to the DCPCTR.SUREQ bit transmits the specified data for setup transactions. Upon completion of the transaction, the SUREQ bit is set to 0. The above USB request registers should not be modified while SUREQ = 1.
After the attached state of the connected function device is detected, the first setup transaction for the device should be issued by using the sequence described above with the DCPMAXP.DEVSEL[3:0] bits set to 0 and the DEVADD0.USBSPD[1:0] bits set appropriately.
After the connected function device is shifted to the Address state, setup transactions should be issued by using the sequence described above with the assigned USB address set in the DEVSEL[3:0] bits and the bits in the DEVADDn register corresponding to the specified USB address set appropriately. For example, when PIPEMAXP.DEVSEL[3:0] = 0010b, make appropriate settings in the DEVADD2 register; when PIPEMAXP.DEVSEL[3:0] = 0101b, make appropriate settings in the DEVADD5 register.
When the setup transaction data has been sent, an interrupt request is generated according to the response received from the peripheral device (SIGN or SACK flag in the INTSTS1 register), by means of which the result of the setup transactions can be confirmed.
A data packet of DATA0 (USB request) is transmitted as the data packet for a setup transaction regardless of the setting of the DCPCTR.SQMON flag.

(2) Data Stage

Data is transferred using the DCP buffer memory.
The access direction of the DCP buffer memory should be specified using the CFIFOSEL.ISEL bit. The transfer direction should be specified using the DCPCFG.DIR bit.
For the first data packet of the data stage, the data PID should be transferred as DATA1. Set data PID = DATA1 in the DCPCTR.SQSET bit and the PID[1:0] bits = 01b (BUF). Completion of data transfer is detected using the BRDY or BEMP interrupt.
For control write transfers, when the number of data bytes to be sent is an integer multiple of the maximum packet size, software should control so as to send a zero-length packet at the end.

(3) Status Stage

Zero-length packet data is transferred in the direction opposite to that in the data stage. As in the data stage, data is transferred using the DCP buffer memory. Transactions are done in the same manner as the data stage.
For the data packets of the status stage, the data PID should be set to DATA1 using the DCPCTR.SQSET bit.
For reception of a zero-length packet, the received data length should be confirmed using the CFIFOCTR.DTLN[8:0] flags after a BRDY interrupt is generated, and the buffer memory should then be cleared using the CFIFOCTR.BCLR bit.

39.3.6.2 Control Transfers When the Function Controller is Selected

(1) Setup Stage

The USB sends an ACK response for a correct setup packet targeted to the USB. The operation of the USB in the setup stage is described below.
When receiving a new setup packet, the USB sets the following bits.

- Set the INTSTS0.VALID flag to 1.
- Set the DCPCTR.PID[1:0] bits to 00b (NAK).
- Set the DCPCTR.CCPL bit to 0.

When receiving a data packet right after the setup packet, the USB stores the USB request parameters in registers USBREQ, USBVAL, USBINDX, and USBLENG.

Response processing with respect to the control transfer should be carried out after setting the VALID flag = 0. In the VALID flag = 1 state, PID[1:0] = 01b (BUF) cannot be set, and the data stage cannot be terminated.
Using the function of the VALID flag, the USB can suspend the current request processing when receiving a new USB request during a control transfer, and can send a response to the newest request.
In addition, the USB automatically detects the direction bit (bit 8 of bmRequestType) and the request data length (wLength) of the received USB request, distinguishes between control read transfer, control write transfer, and no-data control transfer, and controls stage transitions. For a wrong sequence, the sequence error of the control transfer stage transition interrupt is generated, and the software is notified of occurrence of the error. For the stage control of the USB, refer to Figure 39.15.

(2) Data Stage

Data transfers corresponding to received USB requests should be done using the DCP. Before accessing the DCP buffer memory, the access direction should be specified using the CFIFOSEL.ISEL bit.
If the transfer data is larger than the size of the DCP buffer memory, the data transfer should be carried out using the BRDY interrupt for control write transfers and the BEMP interrupt for control read transfers.

(3) Status Stage

Control transfers are terminated by setting the DCPCTR.CCPL bit to 1 while the DCPCTR.PID[1:0] bits are set to 01b (BUF).
After the above settings have been made, the USB automatically executes the status stage in accordance with the data transfer direction determined at the setup stage. The specific procedure is as follows.

- For control read transfers
  A zero-length packet is received from the USB host and an ACK response is sent.
- For control write transfers and no-data control transfers
  A zero-length packet is transmitted and an ACK response is received from the USB host.

(4) Control Transfer Auto Response Function

The USB automatically responds to a correct SET_ADDRESS request. If any of the following errors occurs in the SET_ADDRESS request, a response from the software is necessary.

- bmRequestType is not 00h: Any transfer other than a control write transfer
- wIndex is not 00h: Request error
- wIndex is not 00h: Any transfer other than a no-data control transfer
- wValue is larger than 7Fh: Request error
- INTSTS0.DVSQ[2:0] are 011b (Configured state): Control transfer of a device state error

For all requests other than the SET_ADDRESS request, a response is required from the corresponding software.

39.3.7 Bulk Transfers (Pipes 1 to 5)

The buffer memory usage (single/double buffer setting) can be selected for bulk transfers. The USB provides the following functions for bulk transfers.

- BRDY interrupt function (PIPECFG.BFRE bit: refer to section 39.3.3.1, (2) When the SOFCFG.BRDYM Bit = 0 and the PIPECFG.BFRE Bit = 1
- Transaction count function
  (PIPEnTRE.TRENB and TRCLR bits and PIPEnTRN register: refer to section 39.3.4.5, Transaction Counter (For Pipes 1 to 5 in Reading Direction)
- Response PID = NAK function (PIPECFG.SHTNAK bit: refer to section 39.3.4.8, Response PID = NAK Function
- Auto response mode (PIPEnCTR.ATREPM bit: refer to section 39.3.4.9, Auto Response Mode)

39.3.8 Interrupt Transfers (Pipes 6 to 9)

When the function controller is selected, the USB carries out interrupt transfers in accordance with the timing controlled by the host controller.
When the host controller is selected, the timing of issuing a token can be specified using the interval counter.

39.3.8.1 Interval Counter during Interrupt Transfers When the Host Controller is Selected

For interrupt transfers, intervals between transactions are set in the PIPEPERI.IITV[2:0] bits. The USB controller issues interrupt transfer tokens based on the specified intervals.

(1) Counter Initialization

The interval counter is initialized when the MCU is reset or when the PIPEnCTR.ACLRM bit is set to 1. Note that the PIPEPERI.IITV[2:0] bits are not initialized when the ACLRM bit is used for initialization.

Note that the interval counter is not initialized in the following case.

- USB bus reset or USB suspended
  The IITV[2:0] bits are not initialized. Setting 1 to the DVSTCTR0.UACT bit starts counting from the value before entering the USB bus reset state or USB suspended state.

(2) Operation When Transmission/Reception is Impossible at Token Issuance Timing

The USB cannot issue tokens even at token issuance timing in the following cases. In such a case, the USB attempts transactions at the subsequent interval.

- When the PID[1:0] bits are set to 00b (NAK) or 1xb (STALL).
- When the buffer memory is full at the token sending timing in the receiving (IN) direction.
- When there is no data to be sent in the buffer memory at the token sending timing in the transmitting (OUT) direction.

39.3.9 Isochronous Transfers (Pipes 1 and 2)

The USB has the following functions for isochronous transfers.

- Notification of isochronous transfer error information
- Interval counter (specified by the PIPEPERI.IITV[2:0] bits)
- Isochronous IN transfer data setup control (IDLY function)
- Isochronous IN transfer buffer flush function (specified by the PIPEPERI.IFIS bit)

39.3.9.1 Error Detection in Isochronous Transfers

The USB has a function for detecting the error information described below, so that when errors occur in isochronous transfers, they can be controlled by software. Table 39.23 and Table 39.24 show the priority in which errors are confirmed and the interrupts generated corresponding to errors.

(a) PID errors

- If the PID of the received packet is illegal.

(b) CRC errors and bit stuffing errors

- If an error occurs in the CRC of the received packet or the bit stuffing is illegal.

(c) Maximum packet size exceeded

- The data of the received packet is larger than the specified maximum packet size.

(d) Overrun and underrun errors

- When the host controller is selected
  When the buffer memory is full at the token sending timing in the IN (receiving) direction.
  When there is no data to be sent in the buffer memory at the token sending timing in the OUT (transmitting) direction.
- When the function controller is selected
  When there is no data to be sent in the buffer memory at the token receiving timing in the IN (transmitting) direction.
  When the buffer memory is full at the token receiving timing in the OUT (receiving) direction.

(e) Interval errors

An interval error is generated on any of the following conditions when the function controller is selected.

- During an isochronous IN transfer, an IN token could not be received in the interval frame.
- During an isochronous OUT transfer, an OUT token could not be received in the interval frame.

Table 39.23 Error Detection When a Token is Received

Detection Priority	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated in both cases when the host controller is selected and the function controller is selected (ignored as a corrupted packet).
2	CRC errors and bit stuffing errors	No interrupts generated in both cases when the host controller is selected and the function controller is selected (ignored as a corrupted packet).
3	Overrun and underrun errors	An NRDY interrupt is generated to set the FRMNUM.OVRN flag to 1 in both cases when the host controller is selected and function controller is selected. When the function controller is selected, a zero-length packet is transmitted in response to IN token. However, no data packets are received in response to OUT token.
4	Interval errors	An NRDY interrupt is generated when the function controller is selected. It is not generated when the host controller is selected.

Table 39.24 Error Detection When a Data Packet is Received

Detection Priority	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated (ignored as a corrupted packet).
2	CRC errors and bit stuffing errors	An NRDY interrupt is generated to set the FRMNUM.CRCE to 1 bit in both cases when the host controller is selected and the function controller is selected.
3	Maximum packet size exceeded errors	A BEMP interrupt is generated to set the PID[1:0] bits to 1xb (STALL) in both cases when the host controller is selected and the function controller is selected.

39.3.9.2 Data PID

When the function controller is selected, the USB operates as follows in response to the received PID.
IN direction

- DATA0: Sent as data packet PID
- DATA1: Not sent
- DATA2: Not sent
- mDATA: Not sent

OUT direction

- DATA0: Received normally as data packet PID
- DATA1: Received normally as data packet PID
- DATA2: Packets are ignored
- mDATA: Packets are ignored

39.3.9.3 Interval Counter

The isochronous transfer interval can be set using the PIPEPERI.IITV[2:0] bits. The interval counter enables the functions shown in Table 39.25 when the function controller is selected. When the host controller is selected, the USB generates the token issuance timing. When the host controller is selected, the interval counter operation is the same as that in the interrupt transfer.

Table 39.25 Interval Counter Function When the Function Controller is Selected

Transfer Direction	Function	Conditions for Detection
IN	Flushes transmit buffer	When an IN token cannot be successfully received in the interval frame during an isochronous IN transfer
OUT	Notifies that a token not being received	When an OUT token cannot be successfully received in the interval frame during an isochronous OUT transfer

The interval count is carried out when an SOF is received or for interpolated SOFs, so the isochronism can be maintained even if an SOF is damaged. The frame interval that can be set is the $2^{IITV[2:0]}$ frames.

(1) Counter Initialization When the Function Controller is Selected

The interval counter is initialized when the MCU is reset or when the PIPEnCTR.ACLRM bit is set to 1. Note that the PIPEPERI.IITV[2:0] bits are not initialized when the ACLRM bit is used for initialization.

After the interval counter has been initialized, counting is started under either of the following conditions 1 and 2 when a packet has been transferred successfully.

1. An SOF is received after transmission of data in response to an IN token while the PID[1:0] bits are 01b (BUF).
2. An SOF is received after reception of data of an OUT token while the PID[1:0] bits are 01b (BUF).

Note that the interval counter is not initialized under the following conditions.

- When the PID[1:0] bits are set to 00b (NAK) or 1xb (STALL)
  The interval timer does not stop. The USB attempts transactions at the subsequent interval.
- When the USB bus is reset or USB is suspended
  The IITV[2:0] bits are not initialized. When an SOF has been received, counting is restarted from the value prior to the reception of the SOF.

(2) Interval Counting and Transfer Control When the Host Controller is Selected

The USB controls the interval between token issuance operations based on the PIPEPERI.IITV[2:0] bit settings. Specifically, the USB issues a token for a selected pipe once every $2^{IITV[2:0]}$ frames.
The USB starts counting the token issuance interval at the frame following the frame in which the PID[1:0] bits have been set to 01b (BUF) by software.




Figure 39.16 Token Issuance When IITV[2:0] = 000b




Figure 39.17 Token Issuance When IITV[2:0] = 001b

When the selected pipe is set for isochronous transfers, the USB carries out the following operation in addition to controlling the token issuance interval. The USB issues a token even when the NRDY interrupt generation condition is satisfied.

(a) When the selected pipe is for isochronous IN transfers

The USB generates an NRDY interrupt when the USB issues an IN token but does not receive a packet successfully from a peripheral device (no response or packet error).
The USB sets the FRMNUM.OVRN flag to 1 generating an NRDY interrupt when the time to issue an IN token comes while the USB cannot receive data because the FIFO buffer is full (due to the fact that the CPU or DMAC/DTC is too slow to read data from the FIFO buffer).

(b) When the selected pipe is for isochronous OUT transfers

The USB sets the OVRN flag to 1 generating an NRDY interrupt and transmitting a zero-length packet when the time to issue an OUT token comes while there is no data to be transmitted in the FIFO buffer (because the CPU or DMAC/DTC is too slow to write data to the FIFO buffer).
The token issuance interval is reset on any of the following conditions.

- When the USB is reset through a reset pin
  (The IITV[2:0] bits are also set to 0).
- When the PIPEnCTR.ACLRM bit has been set to 1 by software.

(3) Interval Counting and Transfer Control When the Function Controller is Selected

(a) When the selected pipe is for isochronous OUT transfers

The USB generates an NRDY interrupt when the USB fails to receive a data packet within the interval set by the PIPEPERI.IITV[2:0] bits.
The USB also generates an NRDY interrupt when the USB fails to receive data because of a CRC error or other errors contained in the data packet or because of the FIFO buffer being full.
The NRDY interrupt is generated at the timing of SOF packet reception. Even if the SOF packet is corrupted, the internal interpolation allows the interrupt to be generated at the timing to receive the SOF packet.
However, when the IITV[2:0] bits are set to a value other than 0, the USB generates an NRDY interrupt on receiving an SOF packet for every interval after starting interval counting operation.
When the PID[1:0] bits are set to 00b (NAK) by software after starting the interval timer, the USB does not generate an NRDY interrupt on receiving an SOF packet.
The timing to start interval counting depends on the setting of IITV[2:0] bits as shown below.

- When the IITV[2:0] = 000b: The interval counting starts when software has set the PID[1:0] bits for the selected pipe to 01b (BUF).




Figure 39.18 Relationship between Frames and Expected Token Reception When IITV[2:0] = 000b

- When the IITV[2:0] ≠ 000b: The interval counting starts on completion of successful reception of the first data packet after the PID[1:0] bits for the selected pipe have been modified to 01b (BUF).




Figure 39.19 Relationship between Frames and Expected Token Reception When IITV[2:0] ≠ 000b

(b) When the selected pipe is for isochronous IN transfers

The PIPEPERI.IFIS bit should be 1 for this use. When IFIS = 0, the USB transmits a data packet in response to the received IN token irrespective of the setting of the PIPEPERI.IITV[2:0] bits.
When IFIS = 1, the USB clears the FIFO buffer when the USB fails to receive an IN token in the frame at the interval set by the IITV[2:0] bits while there is data to be transmitted in the FIFO buffer.
The USB also clears the FIFO buffer when the USB fails to receive an IN token successfully because of a bus error such as a CRC error contained in the IN token.
The FIFO buffer is cleared at the timing of SOF packet reception. Even if the SOF packet is corrupted, the internal interpolation allows the FIFO buffer to be cleared at the timing to receive the SOF packet.

The timing to start interval counting depends on the setting of the IITV[2:0] bits (similar to the timing during OUT transfers).
The interval is counted on any of the following conditions in function controller mode.

- When a hardware-reset is applied to the USB (here, the IITV[2:0] bits are also set to 000b).
- When the PIPEnCTR.ACLRM bit is set to 1 by software.
- When the USB detects a USB bus reset.

(4) Setup of Data to be Transmitted Using Isochronous Transfer When the Function Controller is Selected

With isochronous data transmission using the USB in the function controller, after data has been written to the buffer memory, a data packet can be transmitted with the next frame after the frame in which an SOF packet is detected. This function is called the isochronous transfer transmission data setup function, and it makes it possible to designate the frame from which transmission began.

In a double buffer configuration, even after the writing of data to both buffers has been completed, transmission will be enabled for only one buffer to which data writing was completed first. Accordingly, even if multiple IN tokens are received, only one packet of data is transmitted from a single buffer.

When an IN token is received, if the buffer memory is in the transmission enabled state, the USB transmits data as a normal response. If the buffer memory is not in the transmission enabled state, however, a zero-length packet is sent and an underrun error occurs.

Figure 39.20 shows an example of transmission using the isochronous transfer transmission data setup function with the USB when IITV[2:0] = 000b (every frame) has been set.




Figure 39.20 Example of Data Setup Function Operation

(5) Isochronous Transfer Transmission Buffer Flush When the Function Controller is Selected

If an SOF packet of the next frame is received without receiving an IN token in an interval frame during isochronous data transmission, the USB operates as if an IN token had been corrupted, and clears the buffer for which transmission is enabled, putting that buffer in the writing enabled state.
If a double buffer configuration is used and writing to both buffers has been completed, the buffer memory that was cleared is assumed as the data having been sent in the interval frame, and transmission is enabled for the buffer memory that is not cleared with SOF packet reception.
The timing of the buffer flush function depends on the setting of the PIPEPERI.IITV[2:0] bits.

- When the IITV[2:0] = 000b
  The buffer flush operation starts from the next frame after the pipe becomes valid.
- When the IITV[2:0] ≠ 000b
  The buffer flush operation is carried out after the first successful transaction.

Figure 39.21 shows an example of the buffer flush function in the USB. When an unanticipated token is received before the interval frame, the USB sends the write data or a zero-length packet as an underrun error according to the data setup state.




Figure 39.21 Example of Buffer Flush Operation

Figure 39.22 shows an example of interval error occurrence in the USB. There are five types of interval errors, as shown below. The interval error is generated at the timing indicated by ① in the figure, and the buffer flush function is activated.

If an interval error occurs during an IN transfers, the buffer flush function is activated; if it occurs during an OUT transfer, an NRDY interrupt is generated.

The FRMNUM.OVRN flag should be used to distinguish between NRDY interrupts such as received packet errors and overrun errors.

In response to tokens that are shaded in the figure, responses are sent according to the buffer memory status.

IN direction

- If the buffer is in the transmission enabled state, the data is transferred as a normal response.
- If the buffer is in the transmission disabled state, a zero-length packet is sent and an underrun error occurs.

OUT direction

- If the buffer is in the reception enabled state, the data is received as a normal response.
- If the buffer is in the reception disabled state, the data is discarded and an overrun error occurs.




Figure 39.22 Example of Interval Error Occurrence When IITV[2:0] = 001b

39.3.10 SOF Interpolation Function

When the function controller is selected and if data could not be received at intervals of 1 ms because an SOF packet was corrupted or missing, the USB interpolates the SOF. The SOF interpolation operation begins when the USBE and SCKE bits in the SYSCFG register have been set to 1 and an SOF packet is received. The interpolation function is initialized under the following conditions.

- MCU reset
- USB bus reset
- Suspended state detected

The SOF interpolation operates as follows.

- The interpolation function is not activated until an SOF packet is received.
- After the first SOF packet is received, interpolation is carried out by counting 1 ms with an internal clock of 48 MHz.
- After the second and subsequent SOF packets are received, interpolation is carried out at the previous reception interval.
- Interpolation is not carried out in the suspended state or while a USB bus reset is being received.

The USB supports the following functions based on the SOF packet reception. These functions also operate normally with SOF interpolation, if the SOF packet was missing.

- Updating of the frame number
- SOFR interrupt timing
- Isochronous transfer interval count

If an SOF packet is missing during full-speed operation, the FRMNUM.FRNM[10:0] flags are not updated.

39.3.11 Pipe Schedule

39.3.11.1 Conditions for Generating a Transaction

When the host controller is selected and the DVSTCTR0.UACT bit has been set to 1, the USB generates a transaction under the conditions shown in Table 39.26.

Table 39.26 Conditions for Generating a Transaction

	Conditions for Generation				
Transaction	**DIR**	**PID[1:0]**	**IITV[0]**	**Buffer State**	**SUREQ**
Setup	—*1	—*1	—*1	—*1	1 setting
Control transfer data stage, status stage, bulk transfer	IN	BUF	Invalid	Receive area exists	—*1
	OUT	BUF	Invalid	Transmit data exists	—*1
Interrupt transfer	IN	BUF	Valid	Receive area exists	—*1
	OUT	BUF	Valid	Transmit data exists	—*1
Isochronous transfer	IN	BUF	Valid	*2	—*1
	OUT	BUF	Valid	*3	—*1

Note 1. Symbols (—) in the table indicate that the condition is unrelated to the generating of tokens. "Valid" indicates that, for interrupt transfers and isochronous transfers, a transaction is generated only in transfer frames that are based on the interval counter. "Invalid" indicates that a transaction is generated regardless of the interval counter.
Note 2. This indicates that a transaction is generated regardless of whether there is a receive area. If there is no receive area, however, the received data is discarded.
Note 3. This indicates that a transaction is generated regardless of whether there is any data to be transmitted. If there is no data to be transmitted, however, a zero-length packet is transmitted.

39.3.11.2 Transfer Schedule

This section describes the transfer scheduling within a frame of the USB. After the USB sends an SOF, the transfer is carried out in the sequence described below.

1. Execution of periodic transfers
   A pipe is searched in the order of Pipe 1 → Pipe 2 → Pipe 6 → Pipe 7 → Pipe 8 → Pipe 9, and then, if there is a pipe for which an isochronous or interrupt transfer transaction can be generated, the transaction is generated.
2. Setup transactions for control transfers
   The DCP is checked, and if a setup transaction is possible, it is sent.
3. Execution of bulk transfers, control transfer data stages, and control transfer status stages
   A pipe is searched in the order of DCP → Pipe 1 → Pipe 2 → Pipe 3 → Pipe 4 → Pipe 5, and then, if there is a pipe for which a transaction for a bulk transfer, a control transfer data stage, or a control transfer status stage can be generated, the transaction is generated.
   When a transaction is generated, processing moves to the next pipe transaction regardless of whether the response from the peripheral device is ACK or NAK. If there is time for transfer within the frame, step 3 is repeated.

39.3.11.3 Enabling USB Communication

Setting the DVSTCTR0.UACT bit to 1 initiates SOF transmission and transaction generation is enabled.
Setting the UACT bit to 0 stops SOF transmission and a suspend state is entered. If the setting of the UACT bit is changed from 1 to 0, processing stops after the next SOF is sent.

39.4 Usage Notes

39.4.1 Setting the Module-Stop Function

Operation of the USB module can be disabled or enabled by setting a bit in the module stop control register B (MSTPCRB). The USB is initially disabled after a reset. Registers in the USB only become accessible after it has been released from the module-stop state. For details, refer to section 11, Low Power Consumption.

40. Serial Communications Interface (SCIj, SCIi, SCIh)

This MCU has 13 independent serial communications interface (SCI) channels. The SCI consists of the SCIj module (SCI0 to SCI6), the SCIi module (SCI7 to SCI11), and the SCIh module (SCI12).
The SCIj module (SCI0 to SCI6) and SCIi module (SCI7 to SCI11) can handle both asynchronous and clock synchronous serial communications.
Asynchronous serial data communications can be carried out with standard asynchronous communications chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communications Interface Adapter (ACIA).
As an extended function in asynchronous communications mode, the SCI also supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards). The SCI is also supports simple SPI interfaces, and simple I^2C-bus interfaces when configured for single-master systems.
The SCIh module includes the functions of the SCIg module, and supports an extended serial communication protocol formed of Start Frames and Information Frames.
In this section, “PCLK” for SCI0 to SCI6 and SCI12 is used to refer to PCLKB and “PCLK” for SCI7 to SCI11 is used to refer to PCLKA.

40.1 Overview

Table 40.1 lists the specifications of the SCIj module, Table 40.2 lists the specifications of the SCIi module, Table 40.3 lists the specifications of the SCIh module, and Table 40.4 lists the specifications of the individual SCI channels. Figure 40.1 shows the block diagram of SCI0 to SCI4, Figure 40.2 shows the block diagram of SCI5 and SCI6, Figure 40.3 shows the block diagram of SCI7 to SCI11, and Figure 40.4 shows the block diagram of SCI12 (SCIh).

Table 40.1 SCIj Specifications (1/2)

Item	Description
Serial communication modes	• Asynchronous • Clock synchronous • Smart card interface • Simple I^2C-bus • Simple SPI bus
Transfer speed	Bit rate specifiable with the on-chip baud rate generator.
Full-duplex communications	Transmitter: Continuous transmission possible using double-buffer structure. Receiver: Continuous reception possible using double-buffer structure.
I/O pins	Refer to Table 40.5 to Table 40.7.
Data transfer	Selectable as LSB first or MSB first transfer*1
Interrupt sources	Transmit end, transmit data empty, receive data full, receive error, and data match Completion of generation of a start condition, restart condition, or stop condition (for simple I^2C mode)
Low power consumption function	Module stop state can be set for each channel.

Table 40.1 SCIj Specifications (2/2)

Item		Description
Asynchronous mode	Data length	7, 8, or 9 bits
	Transmission stop bit	1 or 2 bits
	Parity	Even parity, odd parity, or no parity
	Receive error detection	Parity, overrun, and framing errors
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission/reception.
	Data match detection	Compares receive data and comparison data, and generates interrupt when they are matched.
	Start-bit detection	Low level or falling edge is selectable.
	Break detection	When a framing error occurs, a break can be detected by reading the RXDn pin level directly or reading the SPTR.RXDMON flag.
	Clock source	An internal or external clock can be selected. Transfer rate clock input from the TMR can be used. (SCI5 and SCI6)
	Double-speed mode	Baud rate generator double-speed mode is selectable.
	Multi-processor communications function	Serial communication among multiple processors
	Noise cancellation	The signal paths from input on the RXDn pins incorporate digital noise filters.
Clock synchronous mode	Data length	8 bits
	Receive error detection	Overrun error
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission/reception.
Smart card interface mode	Error processing	An error signal can be automatically transmitted when detecting a parity error during reception
		Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.
Simple I^2C mode	Transfer format	I^2C-bus format
	Operating mode	Master (single-master operation only)
	Transfer rate	Fast mode is supported (refer to section 40.2.13, Bit Rate Register (BRR) to set the transfer rate).
	Noise cancellation	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.
Simple SPI bus	Data length	8 bits
	Detection of errors	Overrun error
	SS input pin function	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.
Bit rate modulation function		Correction of outputs from the on-chip baud rate generator can reduce errors.
Event link function (supported by SCI5 only)		Error (receive error or error signal detection) event output
		Receive data full event output
		Transmit data empty event output
		Transmit end event output

Note 1. In simple I^2C mode, only MSB first is available.

Table 40.2 SCIi Specifications (1/2)

Item	Description
Serial communication modes	• Asynchronous • Clock synchronous • Smart card interface • Simple I^2C-bus • Simple SPI bus
Transfer speed	Bit rate specifiable with the on-chip baud rate generator.

Table 40.2 SCIi Specifications (2/2)

Item		Description
Full-duplex communications		Transmitter: Continuous transmission possible using double-buffer structure. Receiver: Continuous reception possible using double-buffer structure.
I/O pins		Refer to Table 40.5 to Table 40.7.
Data transfer		Selectable as LSB first or MSB first transfer*1
Interrupt sources		Transmit end, transmit data empty, receive data full, receive error, receive data ready, and data match Completion of generation of a start condition, restart condition, or stop condition (for simple I2C mode)
Low power consumption function		Module stop state can be set for each channel.
Asynchronous mode	Data length	7, 8, or 9 bits
	Transmission stop bit	1 or 2 bits
	Parity	Even parity, odd parity, or no parity
	Receive error detection	Parity, overrun, and framing errors
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission/reception.
	Transmit/receive FIFO	16-stage FIFOs for transmit and receive buffers
	Data match detection	Compares receive data and comparison data, and generates interrupt when they are matched
	Start-bit detection	Low level or falling edge is selectable.
	Break detection	When a framing error occurs, a break can be detected by reading the RXDn pin level directly or reading the SPTR.RXDMON flag.
	Clock source	An internal or external clock can be selected.
	Double-speed mode	Baud rate generator double-speed mode is selectable.
	Multi-processor communications function	Serial communication among multiple processors
	Noise cancellation	The signal paths from input on the RXDn pins incorporate digital noise filters.
Clock synchronous mode	Data length	8 bits
	Receive error detection	Overrun error
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission/reception.
	Transmit/receive FIFO	16-stage FIFOs for transmit and receive buffers
Smart card interface mode	Error processing	An error signal can be automatically transmitted when detecting a parity error during reception
		Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.
Simple I2C mode	Transfer format	I2C-bus format
	Operating mode	Master (single-master operation only)
	Transfer rate	Fast mode is supported (refer to section 40.2.13, Bit Rate Register (BRR) to set the transfer rate).
	Noise cancellation	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.
Simple SPI bus	Data length	8 bits
	Detection of errors	Overrun error
	SS input pin function	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.
Bit rate modulation function		Correction of outputs from the on-chip baud rate generator can reduce errors.

Note 1. In simple I2C mode, only MSB first is available.

Table 40.3 SCIh Specifications (1/2)

Item		Description
Serial communication modes		• Asynchronous • Clock synchronous • Smart card interface • Simple I²C-bus • Simple SPI bus
Transfer speed		Bit rate specifiable with the on-chip baud rate generator.
Full-duplex communications		Transmitter: Continuous transmission possible using double-buffer structure. Receiver: Continuous reception possible using double-buffer structure.
I/O pins		Refer to Table 40.5 to Table 40.8.
Data transfer		Selectable as LSB first or MSB first transfer*1
Interrupt sources		Transmit end, transmit data empty, receive data full, and receive error Completion of generation of a start condition, restart condition, or stop condition (for simple I²C mode)
Low power consumption function		Module stop state can be set.
Asynchronous mode	Data length	7, 8, or 9 bits
	Transmission stop bit	1 or 2 bits
	Parity	Even parity, odd parity, or no parity
	Receive error detection	Parity, overrun, and framing errors
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission/reception.
	Start-bit detection	Low level or falling edge is selectable.
	Break detection	When a framing error occurs, a break can be detected by reading the RXDn pin level directly.
	Clock source	An internal or external clock can be selected. Transfer rate clock input from the TMR can be used.
	Double-speed mode	Baud rate generator double-speed mode is selectable.
	Multi-processor communications function	Serial communication among multiple processors
	Noise cancellation	The signal paths from input on the RXDn pins incorporate digital noise filters.
Clock synchronous mode	Data length	8 bits
	Receive error detection	Overrun error
	Hardware flow control	CTSn# and RTSn# pins can be used in controlling transmission/reception.
Smart card interface mode	Error processing	An error signal can be automatically transmitted when detecting a parity error during reception
		Data can be automatically retransmitted when receiving an error signal during transmission
	Data type	Both direct convention and inverse convention are supported.
Simple I²C mode	Transfer format	I²C-bus format
	Operating mode	Master (single-master operation only)
	Transfer rate	Fast mode is supported (refer to section 40.2.13, Bit Rate Register (BRR) to set the transfer rate).
	Noise cancellation	The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.
Simple SPI bus	Data length	8 bits
	Detection of errors	Overrun error
	SS input pin function	Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.
	Clock settings	Four kinds of settings for clock phase and clock polarity are selectable.


Table 40.3 SCIh Specifications (2/2)

Item		Description
Extended serial mode	Start Frame transmission	• Output of a low level as the Break Field over a specified width and generation of interrupts on completion • Detection of bus collisions and the generation of interrupts on detection
	Start Frame reception	• Detection of the Break Field low width and generation of an interrupt on detection • Comparison of Control Fields 0 and 1 and generation of an interrupt when the two match • Two kinds of data for comparison (primary and secondary) can be set in Control Field 1. • A priority interrupt bit can be set in Control Field 1. • Handling of Start Frames that do not include a Break Field • Handling of Start Frames that do not include a Control Field 0 • Function for measuring bit rates
	I/O control function	• Selectable polarity for TXDX12 and RXDX12 signals • Selection of a digital filter for the RXDX12 signal • Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin • Selectable timing for the sampling of data received through RXDX12
	Timer function	• Usable as a reload timer
Bit rate modulation function		Correction of outputs from the on-chip baud rate generator can reduce errors.

Note 1. In simple I^2C mode, only MSB first is available.


Table 40.4 Functions of SCI Channels

Item	SCI0 to SCI4	SCI5	SCI6	SCI7 to SCI11	SCI12
Asynchronous mode	Available	Available	Available	Available	Available
Clock synchronous mode	Available	Available	Available	Available	Available
Smart card interface mode	Available	Available	Available	Available	Available
Simple I^2C mode	Available	Available	Available	Available	Available
Simple SPI mode	Available	Available	Available	Available	Available
FIFO mode	Not available	Not available	Not available	Available	Not available
Data match detection	Available	Available	Available	Available	Not available
Extended serial mode	Not available	Not available	Not available	Not available	Available
TMR clock input	Not available	Available	Available	Not available	Available
Event link function	Not available	Available	Not available	Not available	Not available
Peripheral module clock	PCLKB	PCLKB	PCLKB	PCLKA	PCLKB



RDR:	Receive data register	BRR:	Bit rate register
RDRH:	Receive data register H	MDDR:	Modulation duty register
RDRL:	Receive data register L	SEMR:	Serial extended mode register
RSR:	Receive shift register	SNFR:	Noise filter setting register
TDR:	Transmit data register	SIMR1:	I^2C mode register 1
TDRH:	Transmit data register H	SIMR2:	I^2C mode register 2
TDRL:	Transmit data register L	SIMR3:	I^2C mode register 3
TSR:	Transmit shift register	SISR:	I^2C status register
SMR:	Serial mode register	SPMR:	SPI mode register
SCR:	Serial control register	CDR:	Comparison data register
SSR:	Serial status register	DCCR:	Data comparison control register
SCMR:	Smart card mode register	SPTR:	Serial port register


Figure 40.1 Block Diagram of SCIj (SCI0 to SCI4)



RDR:	Receive data register	BRR:	Bit rate register
RDRH:	Receive data register H	MDDR:	Modulation duty register
RDRL:	Receive data register L	SEMR:	Serial extended mode register
RSR:	Receive shift register	SNFR:	Noise filter setting register
TDR:	Transmit data register	SIMR1:	I^2C mode register 1
TDRH:	Transmit data register H	SIMR2:	I^2C mode register 2
TDRL:	Transmit data register L	SIMR3:	I^2C mode register 3
TSR:	Transmit shift register	SISR:	I^2C status register
SMR:	Serial mode register	SPMR:	SPI mode register
SCR:	Serial control register	CDR:	Comparison data register
SSR:	Serial status register	DCCR:	Data comparison control register
SCMR:	Smart card mode register	SPTR:	Serial port register

Note 1. Event output is supported by SCI5 only.

Figure 40.2 Block Diagram of SCIj (SCI5 and SCI6)



RDR:	Receive data register	BRR:	Bit rate register
RDRH:	Receive data register H	MDDR:	Modulation duty register
RDRL:	Receive data register L	SEMR:	Serial extended mode register
RSR:	Receive shift register	SNFR:	Noise filter setting register
TDR:	Transmit data register	SIMR1:	I^2C mode register 1
TDRH:	Transmit data register H	SIMR2:	I^2C mode register 2
TDRL:	Transmit data register L	SIMR3:	I^2C mode register 3
TSR:	Transmit shift register	SISR:	I^2C status register
FRDR:	Receive FIFO data register	SPMR:	SPI mode register
FTDR:	Transmit FIFO data register	FCR:	FIFO control register
SMR:	Serial mode register	FDR:	FIFO data count register
SCR:	Serial control register	LSR:	Line status register
SSR/SSRFIFO:	Serial status register	CDR:	Comparison data register
SCMR:	Smart card mode register	DCCR:	Data comparison control register
		SPTR:	Serial port register

Figure 40.3 Block Diagram of SCIi (SCI7 to SCI11)




Figure 40.4 Block Diagram of SCIh (SCI12)

Table 40.5 to Table 40.8 list the pin configuration of the SCIs for the individual modes.

Table 40.5 SCI Pin Configuration in Asynchronous Mode and Clock Synchronous Mode

Channel	Pin Name	I/O	Function
SCI0	SCK0	I/O	SCI0 clock input/output
	RXD0	Input	SCI0 receive data input
	TXD0	Output	SCI0 transmit data output
	CTS0#/RTS0#	I/O	SCI0 transfer start control input/output
SCI1	SCK1	I/O	SCI1 clock input/output
	RXD1	Input	SCI1 receive data input
	TXD1	Output	SCI1 transmit data output
	CTS1#/RTS1#	I/O	SCI1 transfer start control input/output
SCI2	SCK2	I/O	SCI2 clock input/output
	RXD2	Input	SCI2 receive data input
	TXD2	Output	SCI2 transmit data output
	CTS2#/RTS2#	I/O	SCI2 transfer start control input/output
SCI3	SCK3	I/O	SCI3 clock input/output
	RXD3	Input	SCI3 receive data input
	TXD3	Output	SCI3 transmit data output
	CTS3#/RTS3#	I/O	SCI3 transfer start control input/output
SCI4	SCK4	I/O	SCI4 clock input/output
	RXD4	Input	SCI4 receive data input
	TXD4	Output	SCI4 transmit data output
	CTS4#/RTS4#	I/O	SCI4 transfer start control input/output
SCI5	SCK5	I/O	SCI5 clock input/output
	RXD5	Input	SCI5 receive data input
	TXD5	Output	SCI5 transmit data output
	CTS5#/RTS5#	I/O	SCI5 transfer start control input/output
SCI6	SCK6	I/O	SCI6 clock input/output
	RXD6	Input	SCI6 receive data input
	TXD6	Output	SCI6 transmit data output
	CTS6#/RTS6#	I/O	SCI6 transfer start control input/output
SCI7	SCK7	I/O	SCI7 clock input/output
	RXD7	Input	SCI7 receive data input
	TXD7	Output	SCI7 transmit data output
	CTS7#/RTS7#	I/O	SCI7 transfer start control input/output
SCI8	SCK8	I/O	SCI8 clock input/output
	RXD8	Input	SCI8 receive data input
	TXD8	Output	SCI8 transmit data output
	CTS8#/RTS8#	I/O	SCI8 transfer start control input/output
SCI9	SCK9	I/O	SCI9 clock input/output
	RXD9	Input	SCI9 receive data input
	TXD9	Output	SCI9 transmit data output
	CTS9#/RTS9#	I/O	SCI9 transfer start control input/output

Table 40.5 SCI Pin Configuration in Asynchronous Mode and Clock Synchronous Mode

Channel	Pin Name	I/O	Function
SCI10	SCK10	I/O	SCI10 clock input/output
	RXD10	Input	SCI10 receive data input
	TXD10	Output	SCI10 transmit data output
	CTS10#/RTS10#	I/O	SCI10 transfer start control input/output
SCI11	SCK11	I/O	SCI11 clock input/output
	RXD11	Input	SCI11 receive data input
	TXD11	Output	SCI11 transmit data output
	CTS11#/RTS11#	I/O	SCI11 transfer start control input/output
SCI12	SCK12	I/O	SCI12 clock input/output
	RXD12	Input	SCI12 receive data input
	TXD12	Output	SCI12 transmit data output
	CTS12#/RTS12#	I/O	SCI12 transfer start control input/output

Table 40.6 SCI Pin Configuration in Simple I^2C Mode

Channel	Pin Name	I/O	Function
SCI0	SSCL0	I/O	SCI0 I^2C clock input/output
	SSDA0	I/O	SCI0 I^2C data input/output
SCI1	SSCL1	I/O	SCI1 I^2C clock input/output
	SSDA1	I/O	SCI1 I^2C data input/output
SCI2	SSCL2	I/O	SCI2 I^2C clock input/output
	SSDA2	I/O	SCI2 I^2C data input/output
SCI3	SSCL3	I/O	SCI3 I^2C clock input/output
	SSDA3	I/O	SCI3 I^2C data input/output
SCI4	SSCL4	I/O	SCI4 I^2C clock input/output
	SSDA4	I/O	SCI4 I^2C data input/output
SCI5	SSCL5	I/O	SCI5 I^2C clock input/output
	SSDA5	I/O	SCI5 I^2C data input/output
SCI6	SSCL6	I/O	SCI6 I^2C clock input/output
	SSDA6	I/O	SCI6 I^2C data input/output
SCI7	SSCL7	I/O	SCI7 I^2C clock input/output
	SSDA7	I/O	SCI7 I^2C data input/output
SCI8	SSCL8	I/O	SCI8 I^2C clock input/output
	SSDA8	I/O	SCI8 I^2C data input/output
SCI9	SSCL9	I/O	SCI9 I^2C clock input/output
	SSDA9	I/O	SCI9 I^2C data input/output
SCI10	SSCL10	I/O	SCI10 I^2C clock input/output
	SSDA10	I/O	SCI10 I^2C data input/output
SCI11	SSCL11	I/O	SCI11 I^2C clock input/output
	SSDA11	I/O	SCI11 I^2C data input/output
SCI12	SSCL12	I/O	SCI12 I^2C clock input/output
	SSDA12	I/O	SCI12 I^2C data input/output

Table 40.7 SCI Pin Configuration in Simple SPI Mode (1/2)

Channel	Pin Name	I/O	Function
SCI0	SCK0	I/O	SCI0 clock input/output
	SMISO0	I/O	SCI0 slave transmit data input/output
	SMOSI0	I/O	SCI0 master transmit data input/output
	SS0#	Input	SCI0 chip select input
SCI1	SCK1	I/O	SCI1 clock input/output
	SMISO1	I/O	SCI1 slave transmit data input/output
	SMOSI1	I/O	SCI1 master transmit data input/output
	SS1#	Input	SCI1 chip select input
SCI2	SCK2	I/O	SCI2 clock input/output
	SMISO2	I/O	SCI2 slave transmit data input/output
	SMOSI2	I/O	SCI2 master transmit data input/output
	SS2#	Input	SCI2 chip select input
SCI3	SCK3	I/O	SCI3 clock input/output
	SMISO3	I/O	SCI3 slave transmit data input/output
	SMOSI3	I/O	SCI3 master transmit data input/output
	SS3#	Input	SCI3 chip select input
SCI4	SCK4	I/O	SCI4 clock input/output
	SMISO4	I/O	SCI4 slave transmit data input/output
	SMOSI4	I/O	SCI4 master transmit data input/output
	SS4#	Input	SCI4 chip select input
SCI5	SCK5	I/O	SCI5 clock input/output
	SMISO5	I/O	SCI5 slave transmit data input/output
	SMOSI5	I/O	SCI5 master transmit data input/output
	SS5#	Input	SCI5 chip select input
SCI6	SCK6	I/O	SCI6 clock input/output
	SMISO6	I/O	SCI6 slave transmit data input/output
	SMOSI6	I/O	SCI6 master transmit data input/output
	SS6#	Input	SCI6 chip select input
SCI7	SCK7	I/O	SCI7 clock input/output
	SMISO7	I/O	SCI7 slave transmit data input/output
	SMOSI7	I/O	SCI7 master transmit data
	SS7#	Input	SCI7 chip select input
SCI8	SCK8	I/O	SCI8 clock input/output
	SMISO8	I/O	SCI8 slave transmit data input/output
	SMOSI8	I/O	SCI8 master transmit data input/output
	SS8#	Input	SCI8 chip select input
SCI9	SCK9	I/O	SCI9 clock input/output
	SMISO9	I/O	SCI9 slave transmit data input/output
	SMOSI9	I/O	SCI9 master transmit data input/output
	SS9#	Input	SCI9 chip select input
SCI10	SCK10	I/O	SCI10 clock input/output
	SMISO10	I/O	SCI10 slave transmit data input/output
	SMOSI10	I/O	SCI10 master transmit data input/output
	SS10#	Input	SCI10 chip select input

Table 40.7 SCI Pin Configuration in Simple SPI Mode (2/2)

Channel	Pin Name	I/O	Function
SCI11	SCK11	I/O	SCI11 clock input/output
	SMISO11	I/O	SCI11 slave transmit data input/output
	SMOSI11	I/O	SCI11 master transmit data input/output
	SS11#	Input	SCI11 chip select input
SCI12	SCK12	I/O	SCI12 clock input/output
	SMISO12	I/O	SCI12 slave transmit data input/output
	SMOSI12	I/O	SCI12 master transmit data input/output
	SS12#	Input	SCI12 chip select input

Table 40.8 SCI Pin Configuration in Extended Serial Mode

Channel	Pin Name	I/O	Function
SCI12	RXDX12	Input	SCI12 receive data input
	TXDX12	Output	SCI12 transmit data output
	SIOX12	I/O	SCI12 transfer data input/output


40.2 Register Descriptions

40.2.1 Receive Shift Register (RSR)

The RSR register is a shift register which is used to receive serial data input from the RXDn pin and converts it into parallel data.
When one frame of data has been received, it is automatically transferred to the RDR register.
The RSR register cannot be directly accessed by the CPU.

40.2.2 Receive Data Register (RDR)

Address(es): SCI0.RDR 0008 A005h, SCI1.RDR 0008 A025h, SCI2.RDR 0008 A045h, SCI3.RDR 0008 A065h, SCI4.RDR 0008 A085h, SCI5.RDR 0008 A0A5h, SCI6.RDR 0008 A0C5h, SCI7.RDR 000D 00E5h, SCI8.RDR 000D 0005h, SCI9.RDR 000D 0025h, SCI10.RDR 000D 0045h, SCI11.RDR 000D 0065h, SCI12.RDR 0008 B305h



	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

The RDR register is an 8-bit register that stores receive data.
When one frame of serial data has been received, the received serial data is transferred from the RSR register to the RDR register. Then the RSR register can receive the next data.
Since the RSR and RDR registers function as a double buffer in this way, continuous receive operations can be performed.
Read the RDR register only once after a receive data full interrupt (RXI) has occurred. Note that if next one frame of data is received before reading receive data from the RDR register, an overrun error occurs.
The RDR register cannot be written to by the CPU.

40.2.3 Receive Data Register H, L, HL (RDRH, RDRL, RDRHL)

- Receive Data Register H (RDRH)


Address(es): SCI0.RDRH 0008 A010h, SCI1.RDRH 0008 A030h, SCI2.RDRH 0008 A050h, SCI3.RDRH 0008 A070h, SCI4.RDRH 0008 A090h, SCI5.RDRH 0008 A0B0h, SCI6.RDRH 0008 A0D0h, SCI7.RDRH 000D 00F0h, SCI8.RDRH 000D 0010h, SCI9.RDRH 000D 0030h, SCI10.RDRH 000D 0050h, SCI11.RDRH 000D 0070h, SCI12.RDRH 0008 B310h

- Receive Data Register L (RDRL)

Address(es): SCI0.RDRL 0008 A011h, SCI1.RDRL 0008 A031h, SCI2.RDRL 0008 A051h, SCI3.RDRL 0008 A071h, SCI4.RDRL 0008 A091h, SCI5.RDRL 0008 A0B1h, SCI6.RDRL 0008 A0D1h, SCI7.RDRL 000D 00F1h, SCI8.RDRL 000D 0011h, SCI9.RDRL 000D 0031h, SCI10.RDRL 000D 0051h, SCI11.RDRL 000D 0071h, SCI12.RDRL 0008 B311h

- Receive Data Register HL (RDRHL)

Address(es): SCI0.RDRHL 0008 A010h, SCI1.RDRHL 0008 A030h, SCI2.RDRHL 0008 A050h, SCI3.RDRHL 0008 A070h, SCI4.RDRHL 0008 A090h, SCI5.RDRHL 0008 A0B0h, SCI6.RDRHL 0008 A0D0h, SCI7.RDRHL 000D 00F0h, SCI8.RDRHL 000D 0010h, SCI9.RDRHL 000D 0030h, SCI10.RDRHL 000D 0050h, SCI11.RDRHL 000D 0070h, SCI12.RDRHL 0008 B310h



The RDRH and RDRL registers are 8-bit registers that store receive data. Use these registers when asynchronous mode and 9-bit data length are selected.

The RDRL register is the shadow register of the RDR register; i.e. access to the RDRL register is equivalent to access to the RDR register.

After one frame of data is received, the received data is transferred from the RSR register to these registers, thus allowing the RSR register to receive the next data.

The RSR, RDRH and RDRL registers have a double-buffered construction to enable continuous reception.

Read the RDRH and RDRL registers should be performed only once in the order from the RDRH register to the RDRL register when a receive data full interrupt (RXI) request is issued. Note that an overrun error occurs when the next frame of data is received before the received data has been read from the RDRL register.

The CPU cannot write to the RDRH and RDRL registers. Bits 0 to 7 in the RDRH register are fixed to 0. These bits are read as 0.

The RDRHL register can be accessed in 16-bit units.

40.2.4 Receive FIFO Data Register (FRDR)

Address(es): SCI7.FRDR 000D 00F0h, SCI8.FRDR 000D 0010h, SCI9.FRDR 000D 0030h, SCI10.FRDR 000D 0050h, SCI11.FRDR 000D 0070h, SCI7.FRDR.H 000D 00F0h, SCI8.FRDR.H 000D 0010h, SCI9.FRDR.H 000D 0030h, SCI10.FRDR.H 000D 0050h, SCI11.FRDR.H 000D 0070h, SCI7.FRDR.L 000D 00F1h, SCI8.FRDR.L 000D 0011h, SCI9.FRDR.L 000D 0031h, SCI10.FRDR.L 000D 0051h, SCI11.FRDR.L 000D 0071h

FRDR

FRDR.H FRDR.L

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	RDF	ORER	FER	PER	DR	MPB	RDAT[8:0]								
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b8 to b0	RDAT[8:0]	Receive Data	Received data can be read	R
b9	MPB	Multi-Processor Bit Monitor Flag	Value of the multi-processor bit in the reception frame 0: Data transmission cycles 1: ID transmission cycles	R
b10	DR	Receive Data Ready Flag*1	0: The FRDR register does not contain valid data 1: The FRDR register contains valid data	R
b11	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R
b12	FER	Framing Error Flag	0: No framing error occurred 1: A framing error has occurred	R
b13	ORER	Overrun Error Flag*1	0: No overrun error occurred 1: An overrun error has occurred	R
b14	RDF	Receive FIFO Full Flag*1	0: The number of data stored in the receive FIFO is less than the threshold value 1: The number of data stored in the receive FIFO is equal to or greater than the threshold value	R
b15	—	Reserved	The read value is undefined	R

Note 1. These flags are the same as the flags of the same name in the SSRFIFO register. To clear these flags, clear the corresponding flag in the SSRFIFO register.

This register is used to read the data at the top of the sixteen-stage receive FIFO. This register is enabled when the FCR.FM bit is 1 (FIFO mode).

Reading the FRDR register when the receive FIFO is empty results in an undefined value.

When reading the lower 8 bits (FRDR.L), the value of the FRDR register is updated with the next data in the receive FIFO. When reading the upper 8 bits (FRDR.H), the FRDR register is not updated. When reading the FRDR register in 8-bit units, read first from the FRDR.H register and then the FRDR.L register.

When the character length is 8 bits 0 is stored in the RDAT[8] bit and when the character length is 7 bits 00b is stored in the RDAT[8:7] bits.


The MPB flag holds the value of the multi-processor bit that was added to the data at the top of the receive FIFO. The SSR.MPB flag is not used when the FCR.FM bit is 1 (FIFO mode).

The FER and PER flags indicate whether the relevant error exists in the data at the top of the receive FIFO. Its value is updated each time the FRDR register is read.

The RDF, ORER, and DR flags are the same as the flags of the same name in the SSRFIFO register. When these flags are read with a value of 1, the flag can be cleared simply by writing 0 to the corresponding flag in the SSRFIFO register.

40.2.5 Transmit Data Register (TDR)

Address(es): SCI0.TDR 0008 A003h, SCI1.TDR 0008 A023h, SCI2.TDR 0008 A043h, SCI3.TDR 0008 A063h, SCI4.TDR 0008 A083h, SCI5.TDR 0008 A0A3h, SCI6.TDR 0008 A0C3h, SCI7.TDR 000D 00E3h, SCI8.TDR 000D 0003h, SCI9.TDR 000D 0023h, SCI10.TDR 000D 0043h, SCI11.TDR 000D 0063h, SCI12.TDR 0008 B303h



The TDR register is an 8-bit register that stores transmit data.

When the SCI detects that the TSR register is empty, it transfers the transmit data written in the TDR register to the TSR register and starts transmission.

The double-buffered structures of the TDR register and the TSR register enable continuous serial transmission. If the next transmit data has already been written to the TDR register when one frame of data is transmitted, the SCI transfers the written data to the TSR register to continue transmission.

The CPU is able to read from or write to the TDR register at any time. Only write transmit data to the TDR register once after each instance of the transmit data empty interrupt (TXI).

40.2.6 Transmit Data Register H, L, HL (TDRH, TDRL, TDRHL)

- Transmit Data Register H (TDRH)


Address(es): SCI0.TDRH 0008 A00Eh, SCI1.TDRH 0008 A02Eh, SCI2.TDRH 0008 A04Eh, SCI3.TDRH 0008 A06Eh, SCI4.TDRH 0008 A08Eh, SCI5.TDRH 0008 A0AEh, SCI6.TDRH 0008 A0CEh, SCI7.TDRH 000D 00EEh, SCI8.TDRH 000D 000Eh, SCI9.TDRH 000D 002Eh, SCI10.TDRH 000D 004Eh, SCI11.TDRH 000D 006Eh, SCI12.TDRH 0008 B30Eh

- Transmit Data Register L (TDRL)

Address(es): SCI0.TDRL 0008 A00Fh, SCI1.TDRL 0008 A02Fh, SCI2.TDRL 0008 A04Fh, SCI3.TDRL 0008 A06Fh, SCI4.TDRL 0008 A08Fh, SCI5.TDRL 0008 A0AFh, SCI6.TDRL 0008 A0CFh, SCI7.TDRL 000D 00EFh, SCI8.TDRL 000D 000Fh, SCI9.TDRL 000D 002Fh, SCI10.TDRL 000D 004Fh, SCI11.TDRL 000D 006Fh, SCI12.TDRL 0008 B30Fh

- Transmit Data Register HL (TDRHL)

Address(es): SCI0.TDRHL 0008 A00Eh, SCI1.TDRHL 0008 A02Eh, SCI2.TDRHL 0008 A04Eh, SCI3.TDRHL 0008 A06Eh, SCI4.TDRHL 0008 A08Eh, SCI5.TDRHL 0008 A0AEh, SCI6.TDRHL 0008 A0CEh, SCI7.TDRHL 000D 00EEh, SCI8.TDRHL 000D 000Eh, SCI9.TDRHL 000D 002Eh, SCI10.TDRHL 000D 004Eh, SCI11.TDRHL 000D 006Eh, SCI12.TDRHL 0008 B30Eh



The TDRH and TDRL registers are 8-bit registers that store transmit data. Use these registers when asynchronous mode and 9-bit data length are selected.

The TDRL register is the shadow register of the TDR register; i.e. access to the TDRL register is equivalent to access to the TDR register.

When empty space is detected in the TSR register, the transmit data stored in the TDRH and TDRL registers is transferred to the TSR register; i.e., transmitting is started.

The TSR, TDRH and TDRL registers have a double-buffered construction to realize continuous reception. When the next data to be transmitted is stored in the TDRL register after one frame of data has been transmitted, the transmitting operation is continued by transfer to the TSR register.


The CPU can read and write to the TDRH and TDRL registers. Bits 0 to 7 in the RDRH register are fixed to 1. These bits are read as 1. The write value should be 1.

Writing transmit data to the TDRH and TDRL registers should be performed only once in the order from the TDRH register to the TDRL register when a transmit data empty interrupt (TXI) request is issued.

The TDRHL register can be accessed in 16-bit units.

40.2.7 Transmit FIFO Data Register (FTDR)

Address(es): SCI7.FTDR 000D 00EEh, SCI8.FTDR 000D 000Eh, SCI9.FTDR 000D 002Eh, SCI10.FTDR 000D 004Eh, SCI11.FTDR 000D 006Eh, SCI7.FTDR.H 000D 00EEh, SCI8.FTDR.H 000D 000Eh, SCI9.FTDR.H 000D 002Eh, SCI10.FTDR.H 000D 004Eh, SCI11.FTDR.H 000D 006Eh, SCI7.FTDR.L 000D 00EFh, SCI8.FTDR.L 000D 000Fh, SCI9.FTDR.L 000D 002Fh, SCI10.FTDR.L 000D 004Fh, SCI11.FTDR.L 000D 006Fh



Bit	Symbol	Bit Name	Description	R/W
b8 to b0	TDAT[8:0]	Transmit Data	Specifies the data to be transmitted	W
b9	MPBT	Transmit Multi-Processor	Specifies the value of the multi-processor bit in the transmit frame 0: Data transmission cycles 1: ID transmission cycles	W
b15 to b10	—	Reserved	The write value should be 1	W

This register is used to write data to the 16-stage transmit FIFO. This register is enabled when the FCR.FM bit is 1 (FIFO mode) and the SCR.TE bit is 1.
When the transmit FIFO contains 16 frames of data, no transmit data can be set in the FTDR register.
When writing a value to the lower 8 bits (FTDR.L), the data in the FTDR register is transferred to the transmit FIFO.
When writing a value to the upper 8 bits (FTDR.H), no data is transferred to the transmit FIFO. When writing a 16-bit data to the FTDR register in 8-bit units, write first to the FTDR.H register and then the FTDR.L register.

MPBT Bit (Transmit Multi-Processor)

This bit is used to set the value of the multi-processor bit to add to the transmit frame. The SSR.MPBT bit is not used when the FCR.FM bit is 1 (FIFO mode).

40.2.8 Transmit Shift Register (TSR)

The TSR register is a shift register that transmits serial data.
To perform serial data transmission, the SCI first automatically transfers transmit data from the TDR register to the TSR register, and then sends the data to the TXDn pin.
The TSR register cannot be directly accessed by the CPU.

40.2.9 Serial Mode Register (SMR)

Some bits in the SMR register have different functions in smart card interface mode and non-smart card interface mode.

(1) Non-Smart Card Interface Mode (SCMR.SMIF = 0)

Address(es): SCI0.SMR 0008 A000h, SCI1.SMR 0008 A020h, SCI2.SMR 0008 A040h, SCI3.SMR 0008 A060h, SCI4.SMR 0008 A080h, SCI5.SMR 0008 A0A0h, SCI6.SMR 0008 A0C0h, SCI7.SMR 000D 00E0h, SCI8.SMR 000D 0000h, SCI9.SMR 000D 0020h, SCI10.SMR 000D 0040h, SCI11.SMR 000D 0060h, SCI12.SMR 0008 B300h

	b7	b6	b5	b4	b3	b2	b1	b0
	CM	CHR	PE	PM	STOP	MP	CKS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0 0 0: PCLK (n = 0)*1 0 1: PCLK/4 (n = 1)*1 1 0: PCLK/16 (n = 2)*1 1 1: PCLK/64 (n = 3)*1	R/W*4
b2	MP	Multi-Processor Mode	(Valid only in asynchronous mode) 0: Multi-processor communications function is disabled 1: Multi-processor communications function is enabled	R/W*4
b3	STOP	Stop Bit Length	(Valid only in asynchronous mode) 0: 1 stop bit 1: 2 stop bits	R/W*4
b4	PM	Parity Mode	(Valid only when the PE bit is 1) 0: Selects even parity 1: Selects odd parity	R/W*4
b5	PE	Parity Enable	(Valid only in asynchronous mode) • When transmitting 0: Parity bit addition is not performed 1: The parity bit is added • When receiving 0: Parity bit checking is not performed 1: The parity bit is checked	R/W*4
b6	CHR	Character Length	(Valid only in asynchronous mode*2) Selects in combination with the SCMR.CHR1 bit. CHR1 CHR 0 0: Transmit/receive in 9-bit data length 0 1: Transmit/receive in 9-bit data length 1 0: Transmit/receive in 8-bit data length (initial value) 1 1: Transmit/receive in 7-bit data length*3	R/W*4
b7	CM	Communications Mode	0: Asynchronous mode or simple I2C mode 1: Clock synchronous mode or simple SPI mode	R/W*4

Note 1. n is the decimal notation of the value of n in the BRR register (refer to section 40.2.13, Bit Rate Register (BRR)).
Note 2. In other than asynchronous mode, this bit setting is invalid and a fixed data length of 8 bits is used.
Note 3. LSB first is fixed and the MSB (bit 7) in the TDR register is not transmitted in transmission.
Note 4. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).

CKS[1:0] Bits (Clock Select)

These bits select the clock source for the on-chip baud rate generator.

For the relation between the settings of these bits and the baud rate, refer to section 40.2.13, Bit Rate Register (BRR).

MP Bit (Multi-Processor Mode)

Disables/enables the multi-processor communications function. The settings of the PE bit and PM bit are invalid in multi-processor mode.

STOP Bit (Stop Bit Length)

Selects the stop bit length in transmission.
In reception, only the first stop bit is checked regardless of this bit setting. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.

PM Bit (Parity Mode)

Selects the parity mode (even or odd) for transmission and reception.
The setting of the PM bit is invalid in multi-processor mode.

PE Bit (Parity Enable)

When this bit is set to 1, the parity bit is added to transmit data, and the parity bit is checked in reception.
Irrespective of the setting of the PE bit, the parity bit is not added or checked in multi-processor format.

CHR Bit (Character Length)

Selects the data length for transmission and reception.
Selects in combination with the SCMR.CHR1 bit.
In other than asynchronous mode, a fixed data length of 8 bits is used.

(2) Smart Card Interface Mode (SCMR.SMIF = 1)

Address(es): SMCI0.SMR 0008 A000h, SMCI1.SMR 0008 A020h, SMCI2.SMR 0008 A040h, SMCI3.SMR 0008 A060h, SMCI4.SMR 0008 A080h, SMCI5.SMR 0008 A0A0h, SMCI6.SMR 0008 A0C0h, SMCI7.SMR 000D 00E0h, SMCI8.SMR 000D 0000h, SMCI9.SMR 000D 0020h, SMCI10.SMR 000D 0040h, SMCI11.SMR 000D 0060h, SMCI12.SMR 0008 B300h

	b7	b6	b5	b4	b3	b2	b1	b0
	GM	BLK	PE	PM	BCP[1:0]		CKS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0 0 0: PCLK (n = 0)*1 0 1: PCLK/4 (n = 1)*1 1 0: PCLK/16 (n = 2)*1 1 1: PCLK/64 (n = 3)*1	R/W*2
b3, b2	BCP[1:0]	Base Clock Pulse	Selects the number of base clock cycles in combination with the SCMR.BCP2 bit. Table 40.9 lists the combinations of the SCMR.BCP2 bit and SMR.BCP[1:0] bits.	R/W*2
b4	PM	Parity Mode	(Valid only when the PE bit is 1) 0: Selects even parity 1: Selects odd parity	R/W*2
b5	PE	Parity Enable	When this bit is set to 1, a parity bit is added to transmit data, and the parity of received data is checked. Set this bit to 1 in smart card interface mode.	R/W*2
b6	BLK	Block Transfer Mode	0: Non-block transfer mode operation 1: Block transfer mode operation	R/W*2
b7	GM	GSM Mode	0: Non-GSM mode operation 1: GSM mode operation	R/W*2

Note 1. n is the decimal notation of the value of n in the BRR register (refer to section 40.2.13, Bit Rate Register (BRR)).
Note 2. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).

CKS[1:0] Bits (Clock Select)

These bits select the clock source for the on-chip baud rate generator.

For the relationship between the settings of these bits and the baud rate, refer to section 40.2.13, Bit Rate Register (BRR).

BCP[1:0] Bits (Base Clock Pulse)

These bits select the number of base clock cycles in a 1-bit data transfer time in smart card interface mode.

Set these bits in combination with the SCMR.BCP2 bit.

For details, refer to section 40.6.4, Receive Data Sampling Timing and Reception Margin.

Table 40.9 Combinations of the SCMR.BCP2 Bit and SMR.BCP[1:0] Bits

SCMR.BCP2 Bit	SMR.BCP[1:0] Bits		Number of Base Clock Cycles for 1-Bit Transfer Period
0	0	0	93 clock cycles (S = 93)*1
0	0	1	128 clock cycles (S = 128)*1
0	1	0	186 clock cycles (S = 186)*1
0	1	1	512 clock cycles (S = 512)*1
1	0	0	32 clock cycles (S = 32)*1 (Initial Value)
1	0	1	64 clock cycles (S = 64)*1
1	1	0	372 clock cycles (S = 372)*1
1	1	1	256 clock cycles (S = 256)*1

Note 1. S is the value of S in the BRR register (refer to section 40.2.13, Bit Rate Register (BRR)).

PM Bit (Parity Mode)

Selects the parity mode for transmission and reception (even or odd).
For details on the usage of this bit in smart card interface mode, refer to section 40.6.2, Data Format (Except in Block Transfer Mode).

PE Bit (Parity Enable)

Set the PE bit to 1.
The parity bit is added to transmit data before transmission, and the parity bit is checked in reception.

BLK Bit (Block Transfer Mode)

Setting this bit to 1 allows block transfer mode operation.
For details, refer to section 40.6.3, Block Transfer Mode.

GM Bit (GSM Mode)

Setting this bit to 1 allows GSM mode operation.
In GSM mode, the SSR.TEND flag set timing is put forward to 11.0 etu (elementary time unit = 1-bit transfer time) from the start and the clock output control function is appended. For details, refer to section 40.6.6, Serial Data Transmission (Except in Block Transfer Mode) and section 40.6.8, Clock Output Control.

40.2.10 Serial Control Register (SCR)

Some bits in the SCR register have different functions in smart card interface mode and non-smart card interface mode.

(1) Non-Smart Card Interface Mode (SCMR.SMIF = 0)

Address(es): SCI0.SCR 0008 A002h, SCI1.SCR 0008 A022h, SCI2.SCR 0008 A042h, SCI3.SCR 0008 A062h, SCI4.SCR 0008 A082h, SCI5.SCR 0008 A0A2h, SCI6.SCR 0008 A0C2h, SCI7.SCR 000D 00E2h, SCI8.SCR 000D 0002h, SCI9.SCR 000D 0022h, SCI10.SCR 000D 0042h, SCI11.SCR 000D 0062h, SCI12.SCR 0008 B302h

	b7	b6	b5	b4	b3	b2	b1	b0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKE[1:0]	Clock Enable	(Asynchronous mode) b1 b0 0 0: On-chip baud rate generator The SCKn pin becomes high-impedance. 0 1: On-chip baud rate generator The clock with the same frequency as the bit rate is output from the SCKn pin. 1 x: External clock or TMR clock*2 • The clock with a frequency 16 times the bit rate should be input from the SCKn pin. Input a clock signal with a frequency eight times the bit rate when the SEMR.ABCS bit is 1. • The SCKn pin becomes high-impedance when the TMR clock*2 is used. (Clock synchronous mode) b1 b0 0 x: Internal clock The SCKn pin functions as the clock output pin. 1 x: External clock The SCKn pin functions as the clock input pin.	R/W*1
b2	TEIE	Transmit End Interrupt Enable	0: A TEI interrupt request is disabled 1: A TEI interrupt request is enabled	R/W
b3	MPIE	Multi-Processor Interrupt Enable	(Valid in asynchronous mode when the SMR.MP bit is 1) 0: Normal reception 1: When the data with the multi-processor bit set to 0 is received, the data is not read, and setting the status flags RDRF, ORER, and FER in the SSR register to 1 is disabled. When the data with the multi-processor bit set to 1 is received, the MPIE bit is automatically cleared to 0, and normal reception is resumed.	R/W
b4	RE	Receive Enable	0: Serial reception is disabled 1: Serial reception is enabled	R/W*3
b5	TE	Transmit Enable	0: Serial transmission is disabled 1: Serial transmission is enabled	R/W*3
b6	RIE	Receive Interrupt Enable	0: RXI and ERI interrupt requests are disabled 1: RXI and ERI interrupt requests are enabled	R/W
b7	TIE	Transmit Interrupt Enable	0: A TXI interrupt request is disabled 1: A TXI interrupt request is enabled	R/W

x: Don't care

Note 1. Writable only when TE = 0 and RE = 0.

Note 2. TMR clock is selectable for SCI5, SCI6, and SCI12.

Note 3. 1 can be written only when TE = 0 and RE = 0, while the SMR.CM bit is 1. After setting TE or RE to 1, only 0 can be written to TE and RE. While the SMR.CM bit is 0 and the SIMR1.IICM bit is 0, writing is enabled under any condition.

CKE[1:0] Bits (Clock Enable)

These bits select the clock source and SCKn pin function.
The combination of the settings of these bits and of the SEMR.ACS0 bit sets the internal TMR clock.

TEIE Bit (Transmit End Interrupt Enable)

Enables or disables a TEI interrupt request.
A TEI interrupt request is disabled by setting the TEIE bit to 0.
In simple I^2C mode, the TEI is allocated to the interrupt on completion of issuing a start, restart, or stop condition (STI). In this case, the TEIE bit can be used to enable or disable the STI.

MPIE Bit (Multi-Processor Interrupt Enable)

When this bit is set to 1 and the data with the multi-processor bit set to 0 is received, the data is not read and setting the status flags RDRF, ORER, and FER in the SSR register (and SSRFIFO.DR flag for SCI7 to SCI11) to 1 is disabled.
When the data with the multi-processor bit set to 1 is received, the MPIE bit is automatically cleared to 0, and normal reception is resumed. For details, refer to section 40.4, Multi-Processor Communications Function.
When the data with the multi-processor bit set to 0 is received, the receive data is not transferred from the RSR register to the RDR register, a receive error is not detected, and setting the flags RDRF, ORER, and FER (and SSRFIFO.DR flag for SCI7 to SCI11) to 1 is disabled.
When the data with the multi-processor bit set to 1 is received, the MPB bit is set to 1, the MPIE bit is automatically cleared to 0, the RXI and ERI interrupt requests are enabled (if the SCR.RIE bit is set to 1), and setting the flags RDRF, ORER, and FER (and SSRFIFO.DR flag for SCI7 to SCI11) to 1 is enabled.
Set the MPIE bit to 0 if multi-processor communications function is not to be used.

RE Bit (Receive Enable)

Enables or disables serial reception.
When this bit is set to 1, serial reception is started by detecting the start bit in asynchronous mode or the synchronous clock input in clock synchronous mode. Note that the SMR register should be set prior to setting the RE bit to 1 in order to designate the reception format.
Even if reception is halted by setting the RE bit to 0 while the FCR.FM bit is 0 (non-FIFO mode), the ORER, FER, PER, and RDRF flags in the SSR register are not affected and the previous value is retained.
Even if reception is halted by setting the RE bit to 0 while the FCR.FM bit is 1 (FIFO mode), the RDF, ORER, FER, PER, DR flags in the SSRFIFO register are not affected and the previous value is retained.

TE Bit (Transmit Enable)

Enables or disables serial transmission.
When this bit is set to 1, serial transmission is started by writing transmit data to the TDR register. Note that the SMR register should be set prior to setting the TE bit to 1 in order to designate the transmission format.

RIE Bit (Receive Interrupt Enable)

Enables or disables RXI and ERI interrupt requests.
An RXI interrupt request is disabled by setting the RIE bit to 0.
An ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in the SSR register and then setting the flag to 0, or setting the RIE bit to 0.

TIE Bit (Transmit Interrupt Enable)

Enables or disables TXI interrupt request.
A TXI interrupt request is disabled by setting the TIE bit to 0.

(2) Smart Card Interface Mode (SCMR.SMIF = 1)

Address(es): SMCI0.SCR 0008 A002h, SMCI1.SCR 0008 A022h, SMCI2.SCR 0008 A042h, SMCI3.SCR 0008 A062h, SMCI4.SCR 0008 A082h, SMCI5.SCR 0008 A0A2h, SMCI6.SCR 0008 A0C2h, SMCI7.SCR 000D 00E2h, SMCI8.SCR 000D 0002h, SMCI9.SCR 000D 0022h, SMCI10.SCR 000D 0042h, SMCI11.SCR 000D 0062h, SMCI12.SCR 0008 B302h

	b7	b6	b5	b4	b3	b2	b1	b0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CKE[1:0]	Clock Enable	• When SMR.GM = 0 b1 b0 0 0: Output disabled The SCKn pin becomes high-impedance. 0 1: Clock output 1 x: Setting prohibited • When SMR.GM = 1 b1 b0 0 0: Output fixed low x 1: Clock output 1 0: Output fixed high	R/W*1
b2	TEIE	Transmit End Interrupt Enable	This bit should be 0 in smart card interface mode.	R/W
b3	MPIE	Multi-Processor Interrupt Enable	This bit should be 0 in smart card interface mode.	R/W
b4	RE	Receive Enable	0: Serial reception is disabled 1: Serial reception is enabled	R/W*2
b5	TE	Transmit Enable	0: Serial transmission is disabled 1: Serial transmission is enabled	R/W*2
b6	RIE	Receive Interrupt Enable	0: RXI and ERI interrupt requests are disabled 1: RXI and ERI interrupt requests are enabled	R/W
b7	TIE	Transmit Interrupt Enable	0: A TXI interrupt request is disabled 1: A TXI interrupt request is enabled	R/W

x: Don't care

Note 1. Writable only when TE = 0 and RE = 0.

Note 2. 1 can be written only when TE = 0 and RE = 0. After setting TE or RE to 1, only 0 can be written in TE and RE.

For details on interrupt requests, refer to section 40.12, Interrupt Sources.

CKE[1:0] Bits (Clock Enable)

These bits control the clock output from the SCKn pin.

In GSM mode, clock output can be dynamically switched. For details, refer to section 40.6.8, Clock Output Control.

TEIE Bit (Transmit End Interrupt Enable)

This bit should be 0 in smart card interface mode.

MPIE Bit (Multi-Processor Interrupt Enable)

This bit should be 0 in smart card interface mode.

RE Bit (Receive Enable)

Enables or disables serial reception.

When this bit is set to 1, serial reception is started by detecting the start bit. Note that the SMR register should be set prior to setting the RE bit to 1 in order to designate the reception format.

Even if reception is halted by setting the RE bit to 0, the ORER, FER, and PER flags in the SSR register are not affected and the previous value is retained.

TE Bit (Transmit Enable)

Enables or disables serial transmission.

When this bit is set to 1, serial transmission is started by writing transmit data to the TDR register. Note that the SMR register should be set prior to setting the TE bit to 1 in order to designate the transmission format.

RIE Bit (Receive Interrupt Enable)

Enables or disables RXI and ERI interrupt requests.

An RXI interrupt request is disabled by setting the RIE bit to 0.

An ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in the SSR register and then setting the flag to 0, or setting the RIE bit to 0.

TIE Bit (Transmit Interrupt Enable)

Enables or disables TXI interrupt request.

A TXI interrupt request is disabled by setting the TIE bit to 0.

40.2.11 Serial Status Register (SSR/SSRFIFO)

Some bits in the SSR register have different functions in smart card interface mode and non-smart card interface mode or FIFO mode and non-FIFO mode.

(1) Non-Smart Card Interface Mode and non-FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 0)

Address(es): SCI0.SSR 0008 A004h, SCI1.SSR 0008 A024h, SCI2.SSR 0008 A044h, SCI3.SSR 0008 A064h, SCI4.SSR 0008 A084h, SCI5.SSR 0008 A0A4h, SCI6.SSR 0008 A0C4h, SCI7.SSR 000D 00E4h, SCI8.SSR 000D 0004h, SCI9.SSR 000D 0024h, SCI10.SSR 000D 0044h, SCI11.SSR 000D 0064h, SCI12.SSR 0008 B304h

	b7	b6	b5	b4	b3	b2	b1	b0
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Value after reset:	1	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MPBT	Multi-Processor Bit Transfer	Sets the multi-processor bit for adding to the transmission frame 0: Data transmission cycles 1: ID transmission cycles	R/W
b1	MPB	Multi-Processor	Value of the multi-processor bit in the reception frame 0: Data transmission cycles 1: ID transmission cycles	R
b2	TEND	Transmit End Flag	0: A character is being transmitted. 1: Character transfer has been completed.	R
b3	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R/(W) *1
b4	FER	Framing Error Flag	0: No framing error occurred 1: A framing error has occurred	R/(W) *1
b5	ORER	Overrun Error Flag	0: No overrun error occurred 1: An overrun error has occurred	R/(W) *1
b6	RDRF	Receive Data Full Flag	0: No valid data is held in the RDR register 1: Received data is held in the RDR register	R/(W) *2
b7	TDRE	Transmit Data Empty Flag	0: Data to be transmitted is held in the TDR register 1: No data is held in the TDR register	R/(W) *2

Note 1. Only 0 can be written to this bit, to clear the flag. To clear this flag, confirm that the flag is 1 and then set it to 0.
Note 2. Write 1 when writing is necessary.

MPB Bit (Multi-Processor)

Holds the value of the multi-processor bit in the reception frame. This bit does not change when the SCR.RE bit is 0.

TEND Flag (Transmit End Flag)

Indicates completion of transmission.

[Setting conditions]

- When the SCR.TE bit is set to 0 (serial transmission is disabled)
  When the SCR.TE bit is changed from 0 to 1, the TEND flag is not affected and retains the value 1.
- When the TDR register is not updated at the time of transmission of the tail-end bit of a character being transmitted

[Clearing condition]

- When transmit data are written to the TDR register while the SCR.TE bit is 1
  When setting the TEND flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.

PER Flag (Parity Error Flag)

Indicates that a parity error has occurred during reception in asynchronous mode and the reception ends abnormally.

[Setting condition]

- When a parity error is detected during reception while data match detection is disabled (for SCI0 to SCI11)
- When a parity error is detected during reception (for SCI12)
  Although receive data when the parity error occurs is transferred to the RDR register, no RXI interrupt request occurs. Note that when the PER flag is being set to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

- When 0 is written to the PER flag after reading PER = 1
  When setting the PER flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.
  Even when the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

FER Flag (Framing Error Flag)

Indicates that a framing error has occurred during reception in asynchronous mode and the reception ends abnormally.

[Setting condition]

- When the stop bit is 0 while data match detection is disabled (for SCI0 to SCI11)
- When the stop bit is 0 (for SCI12)
  In 2-stop-bit mode, only the first stop bit is checked whether it is 1 but the second stop bit is not checked. Note that although receive data when the framing error occurs is transferred to the RDR register, no RXI interrupt request occurs. In addition, when the FER flag is being set to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

- When 0 is written to the FER flag after reading FER = 1
  When setting the FER flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.
  Even when the SCR.RE bit is set to 0, the FER flag is not affected and retains its previous value.

ORER Flag (Overrun Error Flag)

Indicates that an overrun error has occurred during reception and the reception ends abnormally.

[Setting condition]

- When the next data is received before receive data is read from the RDR register
  In the RDR register, receive data prior to an overrun error occurrence is retained, but data received after the overrun error occurrence is lost. When the ORER flag is set to 1, subsequent serial reception cannot be performed. Note that, in clock synchronous mode, serial transmission also cannot continue.

[Clearing condition]

- When 0 is written to the ORER flag after reading ORER = 1
  When setting the ORER flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.
  Even when the SCR.RE bit is set to 0, the ORER flag is not affected and retains its previous value.

RDRF Flag (Receive Data Full Flag)

Indicates whether the RDR register has received data.

[Setting condition]

- When data has been received normally, and transferred from the RSR register to the RDR register

[Clearing condition]

- When data is read from the RDR register

TDRE Flag (Transmit Data Empty Flag)

Indicates whether the TDR register has data to be transmitted.

[Setting condition]

- When data is transferred from the TDR register to the TSR register

[Clearing condition]

- When data is written to the TDR register

(2) Smart Card Interface Mode (SCMR.SMIF = 1)

Address(es): SMCI0.SSR 0008 A004h, SMCI1.SSR 0008 A024h, SMCI2.SSR 0008 A044h, SMCI3.SSR 0008 A064h, SMCI4.SSR 0008 A084h, SMCI5.SSR 0008 A0A4h, SMCI6.SSR 0008 A0C4h, SMCI7.SSR 000D 00E4h, SMCI8.SSR 000D 0004h, SMCI9.SSR 000D 0024h, SMCI10.SSR 000D 0044h, SMCI11.SSR 000D 0064h, SMCI12.SSR 0008 B304h

	b7	b6	b5	b4	b3	b2	b1	b0
	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
Value after reset:	1	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MPBT	Multi-Processor Bit Transfer	This bit should be set to 0 in smart card interface mode.	R/W
b1	MPB	Multi-Processor	This bit is not used in smart card interface mode. It should be set to 0.	R
b2	TEND	Transmit End Flag	0: A character is being transmitted. 1: Character transfer has been completed.	R
b3	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R/(W) *1
b4	ERS	Error Signal Status Flag	0: Low error signal not responded 1: Low error signal responded	R/(W) *1
b5	ORER	Overrun Error Flag	0: No overrun error occurred 1: An overrun error has occurred	R/(W) *1
b6	RDRF	Receive Data Full Flag	0: No valid data is held in the RDR register 1: Received data is held in the RDR register	R/(W) *2
b7	TDRE	Transmit Data Empty Flag	0: Data to be transmitted is held in the TDR register 1: No data is held in the TDR register	R/(W) *2

Note 1. Only 0 can be written to this bit, to clear the flag. To clear this flag, confirm that the flag is 1 and then set it to 0.
Note 2. Write 1 when writing is necessary.

TEND Flag (Transmit End Flag)

With no error signal from the receiving side, this bit is set to 1 when further data for transfer is ready to be transferred to the TDR register.

[Setting conditions]

- When the SCR.TE bit is 0 (serial transmission is disabled)
  When the SCR.TE bit is changed from 0 to 1, the TEND flag is not affected and retains the value 1.
- When a specified period has elapsed after the latest transmission of 1 byte, the ERS flag is 0, and the TDR register is not updated
  The set timing is determined by register settings as listed below.
  When SMR.GM = 0 and SMR.BLK = 0, 12.5 etu after the start of transmission
  When SMR.GM = 0 and SMR.BLK = 1, 11.5 etu after the start of transmission
  When SMR.GM = 1 and SMR.BLK = 0, 11.0 etu after the start of transmission
  When SMR.GM = 1 and SMR.BLK = 1, 11.0 etu after the start of transmission

[Clearing condition]

- When transmit data are written to the TDR register while the SCR.TE bit is 1
  When setting the TEND flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.

PER Flag (Parity Error Flag)

Indicates that a parity error has occurred during reception in asynchronous mode and the reception ends abnormally.

[Setting condition]

- When a parity error is detected during reception
  Although receive data when the parity error occurs is transferred to the RDR register, no RXI interrupt request occurs. Note that when the PER flag is being set to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

- When 0 is written to the PER flag after reading PER = 1
  When setting the PER flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.
  Even when the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

ERS Flag (Error Signal Status Flag)

[Setting condition]

- When a low error signal is sampled

[Clearing condition]

- When 0 is written to the ERS flag after reading ERS = 1
  When setting the ERS flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.
  Even when the SCR.RE bit is set to 0, the ERS flag is not affected and retains its previous value.

ORER Flag (Overrun Error Flag)

Indicates that an overrun error has occurred during reception and the reception ends abnormally.

[Setting condition]

- When the next data is received before receive data is read from the RDR register
  In the RDR register, the receive data prior to an overrun error occurrence is retained, but data received following the overrun error occurrence is lost. When the ORER flag is set to 1, subsequent serial reception cannot be performed.

[Clearing condition]

- When 0 is written to the ORER flag after reading ORER = 1
  When setting the ORER flag to 0 to complete the interrupt handling, refer to section 15.5.2, Level Detection.
  Even when the SCR.RE bit is set to 0, the ORER flag is not affected and retains its previous value.

RDRF Flag (Receive Data Full Flag)

Indicates whether the RDR register has received data.

[Setting condition]

- When data has been received normally, and transferred from the RSR register to the RDR register

[Clearing condition]

- When data is read from the RDR register

TDRE Flag (Transmit Data Empty Flag)

Indicates whether the TDR register has data to be transmitted.

[Setting condition]

- When data is transferred from the TDR register to the TSR register

[Clearing condition]

- When data is written to the TDR register

(3) Non-Smart Card Interface Mode and FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 1)

Address(es): SCI7.SSRFIFO 000D 00E4h, SCI8.SSRFIFO 000D 0004h, SCI9.SSRFIFO 000D 0024h, SCI10.SSRFIFO 000D 0044h, SCI11.SSRFIFO 000D 0064h

	b7	b6	b5	b4	b3	b2	b1	b0
	TDFE	RDF	ORER	FER	PER	TEND	—	DR
Value after reset	1	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DR	Receive Data Ready Flag*1	0: Reception in progress, or receive FIFO is empty 1: Reception completed, and number of data in the receive FIFO is less than the threshold value	R/(W) *2
b1	—	Reserved	The read value is undefined. The write value should be 1	R/W
b2	TEND	Transmit End Flag	0: A character is being transmitted 1: Character transfer has been completed	R/(W) *2
b3	PER	Parity Error Flag	0: No parity error occurred 1: A parity error has occurred	R/(W) *2
b4	FER	Framing Error Flag	0: No framing error occurred 1: A framing error has occurred	R/(W) *2
b5	ORER	Overrun Error Flag	0: No overrun error occurred 1: An overrun error has occurred	R/(W) *2
b6	RDF	Receive FIFO Full Flag	0: The number of data stored in the receive FIFO is less than the threshold value 1: The number of data stored in the receive FIFO is equal to or greater than the threshold value	R/(W) *2
b7	TDFE	Transmit FIFO Empty Flag	0: The number of data stored in the transmit FIFO is greater than the threshold value 1: The number of data stored in the transmit FIFO is equal to or less than the threshold value	R/(W) *2

Note 1. This flag is only enabled in asynchronous mode. This flag does not become 1 in clock synchronous mode.
Note 2. This flag can only be written to 0 to clear the flag. To clear this flag, confirm that the flag is 1 and then set it to 0.

DR Flag (Receive Data Ready Flag)

After receiving data, this flag indicates when 15 etus (Elementary Time Unit: time required to transmit a single bit) have elapsed since the number of data stored in the receive FIFO has dropped to less than the threshold value (FCR.RTRG[3:0]).

[Setting condition]

- When the last received data has neither framing nor parity error, and the number of data in the receive FIFO is less than the threshold value at the time that data is transferred from the RSR register, and the next data is not yet fully received even after 15 etus have elapsed since the last stop bit.

[Clearing condition]

- When 0 is written to the DR flag, after all data in the receive FIFO is read and the DR flag is confirmed to be 1.
- When the FCR.FM bit is changed from 0 to 1.

When the FCR.DRES bit is 1 (ERI interrupt), refer to section 15.5.2, Level Detection when setting the DR flag to 0 to exit from the interrupt handling routine.

TEND Flag (Transmit End Flag)

This flag indicates that transmission has completed.
[Setting condition]

- When transmitting the last bit of a transmit character, and there is no transmit data in the FTDR register.

[Clearing condition]

- When the SCR.TE bit is 1 and transmit data is written to the FTDR register.
- When the SCR.TE bit is 1, and 0 is written to the TEND flag after it is confirmed to be 1.
- When the FCR.FM bit is changed from 0 to 1.

PER Flag (Parity Error Flag)

In asynchronous mode when data match detection is disabled, this flag indicates that a parity error was detected for data in the receive FIFO.
[Setting condition]

- When data match detection is disabled, and a parity error is detected in the received data.

[Clearing condition]

- When 0 is written to the PER flag after it is confirmed to be 1.

When setting the PER flag to 0 to exit from the interrupt handling routine, refer to section 15.5.2, Level Detection.
Unlike in non-FIFO mode, the receive operation continues even after a parity error is detected in the receive data.
Even when the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

FER Flag (Framing Error Flag)

In asynchronous mode when data match detection is disabled, this flag indicates that a framing error was detected for data in the receive FIFO.
[Setting condition]

- When the stop bit of the received data is 0 while data match detection is disabled.

[Clearing condition]

- When 0 is written to the FER flag after it is confirmed to be 1.

When setting the FER flag to 0 to exit from the interrupt handling routine, refer to section 15.5.2, Level Detection.
Unlike in non-FIFO mode, the receive operation continues even after a framing error is detected in the receive data.
Even when the SCR.RE bit is set to 0, the FER flag is not affected and retains its previous value.

ORER Flag (Overrun Error Flag)

This flag indicates that an overrun error has occurred during reception and the reception ends abnormally
[Setting condition]

- When the receive FIFO has 16 frames of data, and the next data reception has completed.

[Clearing condition]

- When 0 is written to the ORER flag after it is confirmed to be 1.

When setting the ORER flag to 0 to exit from the interrupt handling routine, refer to section 15.5.2, Level Detection.
Even when the SCR.RE bit is set to 0, the ORER flag is not affected and retains its previous value.

RDF Flag (Receive FIFO Full Flag)

This flag indicates when the number of data stored in the receive FIFO is equal to or greater than the threshold value (FCR.RTRG[3:0]).
[Setting condition]

- When the data stored in the receive FIFO becomes equal to or greater than the threshold value.

[Clearing condition]

- When 0 is written to the RDF flag after it is confirmed to be 1.
- When the receive FIFO contains fewer receive data than the receive FIFO threshold value on completion of DTC or DMA transfer to read receive data from the FRDR register.

When the conditions for this flag to become 0 and 1 occur simultaneously, the RDF flag initially becomes 0. At this time, if the data stored in the receive FIFO is equal to or greater than the threshold value, the RDF flag becomes 1 after 1 PCLK.

TDFE Flag (Transmit FIFO Empty Flag)

This flag indicates that data has been transferred from the transmit FIFO to the TSR register, and the number of data remaining in the transmit FIFO is equal to or less than the threshold value (FCR.TTRG[3:0]).
[Setting condition]

- When the SCR.TE bit is 0.
- When the data stored in the transmit FIFO becomes equal to or less than the threshold value.

[Clearing condition]

- When the transmit FIFO contains more transmit data than the transmit FIFO threshold value on completion of DTC or DMA transfer to write transmit data to the FTDR register.
- When 0 is written to the TDFE flag after it is confirmed to be 1.

When the SCR.TE bit is set to 0, the TDFE flag becomes 1 regardless of any other condition. In all other cases, when the conditions for this flag to become 1 and 0 occur simultaneously, the TDFE flag initially becomes 0. At this time, if the data stored in the transmit FIFO is equal to or less than the threshold value, the TDFE flag becomes 1 after 1 PCLK.
To enable use of DMA or DTC transfer, do not write 0 to the TDFE flag.

40.2.12 Smart Card Mode Register (SCMR)

Address(es): SCI0.SCMR 0008 A006h, SCI1.SCMR 0008 A026h, SCI2.SCMR 0008 A046h, SCI3.SCMR 0008 A066h, SCI4.SCMR 0008 A086h, SCI5.SCMR 0008 A0A6h, SCI6.SCMR 0008 A0C6h, SCI7.SCMR 000D 00E6h, SCI8.SCMR 000D 0006h, SCI9.SCMR 000D 0026h, SCI10.SCMR 000D 0046h, SCI11.SCMR 000D 0066h, SCI12.SCMR 0008 B306h,
SMCI0.SCMR 0008 A006h, SMCI1.SCMR 0008 A026h, SMCI2.SCMR 0008 A046h, SMCI3.SCMR 0008 A066h, SMCI4.SCMR 0008 A086h, SMCI5.SCMR 0008 A0A6h, SMCI6.SCMR 0008 A0C6h, SMCI7.SCMR 000D 00E6h, SMCI8.SCMR 000D 0006h, SMCI9.SCMR 000D 0026h, SMCI10.SCMR 000D 0046h, SMCI11.SCMR 000D 0066h, SMCI12.SCMR 0008 B306h

	b7	b6	b5	b4	b3	b2	b1	b0
	BCP2	—	—	CHR1	SDIR	SINV	—	SMIF
Value after reset:	1	1	1	1	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	SMIF	Smart Card Interface Mode Select	0: Non-smart card interface mode (Asynchronous mode, clock synchronous mode, simple SPI mode, or simple I2C mode) 1: Smart card interface mode	R/W*1
b1	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b2	SINV	Transmitted/Received Data Invert*2, *3	0: Data bits in the TDR register are transferred to the TSR register as they are. Data bits in the RSR register are transferred to the RDR register as they are. 1: Data bits in the TDR register are transferred to the TSR register with inverting. Data bits in the RSR register are transferred to the RDR register with inverting.	R/W*1
b3	SDIR	Transmitted/Received Data Transfer Direction*2, *4	0: Transfer with LSB first 1: Transfer with MSB first	R/W*1
b4	CHR1	Character Length 1*5	Selects in combination with the SMR.CHR bit. CHR1 CHR 0 0: Transmit/receive in 9-bit data length 0 1: Transmit/receive in 9-bit data length 1 0: Transmit/receive in 8-bit data length (initial value) 1 1: Transmit/receive in 7-bit data length*6	R/W*1
b6, b5	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b7	BCP2	Base Clock Pulse 2	Selects the number of base clock cycles in combination with the SMR.BCP[1:0] bits. Table 40.10 lists the combinations of the SCMR.BCP2 bit and SMR.BCP[1:0] bits.	R/W*1

Note 1. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).
Note 2. This bit can be used in the smart card interface mode, asynchronous mode (multi-processor mode), clock synchronous mode, and simple SPI mode.
Note 3. Set this bit to 0 if operation is to be in simple I2C mode.
Note 4. Set this bit to 1 if operation is to be in simple I2C mode.
Note 5. This bit is only valid in asynchronous mode. The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.
Note 6. LSB first should be selected and the value of MSB (b7) in the TDR register cannot be transmitted.

SMIF Bit (Smart Card Interface Mode Select)

When this bit is set to 1, smart card interface mode is selected.

When this bit is set to 0, non-smart card interface mode, i.e., asynchronous mode (including multi-processor mode), clock synchronous mode, simple SPI mode, or simple I2C mode is selected.

SINV Bit (Transmitted/Received Data Invert)

This bit is used to invert the logic level of the data bits when the data is transferred between data register and shift register. This bit does not affect the logic level of the parity bit. To invert the parity bit, invert the SMR.PM bit.

CHR1 Bit (Character Length 1)

Selects the data length of transmit/receive data.
Selects in combination with the SMR.CHR bit.
A fixed data length of 8 bits is used in modes other than asynchronous mode.

BCP2 Bit (Base Clock Pulse 2)

Selects the number of base clock cycles in a 1-bit data transfer time in smart card interface mode. Set this bit in combination with the SMR.BCP[1:0] bits.

Table 40.10 Combinations of the SCMR.BCP2 Bit and SMR.BCP[1:0] Bits

SCMR.BCP2 Bit	SMR.BCP[1:0] Bits		Number of Base Clock Cycles for 1-Bit Transfer Period
0	0	0	93 clock cycles (S = 93)*1
0	0	1	128 clock cycles (S = 128)*1
0	1	0	186 clock cycles (S = 186)*1
0	1	1	512 clock cycles (S = 512)*1
1	0	0	32 clock cycles (S = 32)*1 (Initial Value)
1	0	1	64 clock cycles (S = 64)*1
1	1	0	372 clock cycles (S = 372)*1
1	1	1	256 clock cycles (S = 256)*1

Note 1. S is the value of S in the BRR register (refer to section 40.2.13, Bit Rate Register (BRR)).

40.2.13 Bit Rate Register (BRR)

Address(es): SCI0.BRR 0008 A001h, SCI1.BRR 0008 A021h, SCI2.BRR 0008 A041h, SCI3.BRR 0008 A061h, SCI4.BRR 0008 A081h, SCI5.BRR 0008 A0A1h, SCI6.BRR 0008 A0C1h, SCI7.BRR 000D 00E1h, SCI8.BRR 000D 0001h, SCI9.BRR 000D 0021h, SCI10.BRR 000D 0041h, SCI11.BRR 000D 0061h, SCI12.BRR 0008 B301h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1

The BRR register is an 8-bit register that adjusts the bit rate.
As each SCI channel has independent baud rate generator control, different bit rates can be set for each. Table 40.11 and Table 40.12 shows the relationship between the setting (N) in the BRR register and the bit rate (B) for normal asynchronous mode, multi-processor communication, clock synchronous mode, smart card interface mode, simple SPI mode, and simple I²C mode.
For SCI7 to SCI11, do not set the BRR register to 00h when the SMR.CM bit is 1 (clock synchronous mode or simple SPI mode), the FCR.FM bit is 1 (FIFO mode), and the SMR.CKS[1:0] bits are 00b (PCLK).
The BRR register is writable only when the TE and RE bits in the SCR register are 0.

Table 40.11 Relationship between N Setting in the BRR Register and Bit Rate B (for SCI0 to SCI11)

Mode	SEMR Settings			BRR Setting	Error (%)
	BGDM bit	ABCS bit	ABCSE bit		
Asynchronous, multi-processor communication	0	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	0	1	0	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	1	0	0		
	1	1	0	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	0 or 1	0 or 1	1	$N = \frac{PCLK \times 10^6}{12 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 12 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI				$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interface				$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)} - 1 \right\} \times 100$
Simple I²C*1				$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	

B: Bit rate (bps)
N: BRR setting for on-chip baud rate generator ($0 \le N \le 255$)
PCLK: Operating frequency (MHz)
n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 40.14 and Table 40.15.
Note 1. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I²C mode satisfy the I²C-bus standard.

Table 40.12 Relationship between N Setting in the BRR Register and Bit Rate B (for SCI12)

Mode	SEMR Settings		BRR Setting	Error (%)
	BGDM bit	ABCS bit		
Asynchronous, multi-processor communication	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	0	1	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
	1	0		
	1	1	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI			$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interface			$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)} - 1 \right\} \times 100$
Simple I^2C*1			$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	

B: Bit rate (bps)
N: BRR setting for on-chip baud rate generator ($0 \le N \le 255$)
PCLK: Operating frequency (MHz)
n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 40.14 and Table 40.15.
Note 1. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I^2C mode satisfy the I^2C-bus standard.

Table 40.13 Calculating Widths at High and Low Level for SCL

Mode	SCL	Formula (Result in Seconds)
I^2C	High period (minimum value)	$(N+1) \times 4 \times 2^{2n-1} \times 7 \times \frac{1}{PCLK \times 10^6}$
	Low period (minimum value)	$(N+1) \times 4 \times 2^{2n-1} \times 8 \times \frac{1}{PCLK \times 10^6}$

Table 40.14 Clock Source Settings

SMR.CKS[1:0] Bit Setting	Clock Source	n
0 0	PCLK	0
0 1	PCLK/4	1
1 0	PCLK/16	2
1 1	PCLK/64	3

Table 40.15 Base Clock Settings in Smart Card Interface Mode

SCMR.BCP2 Bit Setting	SMR.BCP[1:0] Bit Setting	Base Clock Cycles for 1-bit Period	S
0	0 0	93 clock cycles	93
0	0 1	128 clock cycles	128
0	1 0	186 clock cycles	186
0	1 1	512 clock cycles	512
1	0 0	32 clock cycles	32
1	0 1	64 clock cycles	64
1	1 0	372 clock cycles	372
1	1 1	256 clock cycles	256

Table 40.16 lists examples of N settings in the BRR register in normal asynchronous mode. Table 40.18 lists the maximum bit rate settable for each operating frequency. Examples of BRR (N) settings in clock synchronous mode and simple SPI mode are listed in Table 40.21. Examples of BRR (N) settings in smart card interface mode are listed in Table 40.23. Examples of BRR (N) settings in simple I^2C mode are listed in Table 40.25. In smart card interface mode, the number of base clock cycles S in a 1-bit data transfer time can be selected. For details, refer to section 40.6.4, Receive Data Sampling Timing and Reception Margin. Table 40.19 and Table 40.22 list the maximum bit rates with external clock input.

When either the SEMR.ABCS or BGDM bit is set to 1 in asynchronous mode, the bit rate becomes twice that listed in Table 40.16. When both of those bits are set to 1, the bit rate becomes four times the listed value.

Table 40.16 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	8			9.8304			10			12			12.288		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	141	0.03	2	174	–0.26	2	177	–0.25	2	212	0.03	2	217	0.08
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155	0.16	2	159	0.00
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16	2	79	0.00
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16	1	159	0.00
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16	1	79	0.00
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16	0	159	0.00
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16	0	79	0.00
9600	0	25	0.16	0	31	0.00	0	32	–1.36	0	38	0.16	0	39	0.00
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19	–2.34	0	19	0.00
31250	0	7	0.00	0	9	–1.70	0	9	0.00	0	11	0.00	0	11	2.40
38400	—	—	—	0	7	0.00	0	7	1.73	0	9	–2.34	0	9	0.00

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	14			16			17.2032			18			19.6608		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	248	–0.17	3	70	0.03	3	75	0.48	3	79	–0.12	3	86	0.31
150	2	181	0.16	2	207	0.16	2	223	0.00	2	233	0.16	2	255	0.00
300	2	90	0.16	2	103	0.16	2	111	0.00	2	116	0.16	2	127	0.00
600	1	181	0.16	1	207	0.16	1	223	0.00	1	233	0.16	1	255	0.00
1200	1	90	0.16	1	103	0.16	1	111	0.00	1	116	0.16	1	127	0.00
2400	0	181	0.16	0	207	0.16	0	223	0.00	0	233	0.16	0	255	0.00
4800	0	90	0.16	0	103	0.16	0	111	0.00	0	116	0.16	0	127	0.00
9600	0	45	–0.93	0	51	0.16	0	55	0.00	0	58	–0.69	0	63	0.00
19200	0	22	–0.93	0	25	0.16	0	27	0.00	0	28	1.02	0	31	0.00
31250	0	13	0.00	0	15	0.00	0	16	1.20	0	17	0.00	0	19	–1.70
38400	—	—	—	0	12	0.16	0	13	0.00	0	14	–2.34	0	15	0.00

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	20			25			30			33			40		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	88	–0.25	3	110	–0.02	3	132	0.13	3	145	0.33	3	177	–0.25
150	3	64	0.16	3	80	0.47	3	97	–0.35	3	106	0.39	3	129	0.16
300	2	129	0.16	2	162	–0.15	2	194	0.16	2	214	–0.07	3	64	0.16
600	2	64	0.16	2	80	0.47	2	97	–0.35	2	106	0.39	2	129	0.16
1200	1	129	0.16	1	162	–0.15	1	194	0.16	1	214	–0.07	2	64	0.16
2400	1	64	0.16	1	80	0.47	1	97	–0.35	1	106	0.39	1	129	0.16
4800	0	129	0.16	0	162	–0.15	0	194	0.16	0	214	–0.07	1	64	0.16
9600	0	64	0.16	0	80	0.47	0	97	–0.35	0	106	0.39	0	129	0.16
19200	0	32	–1.36	0	40	–0.76	0	48	–0.35	0	53	–0.54	0	64	0.16
31250	0	19	0.00	0	24	0.00	0	29	0.00	0	32	0.00	0	39	0.00
38400	0	15	1.73	0	19	1.73	0	23	1.73	0	26	–0.54	0	32	–1.36

Bit Rate (bps)	Operating Frequency PCLK (MHz)								
	50			60			120*1		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	221	–0.02						
150	3	162	–0.15	3	194	0.16			
300	3	80	0.47	3	97	–0.35	3	194	0.16
600	2	162	–0.15	3	48	–0.35	3	97	–0.35
1200	2	80	0.47	2	97	–0.35	3	48	–0.35
2400	1	162	–0.15	2	48	–0.35	2	97	–0.35
4800	1	80	0.47	1	97	–0.35	2	48	–0.35
9600	0	162	–0.15	1	48	–0.35	1	97	–0.35
19200	0	80	0.47	0	97	–0.35	1	48	–0.35
31250	0	49	0.00	0	59	0.00	0	119	0.00
38400	0	40	–0.76	0	48	–0.35	0	97	–0.35

Note: This is an example when the ABCS, ABCSE, and BGDM bits in the SEMR register are 0.
When either the ABCS bit or BGDM bit is set to 1, the bit rate doubles.
When both ABCS and BGDM bits in the SEMR register are set to 1, the bit rate increases four times.
When the ABCSE bit is set to 1, the bit rate increases 16/3 times.

Note 1. Supported by SCI7 to SCI11 only.

Table 40.17 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode) (for SCI0 to SCI11)

PCLK (MHz)	SEMR Settings					Maximum Bit Rate (bps)	PCLK (MHz)	SEMR Settings					Maximum Bit Rate (bps)
	BGDM Bit	ABCS Bit	ABCSE Bit	n	N			BGDM Bit	ABCS Bit	ABCSE Bit	n	N	
8	0	0	0	0	0	250000	19.6608	0	0	0	0	0	614400
		1	0	0	0	500000			1	0	0	0	1228800
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1000000			1	0	0	0	2457600
	0 or 1	0 or 1	1	0	0	1333333		0 or 1	0 or 1	1	0	0	3276800
9.8304	0	0	0	0	0	307200	20	0	0	0	0	0	625000
		1	0	0	0	614400			1	0	0	0	1250000
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1228800			1	0	0	0	2500000
	0 or 1	0 or 1	1	0	0	1638400		0 or 1	0 or 1	1	0	0	3333333
10	0	0	0	0	0	312500	25	0	0	0	0	0	781250
		1	0	0	0	625000			1	0	0	0	1562500
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1250000			1	0	0	0	3125000
	0 or 1	0 or 1	1	0	0	1666667		0 or 1	0 or 1	1	0	0	4166667
12	0	0	0	0	0	375000	30	0	0	0	0	0	937500
		1	0	0	0	750000			1	0	0	0	1875000
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1500000			1	0	0	0	3750000
	0 or 1	0 or 1	1	0	0	2000000		0 or 1	0 or 1	1	0	0	5000000
12.288	0	0	0	0	0	384000	33	0	0	0	0	0	1031250
		1	0	0	0	768000			1	0	0	0	2062500
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1536000			1	0	0	0	4125000
	0 or 1	0 or 1	1	0	0	2048000		0 or 1	0 or 1	1	0	0	5500000
14	0	0	0	0	0	437500	40	0	0	0	0	0	1250000
		1	0	0	0	875000			1	0	0	0	2500000
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1750000			1	0	0	0	5000000
	0 or 1	0 or 1	1	0	0	2333333		0 or 1	0 or 1	1	0	0	6666667
16	0	0	0	0	0	500000	50	0	0	0	0	0	1562500
		1	0	0	0	1000000			1	0	0	0	3125000
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	2000000			1	0	0	0	6250000
	0 or 1	0 or 1	1	0	0	2666667		0 or 1	0 or 1	1	0	0	8333333
17.2032	0	0	0	0	0	537600	60	0	0	0	0	0	1875000
		1	0	0	0	1075200			1	0	0	0	3750000
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	2150400			1	0	0	0	7500000
	0 or 1	0 or 1	1	0	0	2867200		0 or 1	0 or 1	1	0	0	10000000
18	0	0	0	0	0	562500	120*1	0	0	0	0	0	3750000
		1	0	0	0	1125000			1	0	0	0	7500000
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	2250000			1	0	0	0	15000000
	0 or 1	0 or 1	1	0	0	3000000		0 or 1	0 or 1	1	0	0	20000000

Note 1. Supported by SCI7 to SCI11 only.

Table 40.18 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode) (for SCI12)

	SEMR Settings						SEMR Settings				
PCLK (MHz)	BGDM Bit	ABCS Bit	n	N	Maximum Bit Rate (bps)	PCLK (MHz)	BGDM Bit	ABCS Bit	n	N	Maximum Bit Rate (bps)
8	0	0	0	0	250000	19.6608	0	0	0	0	614400
		1	0	0	500000			1	0	0	1228800
	1	0	0	0			1	0	0	0	
		1	0	0	1000000			1	0	0	2457600
9.8304	0	0	0	0	307200	20	0	0	0	0	625000
		1	0	0	614400			1	0	0	1250000
	1	0	0	0			1	0	0	0	
		1	0	0	1228800			1	0	0	2500000
10	0	0	0	0	312500	25	0	0	0	0	781250
		1	0	0	625000			1	0	0	1562500
	1	0	0	0			1	0	0	0	
		1	0	0	1250000			1	0	0	3125000
12	0	0	0	0	375000	30	0	0	0	0	937500
		1	0	0	750000			1	0	0	1875000
	1	0	0	0			1	0	0	0	
		1	0	0	1500000			1	0	0	3750000
12.288	0	0	0	0	384000	33	0	0	0	0	1031250
		1	0	0	768000			1	0	0	2062500
	1	0	0	0			1	0	0	0	
		1	0	0	1536000			1	0	0	4125000
14	0	0	0	0	437500	40	0	0	0	0	1250000
		1	0	0	875000			1	0	0	2500000
	1	0	0	0			1	0	0	0	
		1	0	0	1750000			1	0	0	5000000
16	0	0	0	0	500000	50	0	0	0	0	1562500
		1	0	0	1000000			1	0	0	3125000
	1	0	0	0			1	0	0	0	
		1	0	0	2000000			1	0	0	6250000
17.2032	0	0	0	0	537600	60	0	0	0	0	1875000
		1	0	0	1075200			1	0	0	3750000
	1	0	0	0			1	0	0	0	
		1	0	0	2150400			1	0	0	7500000
18	0	0	0	0	562500						
		1	0	0	1125000						
	1	0	0	0							
		1	0	0	2250000						

Table 40.19 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

		Maximum Bit Rate (bps)	
PCLK (MHz)	External Input Clock (MHz)	SEMR.ABCS Bit = 0	SEMR.ABCS Bit = 1
8	2.0000	125000	250000
9.8304	2.4576	153600	307200
10	2.5000	156250	312500
12	3.0000	187500	375000
12.288	3.0720	192000	384000
14	3.5000	218750	437500
16	4.0000	250000	500000
17.2032	4.3008	268800	537600
18	4.5000	281250	562500
19.6608	4.9152	307200	614400
20	5.0000	312500	625000
25	6.2500	390625	781250
30	7.5000	468750	937500
33	8.2500	515625	1031250
40	10.0000	625000	1250000
50	12.5000	781250	1562500
60	15.0000	937500	1875000
120*1	30.0000	1875000	3750000

Note 1. Supported by SCI7 to SCI11 only.

Table 40.20 Maximum Bit Rate with TMR Clock Input (Asynchronous Mode)

		Maximum Bit Rate (bps)	
PCLK (MHz)	TMR Clock (MHz)	SEMR.ABCS Bit = 0	SEMR.ABCS Bit = 1
8	4	250000	500000
9.8304	4.9152	307200	614400
10	5	312500	625000
12	6	375000	750000
12.288	6.144	384000	768000
14	7	437500	875000
16	8	500000	1000000
17.2032	8.6016	537600	1075200
18	9	562500	1125000
19.6608	9.8304	614400	1228800
20	10	625000	1250000
25	12.5	781250	1562500
30	15	937500	1875000
33	16.5	1031250	2062500
40	20	1250000	2500000
50	25	1562500	3125000
60	30	1875000	3750000

Table 40.21 BRR Settings for Various Bit Rates (Clock Synchronous Mode, Simple SPI Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)																					
	8		10		16		20		25		30		33		40		50		60		120*1	
	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N	n	N
110																						
250	3	124	3	155	3	249																
500	2	249	3	77	3	124	3	155	3	194	3	233	3	255								
1 k	2	124	2	155	2	249	3	77	3	97	3	116	3	128	3	155	3	194	3	233		
2.5 k	1	199	1	249	2	99	2	124	2	155	2	187	2	205	2	249	3	77	3	93	3	187
5 k	1	99	1	124	1	199	1	249	2	77	2	93	2	102	2	124	2	155	3	46	3	93
10 k	0	199	0	249	1	99	1	124	1	155	1	187	1	205	1	249	2	77	2	93	3	46
25 k	0	79	0	99	0	159	0	199	0	249	1	74	1	82	1	99	1	124	1	149	2	74
50 k	0	39	0	49	0	79	0	99	0	124	0	149	0	164	1	49	1	61	1	74	1	149
100 k	0	19	0	24	0	39	0	49	0	62	0	74	0	82	0	99	0	124	0	149	1	74
250 k	0	7	0	9	0	15	0	19	0	24	0	29	0	32	0	39	0	49	0	59	1	29
500 k	0	3	0	4	0	7	0	9	—	—	0	14	—	—	0	19	0	24	0	29	1	14
1 M	0	1			0	3	0	4	—	—			—	—	0	9	—	—	0	14	0	29
2.5 M			0	0*2			0	1			0	2			0	3	0	4	0	5	0	11
5 M							0	0*2							0	1			0	2	0	5
7.5 M											0	0*2							0	1	0	3

Blank cell: Cannot be set since the bit rate error exceeds 5%.

—: Can be set, but a bit rate error of 1 to 5% will occur.

Note 1. Supported by SCI7 to SCI11 only.

Note 2. For SCI7 to SCI11, this setting cannot be used when the FCR.FM bit is 1 (FIFO mode).
When this setting is used while the FCR.FM bit is 0 (non-FIFO mode) or with other channel, continuous transmission or reception is not possible. After transmitting/receiving one frame of data, there is an interval of a 1-bit period before starting transmitting/receiving the next frame of data. The output of the synchronization clock is stopped for a 1-bit period. For this reason, it takes 9 bits worth of time to transfer one frame (8 bits) of data, and the average transfer rate is 8/9 times the bit rate.

Table 40.22 Maximum Bit Rate with External Clock Input (Clock Synchronous Mode, Simple SPI Mode)

PCLK (MHz)	External Input Clock (MHz)	Maximum Bit Rate (Mbps)
8	1.3333	1.3333
10	1.6667	1.6667
12	2.0000	2.0000
14	2.3333	2.3333
16	2.6667	2.6667
18	3.0000	3.0000
20	3.3333	3.3333
25	4.1667	4.1667
30	5.0000	5.0000
33	5.5000	5.5000
40	6.6667	6.6667
50	8.3333	8.3333
60	10.0000	10.0000
120*1	20.0000	20.0000

Note 1. Supported by SCI7 to SCI11 only.

Table 40.23 BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, S = 372)

Bit Rate (bps)	PCLK (MHz)	n	N	Error (%)
9600	7.1424	0	0	0.00
	10.00	0	1	–30.00
	10.7136	0	1	–25.00
	13.00	0	1	–8.99
	14.2848	0	1	0.00
	16.00	0	1	12.01
	18.00	0	2	–15.99
	20.00	0	2	–6.66
	25.00	0	3	–12.49
	30.00	0	3	5.01
	33.00	0	4	–7.59
	40.00	0	5	–6.66
	50.00	0	6	0.01
	60.00	0	7	5.01
	120.00*1	0	16	–1.17

Note 1. Supported by SCI7 to SCI11 only.

Table 40.24 Maximum Bit Rate for Each Operating Frequency (Smart Card Interface Mode, S = 32)

PCLK (MHz)	Maximum Bit Rate (bps)	n	N
10.00	156250	0	0
10.7136	167400	0	0
13.00	203125	0	0
16.00	250000	0	0
18.00	281250	0	0
20.00	312500	0	0
25.00	390625	0	0
30.00	468750	0	0
33.00	515625	0	0
40.00	625000	0	0
50.00	781250	0	0
60.00	937500	0	0
120.00*1	1875000	0	0

Note 1. Supported by SCI7 to SCI11 only.

Table 40.25 BRR Settings for Various Bit Rates (Simple I²C Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	8			10			16			20			25		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
10 k	0	24	0.0	0	31	–2.3	1	12	–3.8	1	15	–2.3	1	19	–2.3
25 k	0	9	0.0	0	12	–3.8	1	4	0.0	1	6	–10.7	1	7	–2.3
50 k	0	4	0.0	0	6	–10.7	1	2	–16.7	1	3	–21.9	1	3	–2.3
100 k	0	2	–16.7	0	3	–21.9	0	4	0.0	0	6	–10.7	1	1	–2.3
250 k	0	0	0.0	0	1	–37.5	0	1	0.0	0	2	–16.7	0	3	–21.9
350 k										0	1	–10.7	0	2	–25.6

Bit Rate (bps)	Operating Frequency PCLK (MHz)														
	30			33			40			50			60		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
10 k	1	23	–2.3	1	25	–0.8	0	124	0.00	2	9	–2.3	1	46	–0.27
25 k	1	9	–6.3	1	10	–6.3	0	40	0.00	2	3	–2.3	0	74	0.00
50 k	1	4	–6.3	1	5	–14.1	0	24	0.00	2	1	–2.3	0	37	–1.32
100 k	1	2	–21.9	1	2	–14.1	0	12	–3.85	1	3	–2.3	0	18	–1.32
250 k	0	3	–6.3	0	4	–17.5	0	4	0.00	0	6	–10.7	0	7	–6.25
350 k	0	2	–10.7	0	2	–1.8	0	3	–10.71	0	4	–10.7	0	4	7.14

Bit Rate (bps)	Operating Frequency PCLK (MHz)		
	120*1		
	n	N	Error (%)
10 k	1	93	–0.27
25 k	0	149	0.00
50 k	0	74	0.00
100 k	0	37	–1.31
250 k	0	14	0.00
350 k	0	10	–2.60

Note 1. Supported by SCI7 to SCI11 only.

Table 40.26 Minimum Widths at High and Low Level for SCL at Various Bit Rates (Simple I²C Mode)

Bit Rate (bps)	Operating Frequency PCLK (MHz)											
	8			10			16			20		
	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)
10 k	0	24	43.75/50.00	0	31	44.80/51.20	1	12	45.50/52.00	1	15	44.80/51.20
25 k	0	9	17.50/20.00	0	12	18.20/20.80	1	4	17.50/20.00	1	6	19.60/22.40
50 k	0	4	8.75/10.00	0	6	9.80/11.20	1	2	10.50/12.00	1	3	11.20/12.80
100 k	0	2	5.25/6.00	0	3	5.60/6.40	0	4	4.37/5.00	0	6	4.90/5.60
250 k	0	0	1.75/2.00	0	1	2.80/3.20	0	1	1.75/2.00	0	2	2.10/2.40
350 k										0	1	1.40/1.60

Bit Rate (bps)	Operating Frequency PCLK (MHz)											
	25			30			33			40		
	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)
10 k	1	19	44.80/51.20	1	23	44.80/51.20	1	25	44.12/50.42	1	32	46.20/52.80
25 k	1	7	17.92/20.48	1	9	18.66/21.33	1	10	18.66/21.33	1	12	18.20/20.80
50 k	1	3	8.96/10.24	1	4	9.33/10.66	1	5	10.18/11.63	1	6	9.80/11.20
100 k	1	1	4.48/5.12	1	2	5.60/6.40	1	2	5.09/5.81	0	13	4.90/5.60
250 k	0	3	2.24/2.56	0	3	1.86/2.13	0	4	2.12/2.42	0	4	1.75/2.00
350 k	0	2	1.68/1.92	0	2	1.40/1.60	0	2	1.27/1.45	0	3	1.40/1.60

Bit Rate (bps)	Operating Frequency PCLK (MHz)								
	50			60			120*1		
	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)	n	N	Min. Widths at High/Low Level for SCL (µs)
10 k	2	9	44.80/51.20	1	47	44.80/51.20	1	93	43.87/50.13
25 k	2	3	17.92/20.48	0	74	17.50/20.00	0	149	17.50/20.00
50 k	2	1	8.96/10.24	0	37	8.87/10.13	0	74	8.75/10.00
100 k	1	3	4.48/5.12	0	18	4.43/5.07	0	37	4.43/5.07
250 k	0	6	1.96/2.24	0	7	1.87/2.13	0	15	1.87/2.13
350 k	0	4	1.40/1.60	0	5	1.40/1.60	0	10	1.28/1.47

Note 1. Supported by SCI7 to SCI11 only.

40.2.14 Modulation Duty Register (MDDR)

Address(es): SCI0.MDDR 0008 A012h, SCI1.MDDR 0008 A032h, SCI2.MDDR 0008 A052h, SCI3.MDDR 0008 A072h, SCI4.MDDR 0008 A092h, SCI5.MDDR 0008 A0B2h, SCI6.MDDR 0008 A0D2h, SCI7.MDDR 000D 00F2h, SCI8.MDDR 000D 0012h, SCI9.MDDR 000D 0032h, SCI10.MDDR 000D 0052h, SCI11.MDDR 000D 0072h, SCI12.MDDR 0008 B312h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1

The MDDR register corrects the bit rate adjusted by the BRR register.
When the SEMR.BRME bit is set to 1, the bit rate generated by the on-chip baud rate generator is evenly corrected according to the settings of the MDDR register (M/256). The relationship between the MDDR register setting (M) and the bit rate (B) is given in Table 40.27 and Table 40.28.
The range of the value that can be set in the MDDR register is from 80h to FFh. A value other than these cannot be set.
The MDDR register is writable only when the TE and RE bits in the SCR register are 0.

Table 40.27 Relationship between MDDR Setting (M) and Bit Rate (B) When Bit Rate Modulation Function is Used (for SCI0 to SCI11)

Mode	SEMR Settings			BRR Setting	Error (%)
	BGDM Bit	ABCS Bit	ABCSE Bit		
Asynchronous, multi-processor communication	0	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	1	0	0	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	0	1	0		
	1	1	0	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	0 or 1	0 or 1	1	$N = \frac{PCLK \times 10^6}{12 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 12 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI*1				$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	
Smart card interface				$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Simple I^2C*2				$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	

B: Bit rate (bps)
M: MDDR setting (128 ≤ MDDR ≤ 256)
N: BRR setting for baud rate generator (0 ≤ N ≤ 255)
PCLK: Operating frequency (MHz)
n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 40.14 and Table 40.15, section 40.2.13, Bit Rate Register (BRR).

Note 1. Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).
Note 2. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I²C mode satisfy the I²C-bus standard.

Table 40.28 Relationship between MDDR Setting (M) and Bit Rate (B) When Bit Rate Modulation Function is Used (for SCI12)

Mode	SEMR Settings		BRR Setting	Error (%)
	BGDM Bit	ABCS Bit		
Asynchronous, multi-processor communication	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	1	0	$N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
	0	1		
	1	1	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI*1			$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	
Smart card interface			$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times \frac{256}{M} \times B} - 1$	$Error = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$
Simple I²C*2			$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$	

B: Bit rate (bps)
M: MDDR setting (128 ≤ MDDR ≤ 256)
N: BRR setting for baud rate generator (0 ≤ N ≤ 255)
PCLK: Operating frequency (MHz)
n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 40.14 and Table 40.15, section 40.2.13, Bit Rate Register (BRR).

Note 1. Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).
Note 2. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I²C mode satisfy the I²C-bus standard.

Smaller settings of the SMR.CKS[1:0] bits and larger settings of the BRR register reduce difference in the length of the 1-bit period.

40.2.15 Serial Extended Mode Register (SEMR)

Address(es): SCI0.SEMR 0008 A007h, SCI1.SEMR 0008 A027h, SCI2.SEMR 0008 A047h, SCI3.SEMR 0008 A067h, SCI4.SEMR 0008 A087h, SCI5.SEMR 0008 A0A7h, SCI6.SEMR 0008 A0C7h, SCI7.SEMR 000D 00E7h, SCI8.SEMR 000D 0007h, SCI9.SEMR 000D 0027h, SCI10.SEMR 000D 0047h, SCI11.SEMR 000D 0067h, SCI12.SEMR 0008 B307h

	b7	b6	b5	b4	b3	b2	b1	b0
	RXDESEL	BGDM	NFEN	ABCS	ABCSE	BRME	—	ACS0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ACS0	Asynchronous Mode Clock Source Select	(Valid only in asynchronous mode) 0: External clock input 1: Logical AND of two compare matches output from TMR (valid for SCI5, SCI6, and SCI12 only) Available compare match output varies per SCI channel.	R/W*1
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b2	BRME	Bit Rate Modulation Enable	0: Bit rate modulation function is disabled. 1: Bit rate modulation function is enabled.	R/W*1
b3	ABCSE	Asynchronous Mode Base Clock Select Extended*2	(Valid only when using a on-chip baud rate generator in asynchronous mode) 0: The number of clock cycles for 1-bit period depends on the BGDM and ABCS bits setting. 1: Selects 6 base clock cycles for 1-bit period.	R/W*1
b4	ABCS	Asynchronous Mode Base Clock Select	(Valid only in asynchronous mode) 0: Selects 16 base clock cycles for 1-bit period. 1: Selects 8 base clock cycles for 1-bit period.	R/W*1
b5	NFEN	Digital Noise Filter Function Enable	(In asynchronous mode) 0: Noise cancellation function for the RXDn input signal is disabled. 1: Noise cancellation function for the RXDn input signal is enabled. (in simple I^2C mode) 0: Noise cancellation function for the SSCLn and SSDAn input signals is disabled. 1: Noise cancellation function for the SSCLn and SSDAn input signals is enabled. The NFEN bit should be 0 in any mode other than above.	R/W*1
b6	BGDM	Baud Rate Generator Double-Speed Mode Select	(Only valid the SCR.CKE[1] bit is 0 in asynchronous mode) 0: Baud rate generator outputs the clock with normal frequency. 1: Baud rate generator outputs the clock with doubled frequency.	R/W*1
b7	RXDESEL	Asynchronous Start Bit Edge Detection Select	(Valid only in asynchronous mode) 0: The low level on the RXDn pin is detected as the start bit. 1: A falling edge on the RXDn pin is detected as the start bit.	R/W*1

Note 1. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).
Note 2. This bit is reserved for SCI12. It is read as 0. The write value should be 0.

The SEMR register is used to select a clock source for 1-bit period in asynchronous mode or a detection method of the start bit.

ACS0 Bit (Asynchronous Mode Clock Source Select)

Selects the clock source in the asynchronous mode.

The ACS0 bit is valid in asynchronous mode (SMR.CM bit = 0) and when an external clock input is selected (SCR.CKE[1:0] bits = 10b or 11b). This bit is used to select an external clock input or the logical AND of compare matches output from the internal TMR.

Set the ACS0 bit to 0 in other than asynchronous mode.

For SCI5, SCI6, and SCI12, the TMOn output (n = 0 to 3) of TMR units 0 and 1 can be set as the base clock source. Refer to Table 40.29 for details.

The ACS0 bits for SCI0 to SCI4 and SCI7 to SCI11 are reserved. The write values to these bits for SCI0 to SCI4 and SCI7 to SCI11 should be 0.

Table 40.29 Correspondence between SCI Channels and Compare Match Outputs

SCI	TMR	Compare Match Output
SCI5	Unit 0	TMO0, TMO1
SCI6	Unit 1	TMO2, TMO3
SCI12	Unit 0	TMO0, TMO1

Figure 40.5 shows a setting example of when TMO0 and TMO1 in the TMR unit 0 are selected for output.




Figure 40.5 Example of Average Transfer Rate Setting When TMR Clock is Input

BRME Bit (Bit Rate Modulation Enable)

This bit enables and disables the bit rate modulation function. The bit rate generated by on-chip baud rate generator is evenly corrected when this function is enabled.

ABCSE Bit (Asynchronous Mode Base Clock Select Extended)

When setting this bit to 1, the 1-bit period becomes 6 cycles of the base clock and the clock of doubled frequency is output from the baud rate generator.
This bit is valid when the on-chip baud rate generator is selected as the clock source (SCR.CKE[1] = 0) in asynchronous mode (SMR.CM = 0).
When the bit rate is made to be 1/6 of PCLK frequency, set this bit to 1, the SMR.CKS[1:0] bits to 00b, and the BRR register to 00h.

NFEN Bit (Digital Noise Filter Function Enable)

This bit enables or disables the digital noise filter function.
When the function is enabled, noise cancellation is applied to the RXDn input signal in asynchronous mode, and noise cancellation is applied to the SSDAn and SSCLn input signals in simple I^2C mode.
In any mode other than above, set the NFEN bit to 0 to disable the digital noise filter function.
When the function is disabled, input signals are transferred as is, as internal signals.

BGDM Bit (Baud Rate Generator Double-Speed Mode Select)

Selects the cycle of output clock for the baud rate generator.
This bit is valid when the on-chip baud rate generator is selected as the clock source (SCR.CKE[1] = 0) in asynchronous mode (SMR.CM = 0). For the clock output from the baud rate generator, either normal or doubled frequency can be selected. The base clock is generated by the clock output from the baud rate generator. When the BGDM bit is set to 1, the base clock cycle is halved and the bit rate is doubled.
Set this bit to 0 in modes other than asynchronous mode.

RXDESEL Bit (Asynchronous Start Bit Edge Detection Select)

Selects the detection method of the start bit for reception in asynchronous mode. When a break occurs, data receiving operation depends on the settings of this bit. Set this bit to 1 when reception should be stopped while a break occurs or when reception should be started without retaining the RXDn pin input at high level for the period of one data frame or longer after completion of the break.
Set this bit to 0 in modes other than asynchronous mode.

40.2.16 Noise Filter Setting Register (SNFR)

Address(es): SCI0.SNFR 0008 A008h, SCI1.SNFR 0008 A028h, SCI2.SNFR 0008 A048h, SCI3.SNFR 0008 A068h, SCI4.SNFR 0008 A088h, SCI5.SNFR 0008 A0A8h, SCI6.SNFR 0008 A0C8h, SCI7.SNFR 000D 00E8h, SCI8.SNFR 000D 0008h, SCI9.SNFR 000D 0028h, SCI10.SNFR 000D 0048h, SCI11.SNFR 000D 0068h, SCI12.SNFR 0008 B308h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	NFCS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	NFCS[2:0]	Noise Filter Clock Select	In asynchronous mode, the standard setting for the base clock is as follows. b2 b0 0 0 0: The clock signal divided by 1 is used with the noise filter. In simple I²C mode, the standard settings for the clock source of the on-chip baud rate generator selected by the SMR.CKS[1:0] bits are given below. b2 b0 0 0 1: The clock signal divided by 1 is used with the noise filter. 0 1 0: The clock signal divided by 2 is used with the noise filter. 0 1 1: The clock signal divided by 4 is used with the noise filter. 1 0 0: The clock signal divided by 8 is used with the noise filter. Settings other than above are prohibited.	R/W*1
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

NFCS[2:0] Bits (Noise Filter Clock Select)

These bits select the sampling clock for the digital noise filter. To use the noise filter in asynchronous mode, set these bits to 000b. In simple I²C mode, set the bits to a value in the range from 001b to 100b.

40.2.17 I²C Mode Register 1 (SIMR1)

Address(es): SCI0.SIMR1 0008 A009h, SCI1.SIMR1 0008 A029h, SCI2.SIMR1 0008 A049h, SCI3.SIMR1 0008 A069h, SCI4.SIMR1 0008 A089h, SCI5.SIMR1 0008 A0A9h, SCI6.SIMR1 0008 A0C9h, SCI7.SIMR1 000D 00E9h, SCI8.SIMR1 000D 0009h, SCI9.SIMR1 000D 0029h, SCI10.SIMR1 000D 0049h, SCI11.SIMR1 000D 0069h, SCI12.SIMR1 0008 B309h

	b7	b6	b5	b4	b3	b2	b1	b0
	IICDL[4:0]					—	—	IICM
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IICM	Simple I²C Mode Select	SMIF IICM 0 0: Asynchronous mode, Multi-processor mode, Clock synchronous mode (in asynchronous mode, synchronous, or simple SPI mode) 0 1: Simple I²C mode 1 0: Smart card interface mode 1 1: Setting prohibited.	R/W*1
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7 to b3	IICDL[4:0]	SSDA Output Delay Select	(Cycles below are of the clock signal from the on-chip baud rate generator.) b7 b3 0 0 0 0 0: No output delay 0 0 0 0 1: 0 to 1 cycle 0 0 0 1 0: 1 to 2 cycles 0 0 0 1 1: 2 to 3 cycles 0 0 1 0 0: 3 to 4 cycles 0 0 1 0 1: 4 to 5 cycles : : 1 1 1 1 0: 29 to 30 cycles 1 1 1 1 1: 30 to 31 cycles	R/W*1

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

SIMR1 is used to select simple I²C mode and the number of delay stages for the SSDA output.

IICM Bit (Simple I²C Mode Select)

In conjunction with the SCMR.SMIF bit, this bit selects the operating mode.

IICDL[4:0] Bits (SSDA Output Delay Select)

These bits are used to set a delay for output on the SSDAn pin relative to the falling edge of the output on the SSCLn pin. The available delay settings range from no delay to 31 cycles, with the clock signal from the on-chip baud rate generator as the base. The signal obtained by frequency-dividing PCLK by the divisor set in the SMR.CKS[1:0] bits is supplied as the clock signal from the on-chip baud rate generator. Set these bits to 00000b unless operation is in simple I²C mode. In simple I²C mode, set the bits to a value in the range from 00001b to 11111b.

40.2.18 I²C Mode Register 2 (SIMR2)

Address(es): SCI0.SIMR2 0008 A00Ah, SCI1.SIMR2 0008 A02Ah, SCI2.SIMR2 0008 A04Ah, SCI3.SIMR2 0008 A06Ah, SCI4.SIMR2 0008 A08Ah, SCI5.SIMR2 0008 A0AAh, SCI6.SIMR2 0008 A0CAh, SCI7.SIMR2 000D 00EAh, SCI8.SIMR2 000D 000Ah, SCI9.SIMR2 000D 002Ah, SCI10.SIMR2 000D 004Ah, SCI11.SIMR2 000D 006Ah, SCI12.SIMR2 0008 B30Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	IICACKT	—	—	—	IICCSC	IICINTM
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IICINTM	I²C Interrupt Mode Select	0: Use ACK/NACK interrupts. 1: Use reception and transmission interrupts.	R/W*1
b1	IICCSC	Clock Synchronization	0: No synchronization with the clock signal 1: Synchronization with the clock signal	R/W*1
b4 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	IICACKT	ACK Transmission Data	0: ACK transmission 1: NACK transmission and reception of ACK/NACK	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

SIMR2 is used to select how reception and transmission are controlled in simple I²C mode.

IICINTM Bit (I²C Interrupt Mode Select)

This bit selects the sources of interrupt requests in simple I²C mode.

IICCSC Bit (Clock Synchronization)

Set the IICCSC bit to 1 if the internally generated SSCLn clock signal is to be synchronized when the SSCLn pin has been placed at the low level in the case of a wait inserted by the other device, etc.

The SSCLn clock signal is not synchronized if the IICCSC bit is 0. The SSCLn clock signal is generated in accord with the rate selected in the BRR regardless of the level being input on the SSCLn pin.

Set the IICCSC bit to 1 except during debugging.

IICACKT Bit (ACK Transmission Data)

Transmitted data contains ACK bits. Set this bit to 1 when ACK and NACK bits are received.

40.2.19 I²C Mode Register 3 (SIMR3)

Address(es): SCI0.SIMR3 0008 A00Bh, SCI1.SIMR3 0008 A02Bh, SCI2.SIMR3 0008 A04Bh, SCI3.SIMR3 0008 A06Bh, SCI4.SIMR3 0008 A08Bh, SCI5.SIMR3 0008 A0ABh, SCI6.SIMR3 0008 A0CBh, SCI7.SIMR3 000D 00EBh, SCI8.SIMR3 000D 000Bh, SCI9.SIMR3 000D 002Bh, SCI10.SIMR3 000D 004Bh, SCI11.SIMR3 000D 006Bh, SCI12.SIMR3 0008 B30Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	IICSCLS[1:0]		IICSDAS[1:0]		IICSTIF	IICSTP REQ	IICRST AREQ	IICSTA REQ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IICSTAREQ	Start Condition Generation	0: A start condition is not generated. 1: A start condition is generated.*1, *3, *4, *5	R/W
b1	IICRSTAREQ	Restart Condition Generation	0: A restart condition is not generated. 1: A restart condition is generated.*2, *3, *4, *5	R/W
b2	IICSTPREQ	Stop Condition Generation	0: A stop condition is not generated. 1: A stop condition is generated.*2, *3, *4, *5	R/W
b3	IICSTIF	Issuing of Start, Restart, or Stop Condition Completed Flag	0: There are no requests for generating conditions or a condition is being generated. 1: A start, restart, or stop condition is completely generated.	R/W
b5, b4	IICSDAS[1:0]	SSDA Output Select	b5 b4 0 0: Serial data output 0 1: Generate a start, restart, or stop condition. 1 0: Output the low level on the SSDAn pin. 1 1: Place the SSDAn pin in the high-impedance state.	R/W
b7, b6	IICSCLS[1:0]	SSCL Output Select	b7 b6 0 0: Serial clock output 0 1: Generate a start, restart, or stop condition. 1 0: Output the low level on the SSCLn pin. 1 1: Place the SSCLn pin in the high-impedance state.	R/W

Note 1. Generate a start condition only when the SSCLn and SSDAn pins are both high (the corresponding bits in the corresponding PIDR registers are 1).
Note 2. Generate a restart or stop condition only when the SSCLn pin is low (the corresponding bit in the PIDR register is 0).
Note 3. Do not set more than one from among the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits to 1 at a given time.
Note 4. Execute the generation of a condition after the value of the IICSTIF flag is 0.
Note 5. Do not write 0 to this bit while it is 1. Generation of a condition is suspended by writing 0 to this bit while it is 1.

SIMR3 is used to control the simple I²C mode start and stop conditions, and to hold the SSDAn and SSCLn pins at fixed levels.

IICSTAREQ Bit (Start Condition Generation)

When a start condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICSTAREQ bit to 1.

[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the start condition

IICRSTAREQ Bit (Restart Condition Generation)

When a restart condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICRSTAREQ bit to 1.
[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the restart condition

IICSTPREQ Bit (Stop Condition Generation)

When a stop condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICSTPREQ bit to 1.
[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the stop condition

IICSTIF Flag (Issuing of Start, Restart, or Stop Condition Completed Flag)

After generating a condition, this bit indicates that the generation is completed. When using the IICSTAREQ, IICRSTAREQ, or IICSTPREQ bit to cause generation of a condition, do so after setting the IICSTIF flag to 0.
When the IICSTIF flag is 1 while an interrupt request is enabled by setting the SCR.TEIE bit, an STI request is output.
[Setting condition]

- Completion of the generation of a start, restart, or stop condition (however, in cases where this conflicts with any of the conditions for the flag becoming 0 listed below, the other condition takes precedence)

[Clearing conditions]

- Writing 0 to the bit (confirm that the IICSTIF flag is 0 before doing so)
- Writing 0 to the SIMR1.IICM bit (when operation is not in simple I^2C mode)
- Writing 0 to the SCR.TE bit

IICSDAS[1:0] Bits (SSDA Output Select)

These bits control output from the SSDAn pin.
Set the IICSDAS[1:0] and IICSCLS[1:0] bits to the same value during normal operations.

IICSCLS[1:0] Bits (SSCL Output Select)

These bits control output from the SSCLn pin.
Set the IICSCLS[1:0] and IICSDAS[1:0] bits to the same value during normal operations.

40.2.20 I²C Status Register (SISR)

Address(es): SCI0.SISR 0008 A00Ch, SCI1.SISR 0008 A02Ch, SCI2.SISR 0008 A04Ch, SCI3.SISR 0008 A06Ch, SCI4.SISR 0008 A08Ch, SCI5.SISR 0008 A0ACh, SCI6.SISR 0008 A0CCh, SCI7.SISR 000D 00ECh, SCI8.SISR 000D 000Ch, SCI9.SISR 000D 002Ch, SCI10.SISR 000D 004Ch, SCI11.SISR 000D 006Ch, SCI12.SISR 0008 B30Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	IICACKR
Value after reset:	0	0	x	x	0	x	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	IICACKR	ACK Reception Data Flag	0: ACK received 1: NACK received	R/W*1
b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b2	—	Reserved	The read value is undefined.	R
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	—	Reserved	The read value is undefined.	R
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to this bit, to clear the flag.

SISR is used to monitor state in relation to simple I²C mode.

IICACKR Flag (ACK Reception Data Flag)

Received ACK and NACK bits can be read from this bit.

The IICACKR flag is updated at the rising of SSCLn clock for the ACK/NACK receiving bit.

40.2.21 SPI Mode Register (SPMR)

Address(es): SCI0.SPMR 0008 A00Dh, SCI1.SPMR 0008 A02Dh, SCI2.SPMR 0008 A04Dh, SCI3.SPMR 0008 A06Dh, SCI4.SPMR 0008 A08Dh, SCI5.SPMR 0008 A0ADh, SCI6.SPMR 0008 A0CDh, SCI7.SPMR 000D 00EDh, SCI8.SPMR 000D 000Dh, SCI9.SPMR 000D 002Dh, SCI10.SPMR 000D 004Dh, SCI11.SPMR 000D 006Dh, SCI12.SPMR 0008 B30Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	CKPH	CKPOL	—	MFF	—	MSS	CTSE	SSE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SSE	SSn# Pin Function Enable	0: SSn# pin function is disabled. 1: SSn# pin function is enabled.	R/W*1
b1	CTSE	CTS Enable	0: CTS function is disabled (RTS output function is enabled). 1: CTS function is enabled.	R/W*1
b2	MSS	Master Slave Select	0: Transmission is through the SMOSIn pin and reception is through the SMISOn pin (master mode). 1: Reception is through the SMOSIn pin and transmission is through the SMISOn pin (slave mode).	R/W*1
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	MFF	Mode Fault Flag	0: No mode fault error 1: Mode fault error	R/W*2
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	CKPOL	Clock Polarity Select	0: Clock polarity is not inverted. 1: Clock polarity is inverted.	R/W*1
b7	CKPH	Clock Phase Select	0: Clock is not delayed. 1: Clock is delayed.	R/W*1

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).
Note 2. Only 0 can be written to these bits, which clears the flag.

SPMR is used to select the extension settings in asynchronous and clock synchronous modes.

SSE Bit (SSn# Pin Function Enable)

Set this bit to 1 if the SSn# pin is to be used in control of transmission and reception (in simple SPI mode). Set this bit to 0 in any other mode. Furthermore, even for usage in simple SPI mode, the SSn# pin on the master side is not required to control reception and transmission when master mode (SCR.CKE[1:0] = 00b and MSS = 0) is selected and there is a single master, so the setting for the SSE bit is 0. Do not set both the SSE and CTSE bits to enabled (even if this setting is made, operation is the same as that when these bits are set to 0).

CTSE Bit (CTS Enable)

Set this bit to 1 if the SSn# pin is to be used for inputting of the CTS control signal to control of transmission and reception. The RTS signal is output when this bit is set to 0. Set this bit to 0 in smart card interface mode, simple SPI mode, and simple I^2C mode. Do not set both the CTSE and SSE bits to enabled (even if this setting is made, operation is the same as that when these bits are set to 0).

MSS Bit (Master Slave Select)

This bit selects between master and slave operation in simple SPI mode. When the MSS bit is set to 1, data is received through the SMOSIn pin and transmitted through the SMISOn pin.
Set this bit to 0 in modes other than simple SPI mode.

MFF Flag (Mode Fault Flag)

This bit indicates mode fault errors.
In a multi-master configuration, determine the mode fault error occurrence by reading the MFF flag.
[Setting condition]

- Input on the SSn# pin being at the low level during master operation in simple SPI mode (SSE bit = 1 and MSS bit = 0)

[Clearing condition]

- Writing 0 to the bit after it was read as 1

CKPOL Bit (Clock Polarity Select)


This bit selects the polarity of the clock signal output through the SCKn pin. Refer to Figure 40.62 for details.
Set the bit to 0 in other than simple SPI mode and clock synchronous mode.

CKPH Bit (Clock Phase Select)

This bit selects the phase of the clock signal output through the SCKn pin. Refer to Figure 40.62 for details.
Set the bit to 0 in other than simple SPI mode and clock synchronous mode.

40.2.22 FIFO Control Register (FCR)

Address(es): SCI7.FCR 000D 00F4h, SCI8.FCR 000D 0014h, SCI9.FCR 000D 0034h, SCI10.FCR 000D 0054h, SCI11.FCR 000D 0074h, SCI7.FCR.H 000D 00F4h, SCI8.FCR.H 000D 0014h, SCI9.FCR.H 000D 0034h, SCI10.FCR.H 000D 0054h, SCI11.FCR.H 000D 0074h, SCI7.FCR.L 000D 00F5h, SCI8.FCR.L 000D 0015h, SCI9.FCR.L 000D 0035h, SCI10.FCR.L 000D 0055h, SCI11.FCR.L 000D 0075h



Bit	Symbol	Bit Name	Description	R/W
b0	FM	FIFO Mode Select*1	0: Non-FIFO mode (TDR and RDR registers are used for transmit and receive) 1: FIFO mode (FTDR and FRDR registers are used for transmit and receive)	R/W*2
b1	RFRST	Receive FIFO Reset*3	Writing 1 clears the number of data stored in the receive FIFO to 0	R/W
b2	TFRST	Transmit FIFO Reset*3	Writing 1 clears the number of data stored in the transmit FIFO to 0	R/W
b3	DRES	Receive Data Ready Interrupt Select	0: Receive data full interrupt (RXI) 1: Error interrupt (ERI)	R/W*2
b7 to b4	TTRG[3:0]	Transmit FIFO Threshold Setting *1	Specifies the threshold value for the SSRFIFO.TDFE flag to become 1 b7 b4 0 0 0 0: Transmit FIFO threshold value is 0 0 0 0 1: Transmit FIFO threshold value is 1 : : 1 1 1 1: Transmit FIFO threshold value is 15	R/W
b11 to b8	RTRG[3:0]	Receive FIFO Threshold Setting *1	Specifies the threshold value for the SSRFIFO.RDF flag to become 1 b11 b8 0 0 0 0: Setting prohibited 0 0 0 1: Receive FIFO threshold value is 1 : : 1 1 1 1: Receive FIFO threshold value is 15	R/W
b15 to b12	RSTRG[3:0]	RTS# Output Threshold Setting *4	Specifies the threshold value for the RTSn# pin to be driven high b15 b12 0 0 0 0: Setting prohibited 0 0 0 1: Receive FIFO threshold value is 1 : : 1 1 1 1: Receive FIFO threshold value is 15	R/W

Note 1. These bits are enabled in asynchronous mode and clock synchronous mode only.
Note 2. These bits can be rewritten only when the TE and RE bits in the SCR register are both 0.
Note 3. These bits are enabled only when the FM bit is 1.
Note 4. These bits are enabled when the FM bit is 1, and the CTSE and SSE bits in the SPMR register are both 0 (RTS# output is enabled).

FM Bit (FIFO Mode Select)

This bit is used to enable FIFO mode. Setting this bit to 1 enables FIFO, and causes FTDR and FRDR to be used as the data register for transmit and receive, respectively.

Setting this bit to 0 disables FIFO, and causes the TDR and RDR registers, or the TDRHL, TDRH, TDRL, RDRHL, RDRH, and RDRL registers to be used as the data register for transmit and receive.

This bit is enabled in asynchronous mode and clock synchronous mode only. This bit should be set to 0 in any other mode. When rewriting this bit, transmit and receive should be disabled.

RFRST Bit (Receive FIFO Reset)

Setting the RFRST bit to 1, causes the FDR.R[4:0] bits to become 0. The value of the RFRST bit automatically returns to 0 after 1 PCLK.

TFRST Bit (Transmit FIFO Reset)

Setting the TFRST bit to 1, causes the FDR.T[4:0] bits to become 0. The value of the TFRST bit automatically returns to 0 after 1 PCLK.

DRES Bit (Receive Data Ready Interrupt Select)

This bit is used to select the interrupt request that is generated when the SSRFIFO.DR flag becomes 1. When this bit is 0, a DR flag of 1 generates a receive data full interrupt (RXI) request. When this bit is 1, a DR flag of 1 generates a receive error interrupt (ERI) request.

TTRG[3:0] Bits (Transmit FIFO Threshold Setting)

The SSRFIFO.TDFE flag becomes 1 when the value of the FDR.T[4:0] bits becomes equal to or less than the value set in the TTRG[3:0] bits. At this time, if the SCR.TIE bit is 1, a transmit data empty interrupt (TXI) request is generated.

RTRG[3:0] Bits (Receive FIFO Threshold Setting)


The SSRFIFO.RDF flag becomes 1 when the values of the FDR.R[4:0] bits are equal to or greater than the values set in the RTRG[3:0] bits. At this time, if the SCR.RIE bit is 1, a receive data full interrupt (RXI) request is generated.

RSTRG[3:0] Bits (RTS# Output Threshold Setting)

When the values of the FDR.R[4:0] bits becomes equal to or greater than the values set in the RSTRG[3:0] bits, the RTSn# pin is driven high. When using this function, set both the CTSE and SSE bits in the SPMR register to 0 to enable RTSn# output.

40.2.23 FIFO Data Count Register (FDR)

Address(es): SCI7.FDR 000D 00F6h, SCI8.FDR 000D 0016h, SCI9.FDR 000D 0036h, SCI10.FDR 000D 0056h, SCI11.FDR 000D 0076h, SCI7.FDR.H 000D 00F6h, SCI8.FDR.H 000D 0016h, SCI9.FDR.H 000D 0036h, SCI10.FDR.H 000D 0056h, SCI11.FDR.H 000D 0076h, SCI7.FDR.L 000D 00F7h, SCI8.FDR.L 000D 0017h, SCI9.FDR.L 000D 0037h, SCI10.FDR.L 000D 0057h, SCI11.FDR.L 000D 0077h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	R[4:0]	Receive FIFO Data Count*1	These bits indicate the number of data stored in the receive FIFO	R
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R
b12 to b8	T[4:0]	Transmit FIFO Data Count*1	These bits indicate the number of data stored in the transmit FIFO	R
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R

Note 1. These bits are valid only in asynchronous mode or clock synchronous mode.

R[4:0] Bits (Receive FIFO Data Count)


These bits indicate the number of data stored in the receive FIFO. 00h indicates that no received data is in FIFO, and 10h indicates that 16 frame data received have been stored in FIFO.
These bits never have values in the range from 11h to 1Fh.

T[4:0] Bits (Transmit FIFO Data Count)

These bits indicate the number of untransmitted data in the transmit FIFO. 00h indicates that no untransmitted data is in FIFO, and 10h indicates that 16 frames of untransmitted data are stored in FIFO.
These bits never have values in the range from 11h to 1Fh.

40.2.24 Line Status Register (LSR)

Address(es): SCI7.LSR 000D 00F8h, SCI8.LSR 000D 0018h, SCI9.LSR 000D 0038h, SCI10.LSR 000D 0058h, SCI11.LSR 000D 0078h, SCI7.LSR.H 000D 00F8h, SCI8.LSR.H 000D 0018h, SCI9.LSR.H 000D 0038h, SCI10.LSR.H 000D 0058h, SCI11.LSR.H 000D 0078h, SCI7.LSR.L 000D 00F9h, SCI8.LSR.L 000D 0019h, SCI9.LSR.L 000D 0039h, SCI10.LSR.L 000D 0059h, SCI11.LSR.L 000D 0079h



Bit	Symbol	Bit Name	Description	R/W
b0	ORER	Overrun Error Flag*1	The same value as that in the SSRFIFO.ORER flag is read. 0: An overrun error has not occurred. 1: An overrun error has occurred.	R*2
b1	—	Reserved	This bit are read as 0. The write value should be 0.	R
b6 to b2	FNUM[4:0]	Framing Error Count	These bits indicate the number of data with a framing error among the data stored in the receive FIFO.	R
b7	—	Reserved	This bit are read as 0. The write value should be 0.	R
b12 to b8	PNUM[4:0]	Parity Error Count	These bits indicate the number of data with a parity error among the data stored in the receive FIFO.	R
b15 to b13	—	Reserved	This bit are read as 0. The write value should be 0.	R

Note 1. The bit can be read only in FIFO mode, and asynchronous mode or clock synchronous mode.
Note 2. To clear this flag, confirm that the SSRFIFO.ORER flag is 1 first, and then write 0 to the SSRFIFO.ORER flag.

ORER Flag (Overrun Error Flag)

This bit becomes 1 when an overrun error occurs. The value of the SSRFIFO.ORER flag is reflected to this bit. To clear this flag, clear the SSRFIFO.ORER flag.

FNUM[4:0] Bits (Framing Error Count)


These bits indicate the number of data in which a framing error has occurred among the received data in the receive FIFO.

PNUM[4:0] Bits (Parity Error Count)

These bits indicate the number of data in which a parity error has occurred among the received data in the receive FIFO.

40.2.25 Comparison Data Register (CDR)

Address(es): SCI0.CDR 0008 A01Ah, SCI1.CDR 0008 A03Ah, SCI2.CDR 0008 A05Ah, SCI3.CDR 0008 A07Ah, SCI4.CDR 0008 A09Ah, SCI5.CDR 0008 A0BAh, SCI6.CDR 0008 A0DAh, SCI7.CDR 000D 00FAh, SCI8.CDR 000D 001Ah, SCI9.CDR 000D 003Ah, SCI10.CDR 000D 005Ah, SCI11.CDR 000D 007Ah,
SCI0.CDR.H 0008 A01Ah, SCI1.CDR.H 0008 A03Ah, SCI2.CDR.H 0008 A05Ah, SCI3.CDR.H 0008 A07Ah, SCI4.CDR.H 0008 A09Ah, SCI5.CDR.H 0008 A0BAh, SCI6.CDR.H 0008 A0DAh, SCI7.CDR.H 000D 00FAh, SCI8.CDR.H 000D 001Ah, SCI9.CDR.H 000D 003Ah, SCI10.CDR.H 000D 005Ah, SCI11.CDR.H 000D 007Ah,
SCI0.CDR.L 0008 A01Bh, SCI1.CDR.L 0008 A03Bh, SCI2.CDR.L 0008 A05Bh, SCI3.CDR.L 0008 A07Bh, SCI4.CDR.L 0008 A09Bh, SCI5.CDR.L 0008 A0BBh, SCI6.CDR.L 0008 A0DBh, SCI7.CDR.L 000D 00FBh, SCI8.CDR.L 000D 001Bh, SCI9.CDR.L 000D 003Bh, SCI10.CDR.L 000D 005Bh, SCI11.CDR.L 000D 007Bh



Bit	Symbol	Bit Name	Description	R/W
b8 to b0	CMPD[8:0]	Comparison Data	These bits specify the data of comparison source when using the data match detection function.	R/W
b15 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R

CMPD[8:0] Bits (Comparison Data)

These bits are used for detecting a data match. The length of the valid bit is the same as the character length set in the SMR.CHR and SCMR.CHR1 bits.

The DCCR.DCMF flag becomes 1 when the received data matches with the value of these bits.

40.2.26 Data Comparison Control Register (DCCR)

Address(es): SCI0.DCCR 0008 A013h, SCI1.DCCR 0008 A033h, SCI2.DCCR 0008 A053h, SCI3.DCCR 0008 A073h, SCI4.DCCR 0008 A093h, SCI5.DCCR 0008 A0B3h, SCI6.DCCR 0008 A0D3h, SCI7.DCCR 000D 00F3h, SCI8.DCCR 000D 0013h, SCI9.DCCR 000D 0033h, SCI10.DCCR 000D 0053h, SCI11.DCCR 000D 0073h

	b7	b6	b5	b4	b3	b2	b1	b0
	DCME	IDSEL	—	DFER	DPER	—	—	DCMF
Value after reset	0	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	DCMF	Data Match Flag	0: Data is not matched 1: Data is matched	R/(W) *1
b2, b1	—	Reserved	These bits are read as 0. The write value should be 0	R/W
b3	DPER	Match Data Parity Error Flag	0: A parity error is not found in the matched data. 1: A parity error is found in the matched data.	R/(W) *1
b4	DFER	Match Data Framing Error Flag	0: A framing error is not found in the matched data. 1: A framing error is found in the matched data.	R/(W) *1
b5	—	Reserved	This bit is read as 0. The write value should be 0	R/W
b6	IDSEL	ID Frame Select*2	0: All data is to be compared 1: The data with the multi-processor bit set to 1 is to be compared	R/W
b7	DCME	Data Match Detection Enable*2	0: Data match detection is disabled 1: Data match detection is enabled	R/W

Note 1. Only 0 can be written to this bit, which clears the flag. To clear this flag, confirm that the flag is 1, and then write 0 to the flag.
Note 2. This bit is only valid in asynchronous mode.

DCMF Flag (Data Match Flag)

This flag indicates the comparison result of the received data and the value of the CDR register.

[Setting condition]

- When the received data matches with the value in the CDR register while the DCME bit is 1

[Clearing condition]

- When 0 is written to the flag after reading this flag as 1

Even when the SCR.RE bit is set to 0, the DCMF flag has no effect and retains the previous state.

DPER Flag (Match Data Parity Error Flag)

This flag indicates if a parity error has occurred in the matched data.

[Setting condition]

- When a parity error is found in the received data in which a data match is detected.

[Clearing condition]

- When 0 is written to the flag after reading the flag as 1.

Refer to section 15.5.2, Level Detection to exit from the interrupt handling routine after setting the DPER flag to 0.

Even when the SCR.RE bit is set to 0, the DPER flag has no effect and retains the previous state.

DFER Flag (Match Data Framing Error Flag)

This flag indicates if a framing error has occurred in the matched data.

[Setting condition]

- When the stop bit of the received frame in which a data match is detected is 0

[Clearing condition]

- When 0 is written to the flag after reading the flag as 1.

Refer to section 15.5.2, Level Detection to exit from the interrupt handling routine after setting the DFER flag to 0.

Even when the SCR.RE bit is set to 0, the DFER flag has no effect and retains the previous state.

IDSEL Bit (ID Frame Select)

This bit specifies the condition of the received data to be compared. The bit is valid only when the DCME bit is 1.
When setting this bit to 1, only data in received frames (ID frames) in which the multi-processor bit has the value 1 are compared.
When this bit is set to 0, all received data is compared.

DCME Bit (Data Match Detection Enable)

This bit enables or disables the data match detection function. The function is valid only in asynchronous mode. In other modes, set this bit to 0.
This bit automatically becomes 0 when a data match is detected.

40.2.27 Serial Port Register (SPTR)

Address(es): SCI0.SPTR 0008 A01Ch, SCI1.SPTR 0008 A03Ch, SCI2.SPTR 0008 A05Ch, SCI3.SPTR 0008 A07Ch, SCI4.SPTR 0008 A09Ch, SCI5.SPTR 0008 A0BCh, SCI6.SPTR 0008 A0DCh, SCI7.SPTR 000D 00FCh, SCI8.SPTR 000D 001Ch, SCI9.SPTR 000D 003Ch, SCI10.SPTR 000D 005Ch, SCI11.SPTR 000D 007Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SPB2IO	SPB2DT	RXDMON
Value after reset	0	0	0	0	0	0	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	RXDMON	RXD Line Monitoring Flag	0: The RXDn pin level is low 1: The RXDn pin level is high	R
b1	SPB2DT	Serial Port Break Data*1	Combine bits SPB2DT, SPB2IO, and SCR.TE to control the TXDn pin. Refer to Table 40.30 for details.	R/W
b2	SPB2IO	Serial Port Break I/O*1		R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R

Note 1. This bit is only valid in asynchronous mode.

RXDMON Flag (RXD Line Monitoring Flag)

This flag is used for monitoring the level of the RXDn pin.

SPB2DT Bit (Serial Port Break Data)

This bit specifies the output level of the TXDn pin when the SCR.TE bit is 0. Refer to Table 40.30 for details.

SPB2IO Bit (Serial Port Break I/O)

This bit specifies input or output of the TXDn pin when the SCR.TE bit is 0. Set this bit to 1 (output) when controlling the TXDn pin by software.

Table 40.30 Controlling the TXDn pin

SCR.TE Bit Setting	SPB2IO Bit Setting	SPB2DT Bit Setting	TXDn Pin Status
0 (Transmission disabled)	0 (Input)	0 or 1	Hi-Z
	1 (Output)	0 (Low)	Low is output
		1 (High)	High is output
1 (Transmission enabled)	0 or 1	0 or 1	Transmit data output pin

40.2.28 Extended Serial Module Enable Register (ESMER)

Address(es): SCI12.ESMER 0008 B320h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	ESME
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ESME	Extended Serial Mode Enable	0: The extended serial mode is disabled. 1: The extended serial mode is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

ESME Bit (Extended Serial Mode Enable)

When the ESME bit is 1, the facilities of the extended serial mode control section are enabled.

When the ESME bit is 0, the extended serial mode control section is initialized.

Table 40.31 Settings of the ESME Bit and Timer Operation Mode

ESME Bit	Timer Mode	Break Field Low Width Determination Mode	Break Field Low Width Output Mode
0	Available*1	Not available	Not available
1	Available	Available	Available

Note 1. Operation is only possible with PCLK selected.

40.2.29 Control Register 0 (CR0)

Address(es): SCI12.CR0 0008 B321h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	BRME	RXDSF	SFSF	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	SFSF	Start Frame Status Flag	0: Start Frame detection function is disabled. 1: Start Frame detection function is enabled.	R
b2	RXDSF	RXDX12 Input Status Flag	0: RXDX12 input is enabled. 1: RXDX12 input is disabled.	R
b3	BRME	Bit Rate Measurement Enable	0: Measurement of bit rate is disabled. 1: Measurement of bit rate is enabled.	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

40.2.30 Control Register 1 (CR1)

Address(es): SCI12.CR1 0008 B322h

	b7	b6	b5	b4	b3	b2	b1	b0
	PIBS[2:0]			PIBE	CF1DS[1:0]		CF0RE	BFE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BFE	Break Field Enable	0: Break Field detection is disabled. 1: Break Field detection is enabled.	R/W
b1	CF0RE	Control Field 0 Reception Enable	0: Reception of Control Field 0 is disabled. 1: Reception of Control Field 0 is enabled.	R/W
b3, b2	CF1DS[1:0]	Control Field 1 Data Register Select	b3 b2 0 0: Selects comparison with the value in the PCF1DR register. 0 1: Selects comparison with the value in the SCF1DR register. 1 0: Selects comparison with the values in the PCF1DR and SCF1DR registers. 1 1: Setting prohibited.	R/W
b4	PIBE	Priority Interrupt Bit Enable	0: The priority interrupt bit is disabled. 1: The priority interrupt bit is enabled.	R/W
b7 to b5	PIBS[2:0]	Priority Interrupt Bit Select	b7 b5 0 0 0: 0th bit of Control Field 1 0 0 1: 1st bit of Control Field 1 0 1 0: 2nd bit of Control Field 1 0 1 1: 3rd bit of Control Field 1 1 0 0: 4th bit of Control Field 1 1 0 1: 5th bit of Control Field 1 1 1 0: 6th bit of Control Field 1 1 1 1: 7th bit of Control Field 1	R/W

40.2.31 Control Register 2 (CR2)

Address(es): SCI12.CR2 0008 B323h

	b7	b6	b5	b4	b3	b2	b1	b0
	RTS[1:0]		BCCS[1:0]		—	DFCS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	DFCS[2:0]	RXDX12 Signal Digital Filter Clock Select	b2 b0 0 0 0: Filter is disabled. 0 0 1: Filter clock is base clock*1, *2 0 1 0: Filter clock is PCLK/8 0 1 1: Filter clock is PCLK/16 1 0 0: Filter clock is PCLK/32 1 0 1: Filter clock is PCLK/64 1 1 0: Filter clock is PCLK/128 1 1 1: Setting prohibited	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5, b4	BCCS[1:0]	Bus Collision Detection Clock Select	• When SEMR.BGDM = 0 or SEMR.BGDM = 1 and SMR.CKS[1:0] = a value other than 00b b5 b4 0 0: Base clock 0 1: Base clock frequency divided by 2 1 0: Base clock frequency divided by 4 1 1: Setting prohibited • When SEMR.BGDM = 1 and SMR.CKS[1:0] = 00b b5 b4 0 0: Base clock frequency divided by 2 0 1: Base clock frequency divided by 4 1 0: Setting prohibited 1 1: Setting prohibited	R/W
b7, b6	RTS[1:0]	RXDX12 Reception Sampling Timing Select	• When SCI12.SEMR.ABCS = 0 b7 b6 0 0: Rising edge of the 8th cycle of base clock 0 1: Rising edge of the 10th cycle of base clock 1 0: Rising edge of the 12th cycle of base clock 1 1: Rising edge of the 14th cycle of base clock • When SCI12.SEMR.ABCS = 1 b7 b6 0 0: Rising edge of the 4th cycle of base clock 0 1: Rising edge of the 5th cycle of base clock 1 0: Rising edge of the 6th cycle of base clock 1 1: Rising edge of the 7th cycle of base clock	R/W

Note: The period of the base clock is 1/16 of a single bit period when the SCI12.SEMR.ABCS is 0, and 1/8 of a single bit period when the SCI12.SEMR.ABCS is 1.
Note 1. To use the base clock, set the SCI12.SCR.TE bit to 1.
Note 2. The base clock divided by 2 is the filter clock when the SEMR.BGDM bit is 1 and the SMR.CKS[1:0] bits are 00b.

40.2.32 Control Register 3 (CR3)

Address(es): SCI12.CR3 0008 B324h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SDST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SDST	Start Frame Detection Start	0: Detection of Start Frame is not performed. 1: Detection of Start Frame is performed.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SDST Bit (Start Frame Detection Start)

Detection of a Start Frame begins when this bit is set to 1. The bit is read as 0.

40.2.33 Port Control Register (PCR)

Address(es): SCI12.PCR 0008 B325h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	SHARPS	—	—	RXDXPS	TXDXPS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TXDXPS	TXDX12 Signal Polarity Select	0: The polarity of TXDX12 signal is not inverted for output. 1: The polarity of TXDX12 signal is inverted for output.	R/W
b1	RXDXPS	RXDX12 Signal Polarity Select	0: The polarity of RXDX12 signal is not inverted for input. 1: The polarity of RXDX12 signal is inverted for input.	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SHARPS	TXDX12/RXDX12 Pin Multiplexing Select	0: The TXDX12 and RXDX12 pins are independent. 1: The TXDX12 and RXDX12 signals are multiplexed on the same pin.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SHARPS Bit (TXDX12/RXDX12 Pin Multiplexing Select)

When this bit is set to 1, the TXDX12 and RXDX12 signals are multiplexed on the same pin so that half-duplex communications become possible.

40.2.34 Interrupt Control Register (ICR)

Address(es): SCI12.ICR 0008 B326h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	AEDIE	BCDIE	PIBDIE	CF1MIE	CF0MIE	BFDIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BFDIE	Break Field Low Width Detected Interrupt Enable	0: Interrupts on detection of the low width for a Break Field are disabled. 1: Interrupts on detection of the low width for a Break Field are enabled.	R/W
b1	CF0MIE	Control Field 0 Match Detected Interrupt Enable	0: Interrupts on detection of a match with Control Field 0 are disabled. 1: Interrupts on detection of a match with Control Field 0 are enabled.	R/W
b2	CF1MIE	Control Field 1 Match Detected Interrupt Enable	0: Interrupts on detection of a match with Control Field 1 are disabled. 1: Interrupts on detection of a match with Control Field 1 are enabled.	R/W
b3	PIBDIE	Priority Interrupt Bit Detected Interrupt Enable	0: Interrupts on detection of the priority interrupt bit are disabled. 1: Interrupts on detection of the priority interrupt bit are enabled.	R/W
b4	BCDIE	Bus Collision Detected Interrupt Enable	0: Interrupts on detection of a bus collision are disabled. 1: Interrupts on detection of a bus collision are enabled.	R/W
b5	AEDIE	Valid Edge Detected Interrupt Enable	0: Interrupts on detection of a valid edge are disabled. 1: Interrupts on detection of a valid edge are enabled.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

40.2.35 Status Register (STR)

Address(es): SCI12.STR 0008 B327h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	AEDF	BCDF	PIBDF	CF1MF	CF0MF	BFDF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BFDF	Break Field Low Width Detection Flag	[Setting conditions] • Detection of the low width for a Break Field • Completion of the output of the low width for a Break Field • Underflow of the timer [Clearing condition] • Writing 1 to the STCR.BFDCL bit	R
b1	CF0MF	Control Field 0 Match Flag	[Setting condition] • A match between the value received in Control Field 0 and the set value. [Clearing condition] • Writing 1 to the STCR.CF0MCL bit	R
b2	CF1MF	Control Field 1 Match Flag	[Setting condition] • A match between the data received in Control Field 1 and the set values. [Clearing condition] • Writing 1 to the STCR.CF1MCL bit	R
b3	PIBDF	Priority Interrupt Bit Detection Flag	[Setting condition] • Detection of the priority interrupt bit [Clearing condition] • Writing 1 to the STCR.PIBDCL bit	R
b4	BCDF	Bus Collision Detected Flag	[Setting condition] • Detection of the bus collision [Clearing condition] • Writing 1 to the STCR.BCDCL bit	R
b5	AEDF	Valid Edge Detection Flag	[Setting condition] • Detection of a valid edge [Clearing condition] • Writing 1 to the STCR.AEDCL bit	R
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R

40.2.36 Status Clear Register (STCR)

Address(es): SCI12.STCR 0008 B328h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	AEDCL	BCDCL	PIBDCL	CF1MCL	CF0MCL	BFDCL
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BFDCL	BFDF Clear	Setting this bit to 1 clears the STR.BFDF flag. This bit is read as 0.	R/W
b1	CF0MCL	CF0MF Clear	Setting this bit to 1 clears the STR.CF0MF flag. This bit is read as 0.	R/W
b2	CF1MCL	CF1MF Clear	Setting this bit to 1 clears the STR.CF1MF flag. This bit is read as 0.	R/W
b3	PIBDCL	PIBDF Clear	Setting this bit to 1 clears the STR.PIBDF flag. This bit is read as 0.	R/W
b4	BCDCL	BCDF Clear	Setting this bit to 1 clears the STR.BCDF flag. This bit is read as 0.	R/W
b5	AEDCL	AEDF Clear	Setting this bit to 1 clears the STR.AEDF flag. This bit is read as 0.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

40.2.37 Control Field 0 Data Register (CF0DR)

Address(es): SCI12.CF0DR 0008 B329h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

The CF0DR register is an 8-bit readable and writable register that holds a value for comparison with Control Field 0.

40.2.38 Control Field 0 Compare Enable Register (CF0CR)

Address(es): SCI12.CF0CR 0008 B32Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	CF0CE7	CF0CE6	CF0CE5	CF0CE4	CF0CE3	CF0CE2	CF0CE1	CF0CE0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CF0CE0	Control Field 0 Bit 0 Compare Enable	0: Comparison with bit 0 of Control Field 0 is disabled. 1: Comparison with bit 0 of Control Field 0 is enabled.	R/W
b1	CF0CE1	Control Field 0 Bit 1 Compare Enable	0: Comparison with bit 1 of Control Field 0 is disabled. 1: Comparison with bit 1 of Control Field 0 is enabled.	R/W
b2	CF0CE2	Control Field 0 Bit 2 Compare Enable	0: Comparison with bit 2 of Control Field 0 is disabled. 1: Comparison with bit 2 of Control Field 0 is enabled.	R/W
b3	CF0CE3	Control Field 0 Bit 3 Compare Enable	0: Comparison with bit 3 of Control Field 0 is disabled. 1: Comparison with bit 3 of Control Field 0 is enabled.	R/W
b4	CF0CE4	Control Field 0 Bit 4 Compare Enable	0: Comparison with bit 4 of Control Field 0 is disabled. 1: Comparison with bit 4 of Control Field 0 is enabled.	R/W
b5	CF0CE5	Control Field 0 Bit 5 Compare Enable	0: Comparison with bit 5 of Control Field 0 is disabled. 1: Comparison with bit 5 of Control Field 0 is enabled.	R/W
b6	CF0CE6	Control Field 0 Bit 6 Compare Enable	0: Comparison with bit 6 of Control Field 0 is disabled. 1: Comparison with bit 6 of Control Field 0 is enabled.	R/W
b7	CF0CE7	Control Field 0 Bit 7 Compare Enable	0: Comparison with bit 7 of Control Field 0 is disabled. 1: Comparison with bit 7 of Control Field 0 is enabled.	R/W

40.2.39 Control Field 0 Receive Data Register (CF0RR)

Address(es): SCI12.CF0RR 0008 B32Bh

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

CF0RR is a readable register that holds the value received in Control Field 0.

40.2.40 Primary Control Field 1 Data Register (PCF1DR)

Address(es): SCI12.PCF1DR 0008 B32Ch

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

PCF1DR is an 8-bit readable and writable register that holds the 8-bit primary value for comparison with Control Field 1.

40.2.41 Secondary Control Field 1 Data Register (SCF1DR)

Address(es): SCI12.SCF1DR 0008 B32Dh

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

PCF1DR is an 8-bit readable and writable register that holds the 8-bit secondary value for comparison with Control Field 1.

40.2.42 Control Field 1 Compare Enable Register (CF1CR)

Address(es): SCI12.CF1CR 0008 B32Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	CF1CE7	CF1CE6	CF1CE5	CF1CE4	CF1CE3	CF1CE2	CF1CE1	CF1CE0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CF1CE0	Control Field 1 Bit 0 Compare Enable	0: Comparison with bit 0 of Control Field 1 is disabled. 1: Comparison with bit 0 of Control Field 1 is enabled.	R/W
b1	CF1CE1	Control Field 1 Bit 1 Compare Enable	0: Comparison with bit 1 of Control Field 1 is disabled. 1: Comparison with bit 1 of Control Field 1 is enabled.	R/W
b2	CF1CE2	Control Field 1 Bit 2 Compare Enable	0: Comparison with bit 2 of Control Field 1 is disabled. 1: Comparison with bit 2 of Control Field 1 is enabled.	R/W
b3	CF1CE3	Control Field 1 Bit 3 Compare Enable	0: Comparison with bit 3 of Control Field 1 is disabled. 1: Comparison with bit 3 of Control Field 1 is enabled.	R/W
b4	CF1CE4	Control Field 1 Bit 4 Compare Enable	0: Comparison with bit 4 of Control Field 1 is disabled. 1: Comparison with bit 4 of Control Field 1 is enabled.	R/W
b5	CF1CE5	Control Field 1 Bit 5 Compare Enable	0: Comparison with bit 5 of Control Field 1 is disabled. 1: Comparison with bit 5 of Control Field 1 is enabled.	R/W
b6	CF1CE6	Control Field 1 Bit 6 Compare Enable	0: Comparison with bit 6 of Control Field 1 is disabled. 1: Comparison with bit 6 of Control Field 1 is enabled.	R/W
b7	CF1CE7	Control Field 1 Bit 7 Compare Enable	0: Comparison with bit 7 of Control Field 1 is disabled. 1: Comparison with bit 7 of Control Field 1 is enabled.	R/W

40.2.43 Control Field 1 Receive Data Register (CF1RR)

Address(es): SCI12.CF1RR 0008 B32Fh

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

CF1RR is a readable register that holds the value received in Control Field 1.

40.2.44 Timer Control Register (TCR)

Address(es): SCI12.TCR 0008 B330h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	TCST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TCST	Timer Count Start	0: Stops the timer counting 1: Starts the timer counting	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

40.2.45 Timer Mode Register (TMR)

Address(es): SCI12.TMR 0008 B331h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	TCSS[2:0]			TWRC	—	TOMS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	TOMS[1:0]	Timer Operating Mode Select*1	b1 b0 0 0: Timer mode 0 1: Break Field low width determination mode 1 0: Break Field low width output mode 1 1: Setting prohibited	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	TWRC	Counter Write Control	0: Data is written to the reload register and counter 1: Data is written to the reload register only	R/W
b6 to b4	TCSS[2:0]	Timer Count Clock Source Select*1	b6 b4 0 0 0: PCLK 0 0 1: PCLK/2 0 1 0: PCLK/4 0 1 1: PCLK/8 1 0 0: PCLK/16 1 0 1: PCLK/32 1 1 0: PCLK/64 1 1 1: PCLK/128	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Rewrite the TOMS[1:0] and TCSS[2:0] bits only when the timer is stopped (TCST = 0).

TWRC Bit (Counter Write Control)

This bit determines whether a value written to the TPRE or TCNT register is written to the reload register only or is written to both the reload register and the counter.

40.2.46 Timer Prescaler Register (TPRE)

Address(es): SCI12.TPRE 0008 B332h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1

TPRE consists of an 8-bit reload register, a read buffer, and a counter, each of which has FFh as its initial value. The counter counts down in synchronization with the counter clock selected by the TMR.TCSS[2:0] bits, and is reloaded with the value in the reload register when it underflows. Underflows of this register provide the clock source to drive counting by the TCNT register. The reload register and read buffer are allocated to the same address. Data is written to the reload register in writing, and the counter value that has been transferred to the read buffer is returned in reading.
It takes one PCLK cycle to load a value from the reload register to the counter.

40.2.47 Timer Count Register (TCNT)

Address(es): SCI12.TCNT 0008 B333h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1

TCNT consists of an 8-bit reload register, a read buffer, and a counter, each of which has FFh as its initial value. This down-counter counts underflows of the TPRE register until the TCNT register underflows, and is then reloaded with the value from the reload register. The reload register and read buffer are allocated to the same address. Data is written to the reload register in writing, and the counter value that has been transferred to the read buffer is returned in reading.
It takes one PCLK cycle to load a value from the reload register to the counter.

40.3 Operation in Asynchronous Mode

Figure 40.6 shows the general format for asynchronous serial communications.
One frame consists of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level).
In asynchronous serial communications, the communications line is usually held in the mark state (high level).
The SCI monitors the communications line. When the SCI detects a low, it regards that as a start bit and starts serial communication.
Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception. As SCI7 to SCI11 incorporate a FIFO, data can be received and transmitted more efficiently.




Figure 40.6 Data Format in Asynchronous Serial Communications (Example with 8-Bit Data, Parity, 2 Stop Bits)

40.3.1 Serial Data Transfer Format

Table 40.32 lists the serial data transfer formats that can be used in asynchronous mode.
Any of 18 transfer formats can be selected according to the SMR and SCMR setting. For details of multi-processor function, refer to section 40.4, Multi-Processor Communications Function.

Table 40.32 Serial Transfer Formats (Asynchronous Mode)

SCMR Setting	SMR Setting				Serial Transfer Format and Frame Length
CHR1	CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12 13
0	0	0	0	0	S 9-bit data STOP
0	0	0	0	1	S 9-bit data STOP STOP
0	0	1	0	0	S 9-bit data P STOP
0	0	1	0	1	S 9-bit data P STOP STOP
1	0	0	0	0	S 8-bit data STOP
1	0	0	0	1	S 8-bit data STOP STOP
1	0	1	0	0	S 8-bit data P STOP
1	0	1	0	1	S 8-bit data P STOP STOP
1	1	0	0	0	S 7-bit data STOP
1	1	0	0	1	S 7-bit data STOP STOP
1	1	1	0	0	S 7-bit data P STOP
1	1	1	0	1	S 7-bit data P STOP STOP
0	0	—	1	0	S 9-bit data MPB STOP
0	0	—	1	1	S 9-bit data MPB STOP STOP
1	0	—	1	0	S 8-bit data MPB STOP
1	0	—	1	1	S 8-bit data MPB STOP STOP
1	1	—	1	0	S 7-bit data MPB STOP
1	1	—	1	1	S 7-bit data MPB STOP STOP

S: Start bit
STOP: Stop bit
P: Parity bit
MPB: Multi-processor bit

40.3.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a base clock with a frequency of 16 times*1 the bit rate.
In reception, the SCI samples the falling edge of the start bit using the base clock, and performs internal synchronization. Since receive data is sampled at the rising edge of the 8th pulse*1 of the base clock, data is latched at the middle of each bit, as shown in Figure 40.7. Thus the reception margin in asynchronous mode is determined by formula (1) below.

$$M = \left| \left(0.5 - \frac{1}{2N}\right) - (L - 0.5)F - \frac{|D - 0.5|}{N}(1 + F) \right| \times 100\ (\%) \quad \cdots \text{Formula (1)}$$

M: Reception margin
N: Ratio of bit rate to clock
(N = 16 when SEMR.ABCSE = 0 and SEMR.ABCS = 0, N = 8 when SEMR.ABCSE = 0 and SEMR.ABCS = 1, N = 6 when SEMR.ABCSE = 1)
D: Duty cycle of clock (D = 0.5 to 1.0)
L: Frame length (L = 9 to 13)
F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the formula below.

M = {0.5 – 1/(2 × 16)} × 100 (%) = 46.875 (%)

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

Note 1. These are values when the ABCSE and ABCS bits in the SEMR register are 0. When the ABCSE bit is 0 and the ABCS bit is 1, a frequency of 8 times the bit rate is used as a base clock and receive data is sampled at the rising edge of the 4th pulse of the base clock. When the ABCSE bit is 1, a frequency of 6 times the bit rate is used as a base clock and receive data is sampled at the rising edge of the 3rd pulse of the base clock.




Figure 40.7 Receive Data Sampling Timing in Asynchronous Mode

40.3.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to the SCKn pin can be selected as the SCI's transfer clock, according to the setting of the SMR.CM bit and the SCR.CKE[1:0] bits.
When an external clock is input to the SCKn pin, the clock frequency should be 16 times the bit rate (when SEMR.ABCS bit = 0) and 8 times the bit rate (when SEMR.ABCS bit = 1). In addition, when an external clock is specified, the base clock of TMR0 and TMR1 can be selected by the SCIn.SEMR.ACS0 bit (n = 5, 6, 12).
When the SCI is operated on an internal clock, the clock can be output from the SCKn pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in Figure 40.8.




Figure 40.8 Phase Relationship between Output Clock and Transmit Data (Asynchronous Mode: SMR.CHR = 0, PE = 1, MP = 0, STOP = 1)

40.3.4 Double-Speed Mode and Divide-by-6 Mode

The output clock frequency of the on-chip baud rate generator is doubled by setting the SEMR.BGDM bit to 1, enabling high-speed communication at a doubled bit rate. If the SEMR.ABCS bit is set to 1 under the above condition, the number of base clock cycles changes from 16 to 8, so the bit rate becomes four times faster than the initial state.
When the SEMR.ABCSE bit is set to 1, the number of base clock pulses in 1-bit period becomes 6 and the period of the base clock becomes 1/2, where the bit rate becomes 16/3 times faster compared to a case that all of the ABCS, BDGM, and ABCSE bits are set to 0.
As shown by Formula (1) in section 40.3.2, Receive Data Sampling Timing and Reception Margin in Asynchronous Mode, setting the SEMR.ABCS bit to 1 changes the number of cycles to 8, and the sampling interval becomes longer. This causes the reception margin to decrease. Therefore, setting the SEMR.BGDM bit to 1 and the SEMR.ABCS bit to 0 is recommended instead of setting the SEMR.BGDM bit to 0 and the SEMR.ABCS bit to 1 for high-speed operation at a doubled bit rate.

40.3.5 CTS and RTS Functions

The CTS function is the use of input on the CTSn# pin in transmission control. Setting the SPMR.CTSE bit to 1 enables the CTS function. When the CTS function is enabled, placing the low level on the CTSn# pin causes transmission to start.
Applying the high level to the CTS# pin while transmission is in progress does not affect transmission of the current frame, which continues.
In the RTS function, by using the function of output on the RTSn# pin, a low level is output when reception becomes possible. Conditions for output of the low and high level are shown below.

(a) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

[Conditions for low-level output]
When the following conditions are all satisfied.

- The SCR.RE bit is 1.
- Reception is not in progress.
- There are no received data yet to be read.
- The ORER, FER, and PER flags in the SSR register are all 0.

[Condition for high-level output]
When the conditions for low-level output are not satisfied.

(b) SCI7 to SCI11 When FIFO is Enabled

[Conditions for low-level output]
When the following conditions are all satisfied.

- The SCR.RE bit is 1.
- The number of data stored in the receive FIFO is less than the threshold (FCR.RTRG[3:0]).
- The SSRFIFO.ORER flag is 0.

[Condition for high-level output]
When the conditions for low-level output are not satisfied.

Note that either one of CTS and RTS can be selected.

40.3.6 Data Match Detection

The data match detection function is available in asynchronous mode for SCI0 to SCI11.
When the DCCR.DCME bit is set to 1, the received data is compared with the contents of the CDR.CMPD[8:0] bits*1.
Upon a match of the value, a receive data full interrupt (RXI) request is generated.
When the SMR.MP bit is 0, all received data is compared.
When the SMR.MP bit is set to 1 and if the DCCR.IDSEL bit is 1, only the data in which the multiprocessor bit is 1 is compared and data in which the bit is 0 is ignored. When the DCCR.IDSEL bit is 0, all of the received data is compared regardless of the value of the multiprocessor bit.
The received data is not stored or the flag is not updated until the received data matches with the value of the CDR.CMPD[8:0] bits. When the data is matched, the DCCR.DCME bit is automatically set to 0 and the DCMF flag becomes 1. At this time, if the DCCR.IDSEL bit is 1, the SCR.MPIE bit is automatically set to 0. In addition, an receive data full interrupt (RXI) request is generated when the SCR.RIE bit is 1.
When a framing error is found in the matched data, the DCCR.DFER flag becomes 1. When a parity error is found in the matched data, the DCCR.DPER flag becomes 1. The received data matched with the value of the CDR.CMPD[8:0] bits is not stored in the received buffer or the SSR.RDRF flag (the SSRFIFO.RDF flag when the FCR.FM bit is 1) does not become 1.
After a data match is detected and the DCCR.DCME bit is set to 0, data is normally received.
When the DCCR.DFER or DCCR.DPER flag is 1, a data match is not detected. These flags should be set to 0 before enabling the data match detection function.

Note 1. Only the portion that corresponds to the character length specified by the SMR.CHR and SCMR.CHR1 bits is compared.

Figure 40.9 and Figure 40.10 show examples of data match detection.




Figure 40.9 Example of Data Match Detection (1) Non Multi-Processor Mode




Figure 40.10 Example of Data Match Detection (2) Non Multi-Processor Mode

40.3.7 SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, start by writing the initial value 00h to the SCR register and then continue through the procedure for SCI given in Figure 40.11 or Figure 40.12. Whenever the operating mode or transfer format is changed, the SCR register must be initialized before the change is made.

When the external clock is used in asynchronous mode, ensure that the clock signal is supplied even during initialization.

Note that setting the SCR.RE bit to 0 initializes neither the ORER, FER, PER, and RDRF flags in the SSR register nor registers RDR, RDRH, and RDRL. Note also that the SSRFIFO.TEND flag does not become 1 even when the SCR.TE bit is set to 0.

In addition, note that setting bits TIE, TE, and TEIE in the SCR register to 1 simultaneously leads to the generation of a transmit end interrupt (TEI) request before the generation of a transmit data empty interrupt (TXI) request.




Figure 40.11 Sample SCI Initialization Flowchart (Asynchronous Mode) (for SCI0 to SCI6 and SCI12)




Figure 40.12 Sample SCI Initialization Flowchart (Asynchronous Mode, FIFO enabled) (for SCI7 to SCI11)

Figure 40.13 shows an example of data transmission when the SCI is set to asynchronous mode according to the flow described in Figure 40.11 after a reset. When the pin function is set to the TXD pin, it is still high-impedance because the SCR.TE bit is 0. When the transmit data is written after setting the TE bit to 1, a data transmission starts. After the TE bit is set to 1, one frame of high is output from TXD pin (internal wait time) and then the data transmission starts.




Figure 40.13 Example of Data Transmission Timing in Asynchronous Mode

40.3.8 Serial Data Transmission (Asynchronous Mode)


(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

Figure 40.14 to Figure 40.16 show an example of the operation for serial transmission in asynchronous mode.
In serial transmission, the SCI operates as described below.

1. The SCI transfers data from the TDR register*1 to the TSR register when data is written to the TDR register*1 in the TXI interrupt handling routine. The TXI interrupt request at the beginning of transmission is generated when the SCR.TE bit is set to 1 after the SCR.TIE bit is set to 1 or when these 2 bits are set to 1 simultaneously by a single instruction.
2. Transmission starts after the SPMR.CTSE bit is set to 0 (CTS function is disabled) and a low level on the CTSn# pin causes data transfer from the TDR register*1 to the TSR register. If the SCR.TIE bit is 1 at this time, a TXI interrupt request is generated. Continuous transmission is obtainable by writing the next transmit data to the TDR register*1 in the TXI interrupt handling routine before transmission of the current transmit data is completed. When TEI interrupt requests are in use, set the SCR.TIE bit to 0 (a TXI interrupt request is disabled) and the SCR.TEIE bit to 1 (a TEI interrupt request is enabled) after the last of the data to be transmitted are written to the TDR register*1, *2 from the handling routine for TXI requests.
3. Data is sent from the TXDn pin in the following order: start bit, transmit data, parity bit or multi-processor bit (may be omitted depending on the format), and stop bit.
4. The SCI checks for updating of (writing to) the TDR register*3 at the time of stop bit output.
5. When the TDR register*3 is updated, setting of the SPMR.CTSE bit to 0 (CTS function is disabled) or a low level input on the CTSn# pin cause the next transfer of the next transmit data from the TDR register*1 to the TSR register and sending of the stop bit, after which serial transmission of the next frame starts.
6. If the TDR register*3 is not updated, the SCI sets the SSR.TEND flag to 1, sends the stop bit, and then outputs high to put the line in the mark state. If the SCR.TEIE bit is 1 at this time, the SSR.TEND flag is set to 1 and a TEI interrupt request is generated.


Note 1. Write data not to the TDR register but to the TDRH and TDRL registers when 9-bit data length is selected.
Note 2. Write data in the order from the TDRH register to the TDRL register when 9-bit data length is selected.
Note 3. The SCI checks for updating of the TDRL register only and does not check for updating of the TDRH register when 9-bit data length is selected.

Figure 40.17 shows a sample flowchart for serial transmission in asynchronous mode.




Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.14 Example of Operation for Serial Transmission in Asynchronous Mode (1) (with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Not Used, at the Beginning of Transmission)




Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.15 Example of Operation for Serial Transmission in Asynchronous Mode (2) (with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Used, at the Beginning of Transmission)



Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.16 Example of Operation for Serial Transmission in Asynchronous Mode (3) (with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Not Used, from the Middle of Transmission until Transmission Completion)



[1] SCI initialization:
Set data transmission.
After the SCR.TE bit is set to 1, high is output for a frame, and transmission is enabled.

[2] Transmit data write to the TDR register by a TXI interrupt request:
When transmit data is transferred from the TDR register to the TSR register, a transmit data empty interrupt (TXI) request is generated.
Write transmit data to the TDR register once in the TXI interrupt handling routine.

[3] Serial transmission continuation procedure:
To continue serial transmission, write transmit data to the TDR register once using a TXI interrupt request.
Transmit data can also be written to the TDR register by activating the DMAC or DTC.
When TEI interrupt requests are in use, set the SCR.TIE bit to 0 and the SCR.TEIE bit to 1 after the last of the data to be transmitted are written to the TDR register.

[4] Break output at the end of serial transmission:
To output a break in serial transmission, set the I/O port function corresponding to the TXDn pin (corresponding to output of the low level), and after switching the TXDn pin to the general I/O port function, set the SCR.TE bit to 0.

Note: The TDR register becomes the TDRH and TDRL registers when 9-bit data length is selected. Write data in the order from the TDRH register to the TDRL register.

Figure 40.17 Example of Serial Transmission Flowchart in Asynchronous Mode

(2) SCI7 to SCI11 When FIFO is Enabled

The TXI interrupt request at the beginning of transmission is generated when the SCR.TE and SCR.TIE bits are set to 1 simultaneously.

Set the transmit data to the FTDR register (the FTDR.L register for 7-bit and 8-bit) instead of the TDR register. When data is transferred from the transmit FIFO to the TSR register and if the number of data stored in the transmit FIFO is less than or equal to the threshold (FCR.TTRG[3:0] bits), a transmit data empty interrupt (TXI) request is generated.

Up to 16 minus FDR.T[4:0] frames of transmit data can be set within the TXI interrupt processing routine. When the settings of all transmit data are completed, set the SSRFIFO.TDFE flag to 0.

When the transmit data is set by using the DMAC or DTC, the TDFE flag is automatically set to 0.

When sending a break, use the SPB2IO and SPB2DT bits in the SPTR register. Upon completion of the setting, a break is sent by setting the SCR.TE bit to 0.


40.3.9 Serial Data Reception (Asynchronous Mode)

(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

Figure 40.18 and Figure 40.19 show an example of the operation for serial data reception in asynchronous mode. In serial data reception, the SCI operates as described below.


1. When the value of the SCR.RE bit becomes 1, the output signal on the RTSn# pin goes to the low level.
2. When the SCI monitors the communications line and detects a start bit, it performs internal synchronization, stores receive data in the RSR register, and checks the parity bit and stop bit.
3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to the RDR register*1.
4. If a parity error is detected, the SSR.PER flag is set to 1 and receive data is transferred to the RDR register*1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated.
5. If a framing error (when the stop bit is 0) is detected, the SSR.FER flag is set to 1 and receive data is transferred to the RDR register*1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated.
6. When reception finishes successfully, receive data is transferred to the RDR register*1. If the SCR.RIE bit is 1 at this time, an RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register*1 in this RXI interrupt handling routine before reception of the next receive data is completed. Reading the received data that have been transferred to the RDR register*1 causes the RTSn# pin to output the low level.

Note 1. Read data not in the RDR register but in the RDRH and RDRL registers when 9-bit data length is selected.
Note 2. The SCI checks for reading of the RDRL register only and does not check for reading of the RDRH register when 9-bit data length is selected.



Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.18 Example of SCI Operation for Serial Reception in Asynchronous Mode (1) (When RTS Function is Not Used) (Example with 8-Bit Data, Parity, 1 Stop Bit)



Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.19 Example of SCI Operation for Serial Reception in Asynchronous Mode (2) (When RTS Function is Used) (Example with 8-Bit Data, Parity, 1 Stop Bit)

Table 40.33 lists the states of the status flags in the SSR register and receive data handling when a receive error is detected.

If a receive error is detected, an ERI interrupt request is generated but an RXI interrupt request is not generated. Data reception cannot be resumed while the receive error flag is 1. Accordingly, set the ORER, FER, and PER flags to 0 before resuming reception. Moreover, be sure to read the RDR (or the RDRL) register during overrun error processing.


When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR (or the RDRL) register because received data which has not yet been read may be left in the RDR (or the RDRL) register.

Figure 40.20 and Figure 40.21 show samples of flowcharts for serial data reception.

Table 40.33 Status Flags in the SSR Register and Receive Data Handling

Status Flags in the SSR Register				
ORER	**FER**	**PER**	**Receive Data**	**Receive Error Type**
1	0	0	Lost	Overrun error
0	1	0	Transferred to the RDR register*1	Framing error
0	0	1	Transferred to the RDR register*1	Parity error
1	1	0	Lost	Overrun error + framing error
1	0	1	Lost	Overrun error + parity error
0	1	1	Transferred to the RDR register*1	Framing error + parity error
1	1	1	Lost	Overrun error + framing error + parity error

Note 1. Read data not in the RDR register but in the RDRH and RDRL registers when 9-bit data length is selected.



[1] SCI initialization:
Set data reception.

[2] [3] Receive error processing and break detection:
If a receive error occurs, an ERI interrupt is generated. An error is identified by reading the ORER, PER, and FER flags in the SSR register. After performing the appropriate error processing, be sure to set the ORER, PER, and FER flags to 0. Reception cannot be resumed if any of these flags is set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RXDn pin.

[4] Read the receive data in the RDR register once in the RXI interrupt handling routine.

[5] Serial reception continuation procedure:
To continue serial reception, before the stop bit of the current frame is received, read data from the RDR register in the RXI interrupt handling routine.
The RDR data can also be read by activating the DMAC or DTC.

Note 1. The RDR register becomes the RDRH and RDRL registers when 9-bit data length is selected. Read data in the order from the RDRH register to the RDRL register.

Figure 40.20 Example Flowchart of Serial Reception in Asynchronous Mode (1)




Figure 40.21 Example Flowchart of Serial Reception in Asynchronous Mode (2)

(2) SCI7 to SCI11 When FIFO is Enabled

The received data and status flag are read from the FRDR register instead of the RDR register. When reading in byte units, read the FRDR.H register and then the FRDR.L register in this order. Reading the FRDR.L register updates the FER, PER, and RDAT[8:0] bits in the FRDR register. The value of the RDF, ORER, and DR flags in the FRDR register is the same as that of the SSRFIFO register.
When receiving serial data, the SCI operates as follows.

1. If the SCR.RE bit is set to 1 and the RTSn# function is in use, the SCI drives the RTSn# pin low.
2. When the SCI monitors the communications line and detects a start bit, it performs internal synchronization, stores the received data to the RSR register, and checks the parity and stop bits.
3. When there is no space in the receive FIFO, an overrun error occurs. When an overrun error occurs, the SCI sets the SSRFIFO.ORER flag to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated. The received data is not transferred to the receive FIFO.
4. When a parity error is detected, the SCI transfers the received data to the receive FIFO and sets the PER flag in the receive FIFO to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated.
5. When a framing error (the stop bit is 0) is detected, the SCI transfers the received data to the receive FIFO and sets the FER flag in the receive FIFO to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated.
6. When a framing error is detected and the following one-frame data received is all 0s, the SCI stops receiving operation.
7. If the number of data stored in the receive FIFO is less than the threshold (FCR.RTRG[3:0] bits) and reception of the next frame is not completed even after 15 etus have elapsed from the stop bit of the previously received frame, the SSRFIFO.DR flag is set to 1. At this time, if the SCR.RIE bit is 1, an RXI interrupt request (when the FCR.DRES bit is 0) or an ERI interrupt request (when the FCR.DRES bit is 1) is generated.
8. When the frame is successfully received, the SCI transfers the received data to the receive FIFO. If the number of data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), the SCI sets the SSRFIFO.RDF flag to 1. At this time, if the SCR.RIE bit is 1, an RXI interrupt request is generated. Using the RXI interrupt processing routine allows reading of the received data in the RDRF register before an overrun error occurs, thus enabling the sequence reception of data. When the received data that have been transferred to the receive FIFO are read and the number of unread data is less than the value of the FCR.RSTRG[3:0] bits, the SCI drives the RTSn# pin low.

40.4 Multi-Processor Communications Function

Using the multi-processor communication functions enables to transmit and receive data by sharing a communication line between multiple processors by using asynchronous serial communication in which the multi-processor bit is added. In multi-processor communication, a unique ID code is allocated to each receiving station. Serial communication cycles consist of an ID transmission cycle to specify the receiving station and a data transmission cycle to transmit data to the specified receiving station. The multi-processor bit is used to distinguish between the ID transmission cycle and the data transmission cycle. When the multi-processor bit is set to 1, it indicates the ID transmission cycle and when the multi-processor bit is set to 0, it indicates the data transmission cycle. Figure 40.22 shows an example of communication between processors by using a multi-processor format. First, a transmitting station transmits communication data in which the multi-processor bit set to 1 is added to the ID code of the receiving station. Next, the transmitting station transmits the communication data in which the multi-processor bit set to 0 is added to the transmit data. Upon receiving the communication data in which the multi-processor bit is set to 1, the receiving station compares the received ID with the ID of the receiving station itself and if the two match, receives the communication data that is subsequently transmitted. If the received ID does not match with the ID of the receiving station, the receiving station skips the communication data until again receiving the communication data in which the multi-processor bit is set to 1.

(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

For supporting this function, the SCI provides the SCR.MPIE bit. When the MPIE bit is set to 1, transfer of receive data from the RSR register to the RDR register (the RDRH and RDRL registers when 9-bit data length is selected), detection of a receive error, and setting the respective status flags RDRF, ORER, and FER in the SSR register are disabled until reception of data in which the multi-processor bit is set to 1. Upon receiving a reception character in which the multi-processor bit is set to 1, the SSR.MPB bit is set to 1 and the SCR.MPIE bit is automatically cleared, thus returning to a normal reception operation. During this time, an RXI interrupt is generated if the SCR.RIE bit is 1.
When the multi-processor format is specified, specification of the parity bit is disabled. Apart from this, there is no difference from the operation in the normal asynchronous mode. A clock which is used for the multi-processor communication is also the same as the clock used in the normal asynchronous mode.




Figure 40.22 An Example of Communication using the Multi-Processor Format (Example of Transmission of Data AAh to Receiving Station A)

(2) SCI7 to SCI11 When FIFO is Enabled

In transmitting data, the SCI uses the FTDR.MPBT bit instead of the SSR.MPBT bit. Set a value and the transmit data to the FTDR register at the same timing.

In receiving data, the SCI uses the FRDR.MPB flag instead of the SSR.MPB flag. Upon completion of data reception, when the data in the RSR register is stored to the receive FIFO, the value of the multi-processor bit is stored at the same time.

Setting the SCR.MPIE bit to 1 disables transfer of the received data from the RSR register to the receive FIFO, detection of receive errors, and settings of the RDF, ORER, or FER flag in the SSRFIFO register until the data in which the multi-processor bit has the value 1 is received.

When the reception character in which the multi-processor bit has the value 1 is received, the multi-processor bit and received data are stored in the receive FIFO and the SCR.MPIE bit is set to 0, and then the SCI returns to the normal reception operation. At this time, if the SCR.RIE bit is 1, an RXI interrupt is generated.

When the multi-processor format is specified, setting of the parity bit is disables. Specifying a format other than that, the serial transfer format is the same as that in normal asynchronous mode.

40.4.1 Multi-Processor Serial Data Transmission

Figure 40.23 is a sample flowchart of multi-processor data transmission. In the ID transmission cycle, the ID should be transmitted with the SSR.MPBT bit set to 1. In the data transmission cycle, the data should be transmitted with the MPBT bit set to 0. The other operations are the same as the operations in asynchronous mode.






Figure 40.23 Example of Multi-Processor Serial Transmission Flowchart

40.4.2 Multi-Processor Serial Data Reception

Figure 40.25 and Figure 40.26 are sample flowcharts of multi-processor data reception. When the SCR.MPIE bit is set to 1, reading the communication data is skipped until reception of the communication data in which the multi-processor bit is set to 1. When the communication data in which the multi-processor bit is set to 1 is received, the received data is transferred to the RDR register (the RDRH and RDRL registers when 9-bit data length is selected). During this time, the RXI interrupt request is generated. The other operations are the same as the operations in asynchronous mode. Figure 40.24 is the example of operation for reception.



(a) When the received ID does not match the ID of the receiving station itself



(b) When the received ID matches the ID of the receiving station itself

Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.24 Example of SCI Reception (8-Bit Data/Multi-Processor Bit/1 Stop Bit)




Figure 40.25 Example of Multi-Processor Serial Reception Flowchart (1)




Figure 40.26 Example of Multi-Processor Serial Reception Flowchart (2)

40.5 Operation in Clock Synchronous Mode

Figure 40.27 shows the data format for clock synchronous serial data communications.
In clock synchronous mode, data is transmitted or received in synchronization with clock pulses. One character in transfer data consists of 8-bit data. In clock synchronous mode, no parity bit can be added.
In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the communication line holds the last bit output state.
Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.




Figure 40.27 Data Format in Clock Synchronous Serial Communications (LSB First)

40.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCKn pin can be selected, according to the setting of the SCR.CKE[1:0] bits.
When the SCI is operated on an internal clock, the synchronization clock is output from the SCKn pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is held high. However, when only data reception is performed while the CTS function is disabled, the synchronization clock output is started at the same time when the SCR.RE bit set to 1. The synchronization clock is stopped at the high level when an overrun error occurs or the SCR.RE bit is set to 0.
When only data reception is performed and the CTS function is enabled, the clock output is not started even when the SCR.RE bit set to 1 if the CTSn# pin input is high when the SCR.RE bit is 0. The synchronization clock output is started when the SCR.RE bit is set to 1 and the CTSn# pin input is low. After that, if the CTSn# pin input is high on completion of the frame reception, the synchronization clock output is stopped at the high level. If the CTSn# pin input continues to be low, the synchronization clock is stopped at the high level when an overrun error occurs or the SCR.RE bit is set to 0.

40.5.2 CTS and RTS Functions

In the CTS function, CTSn# pin input is used to control reception/transmission start when the clock source is the internal clock. Setting the SPMR.CTSE bit to 1 enables the CTS function.
When the CTS function is enabled, placing the low level on the CTSn# pin causes reception/transmission to start. Applying the high level to the CTS# pin while reception/transmission are in progress does not affect reception/transmission of the current frame, which continues.
In the RTS function, RTSn# pin output is used to request reception/transmission start when the clock source is an external synchronizing clock. A low level is output when serial communications become possible. Conditions for output of the low and high level are shown below.

(a) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

[Conditions for low-level output]
When the following conditions are all satisfied.

- The SCR.RE or SCR.TE bit is 1.
- Transmission or reception is not in progress.
- There are no received data yet to be read (when the SCR.RE bit is 1).
- Untransmitted data is present (when the SCR.TE bit is 1).
- The SSR.ORER flag is 0.

[Condition for high-level output]
The conditions for low-level output have not been satisfied.

(b) SCI7 to SCI11 When FIFO is Enabled


[Conditions for low-level output]
When the following conditions are all satisfied.

- The SCR.RE or SCR.TE bit is 1.
- Transmission or reception is not in progress.
- The number of data stored in the receive FIFO is less than the threshold (FCR.RTRG[3:0] bits) (when the SCR.RE bit is 1).
- Untransmitted data is present (when the SCR.TE bit is 1).
- The SSRFIFO.ORER flag is 0.

[Condition for high-level output]
When the conditions for low-level output are not satisfied.

40.5.3 SCI Initialization (Clock Synchronous Mode)

Before transmitting and receiving data, start by writing the initial value 00h to the SCR register and then continue through the procedure for SCI given in Figure 40.28. Whenever the operating mode or transfer format is changed, the SCR register must be initialized before the change is made.
Note that setting the SCR.RE bit to 0 initializes neither the ORER, FER, and PER flags in the SSR register nor the RDR register.



[1] Make I/O port settings to enable input and output functions as required for TXDn, RXDn, and SCKn pins.

[2] Set the clock selection in the SCR register.
When an internal clock is selected, the SCK pin functions as the clock output pin.

[3] Set the SIMR1.IICM bit to 0.
Set the SPMR.CKPH and CKPOL bits to 0.
Step [3] can be skipped if the values have not been changed from the initial values.

[4] Set the data transmission/reception format in the SMR, SCMR, and SEMR registers.

[5] Write a value corresponding to the bit rate to the BRR register. This step is not necessary if an external clock is used.

[6] Write the value obtained by correcting a bit rate error in the MDDR register. This step is not necessary if the SEMR.BRME bit is set to 0 or an external clock is used.

[7] Set the SCR.TE or RE bit to 1. At this time, also set the SCR.TIE and RIE bits.
Setting the TE and RE bits allows TXDn and RXDn to be used.

Note: In simultaneous transmit and receive operations, the SCR.TE and RE bits should both be set to 0 or 1 simultaneously.

Figure 40.28 Example of SCI Initialization Flowchart (Clock Synchronous Mode)


40.5.4 Serial Data Transmission (Clock Synchronous Mode)

(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

Figure 40.29, Figure 40.30, and Figure 40.31 show an example of the operation for serial transmission in clock synchronous mode.
In serial data transmission, the SCI operates as described below.


1. The SCI transfers data from the TDR register to the TSR register when data is written to the TDR register in the TXI interrupt handling routine. The TXI interrupt request at the beginning of transmission is generated when the SCR.TE bit is set to 1 after the SCR.TIE bit is set to 1 or when these 2 bits are set to 1 simultaneously by a single instruction.
2. After transferring data from the TDR register to the TSR register, the SCI starts transmission. When the SCR.TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is enabled by writing the next transmit data to the TDR register in this TXI interrupt handling routine before transmission of the current transmit data has finished. When TEI interrupt requests are in use, set the SCR.TIE bit to 0 (a TXI interrupt request is disabled) and the SCR.TEIE bit to 1 (a TEI interrupt request is enabled) after the last of the data to be transmitted are written to the TDR register from the handling routine for TXI requests.
3. 8-bit data is sent from the TXDn pin in synchronization with the output clock when clock output mode has been specified and in synchronization with the input clock when use of an external clock has been specified. Output of the clock signal is suspended until the input CTS signal is at the low level while the SPMR.CTSE bit is 1 (CTS function is enabled).
4. The SCI checks for updating of (writing to) the TDR register at the time of the last bit output.
5. When TDR is updated, the next transmit data is transferred from the TDR register to the TSR register, and serial transmission of the next frame is started.
6. If the TDR register is not updated, set the SSR.TEND flag to 1 and the TXDn pin retains the output state of the last bit. If the SCR.TEIE bit is 1 at this time, a TEI interrupt request is generated. The SCKn pin is held high.

Figure 40.32 shows a sample flowchart of serial data transmission.
Transmission will not start while a receive error flag (ORER, FER, or PER in the SSR register) is set to 1. Be sure to set the receive error flags to 0 before starting transmission. Note that setting the SCR.RE bit to 0 does not clear the receive error flags.




Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.29 Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is Not Used at the Beginning of Transmission




Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.30 Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is Used at the Beginning of Transmission



Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.31 Example of Serial Data Transmission in Clock Synchronous Mode from the Middle of Transmission until Transmission Completion



[1] SCI initialization:
Set data transmission.

[2] Writing transmit data write to the TDR register by a TXI interrupt request:
When transmit data is transferred from the TDR register to the TSR register, a transmit data empty interrupt (TXI) request is generated.
Transmit data is written to the TDR register once from the handling routine for TXI requests.

[3] Serial transmission continuation procedure:
To continue serial transmission, write transmit data to the TDR register upon accepting a transmit data empty interrupt (TXI) request. Transmit data can also be written to the TDR register by activating the DMAC or DTC by the TXI interrupt request.
When TEI interrupt requests are in use, set the SCR.TIE bit to 0 and the SCR.TEIE bit to 1 after the last of the data to be transmitted are written to the TDR register.

Note: When the external clock is in use (the value of the SCR.CKE[1:0] bits is 10b or 11b), the rising edge on the SCK pin for the last bit sets the SSR.TEND flag to 1. Setting the SCR.TE bit to 0 immediately after this may lead to insufficient received-data hold time on the receiver side.

Figure 40.32 Example Flowchart of Serial Transmission in Clock Synchronous Mode

(2) SCI7 to SCI11 When FIFO is Enabled

Set the transmit data in the FTDR register (FTDR.L register) instead of the TDR register. When data is transferred from the transmit FIFO to the TSR register and if the number of data stored in the transmit FIFO is less than or equal to the threshold (FCR.TTRG[3:0] bits), a transmit data empty interrupt (TXI) request is generated.
Up to 16 minus FDR.T[4:0] frames of transmit data can be set within the TXI interrupt processing routine. When the settings of all transmit data are completed, set the SSRFIFO.TDFE flag to 0.
When the transmit data is set by using the DMAC or DTC, the TDFE flag is automatically set to 0.
When transmitting serial data, the SCI operates as follows.


1. When the SCR.TIE and SCR.TE bits are simultaneously set to 1, a TXI interrupt request is generated. Up to 16 minus FDR.T[4:0] bytes of transmit data can be set in the FTDR register (FTDR.L register) within the TXI interrupt processing routine.
2. After the transmit data is written to the FTDR register, the SCI starts transmission by transferring the data to the TSR register in sequence starting from the top of the transmit FIFO. When the number of untransmitted data in the transmit FIFO is less than or equal to the specified threshold (FCR.TTRG[3:0] bits), the SSRFIFO.TDFE flag is set to 1. At this time, if the SCR.TIE bit is 1, a TXI interrupt request is generated. Writing the transmit data to the FTDR register by using the TXI interrupt processing routine before the transmit FIFO becomes empty enables sequence transmission. When a TEI interrupt request is used, the SCI writes the last transmit data to the FTDR register by using the TXI interrupt processing routine, and then sets the SCR.TIE bit to 0 and the SCR.TEIE bit to 1.
3. The SCI outputs 8-bits of data from the TXDn pin in synchronization with the clock for output when the SCR.CKE[1] bit is 0 (internal clock) and in synchronization with the clock for input when the SCR.CKE[1] bit is 1 (external clock). When the SPMR.CTSE bit is 1 (with the CTS function enabled), the SCI waits until the low is input to the CTSn# pin and starts transmission.
4. The SCI checks whether any untransmitted data is in the transmit FIFO when it transmits the last bit.
5. When any untransmitted data is in the transmit FIFO, the SCI transfers the data to the TSR register from the transmit FIFO and starts transmission of the next frame data.
6. When no untransmitted data remains in the transmit FIFO, the SCI sets the SSRFIFO.TEND flag to 1 and stops shifting by the TSR register. At this time, if the SCR.TEIE bit is 1, a TEI interrupt request is generated. The TXDn pin is fixed to the value of the last bit of the last transmitted data and the SCKn pin is fixed to high.

40.5.5 Serial Data Reception (Clock Synchronous Mode)

(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled


Figure 40.33 and Figure 40.34 show an example of SCI operation for serial reception in clock synchronous mode. In serial data reception, the SCI operates as described below.

1. The value of the SCR.RE bit becoming 1 places the signal output on the RTSn# pin at the low level (when the RTS function is in use).
2. The SCI performs internal initialization and starts receiving data in synchronization with a synchronization clock input or output, and stores the receive data in the RSR register.
3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to the RDR register.
4. When reception finishes successfully, receive data is transferred to the RDR register. If the SCR.RIE bit is 1 at this time, an RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register in this RXI interrupt handling routine before reception of the next receive data is completed. Reading out the received data that have been transferred to the RDR register causes the RTSn# pin to output the low level (when the RTS function is in use).



Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.33 Example of Operation for Serial Reception in Clock Synchronous Mode (1) (When RTS Function is Not Used)





Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.34 Example of Operation for Serial Reception in Clock Synchronous Mode (2) (When RTS Function is Used)

Data transfer cannot be resumed while a receive error flag is 1. Accordingly, clear the ORER, FER, and PER flags in the SSR register before resuming reception. Moreover, be sure to read the RDR register during overrun error processing. When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR register because received data which has not yet been read may be left in the RDR register.

Figure 40.35 shows a sample flowchart for serial data reception.





[1] SCI initialization:
Make input port-pin settings for pins to be used as RXDn pins.

[2] [3] Receive error processing:
If a receive error occurs, read the SSR.ORER flag, perform the relevant error processing, and then set the ORER flag to 0. Data reception cannot be resumed while the ORER flag is 1.

[4] Read the receive data in the RDR register once in the receive data full interrupt (RXI) request handling routine.

[5] Serial reception continuation procedure:
To continue serial reception, before the MSB (bit 7) of the current frame is received, finish reading the receive data in the RDR register. The RDR data can also be read by activating the DMAC or DTC by an RXI interrupt request.

[6] Processing in response to an overrun error:
Read the RDR register. In combination with step [7], this will make correct reception of the next frame possible.

[7] Clearing the error flag:
Write 0 to the error flag.

[8] Confirming that the error flag is cleared:
Read the error flag to confirm that its value is 0.

Figure 40.35 Example Flowchart of Serial Reception in Clock Synchronous Mode

(2) SCI7 to SCI11 When FIFO is Enabled

The received data and status flag are read from the FRDR register instead of the RDR register. When reading in byte units, read the FRDR.H register and then the FRDR.L register in this order. Reading the FRDR.L register updates the FRDR.RDAT[7:0] bits. The value of the RDF and ORER flags in the FRDR register is the same as that of the SSRFIFO register.
When receiving serial data, the SCI operates as follows.

1. If the SCR.RE bit is set to 1 and the RTSn# function is in use, the SCI drives the RTSn# pin low.
2. The SCI starts receiving data in synchronization with the clock input or output and stores the received data in the RSR register.
3. When there is no space in the receive FIFO, an overrun error occurs. When an overrun error occurs, the SCI sets the SSRFIFO.ORER flag to 1. At this time, if the SCR.RIE bit is 1, an ERI interrupt request is generated. The received data is not transferred to the receive FIFO.
4. When the data is successfully received, the SCI transfers the received data to the receive FIFO. If the number of data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), the SCI sets the SSRFIFO.RDF flag to 1. At this time, if the SCR.RIE bit is 1, an RXI interrupt request is generated. Using the RXI interrupt processing routine allows reading of the received data in the RDRF register before an overrun error occurs, thus enabling the sequence reception of data. When the received data that have been transferred to the receive FIFO are read and the number of unread data is less than the value of the FCR.RSTRG[3:0] bits, the SCI drives the RTSn# pin low.


40.5.6 Simultaneous Serial Data Transmission and Reception (Clock Synchronous Mode)

Figure 40.36 shows a sample flowchart for simultaneous serial transmit and receive operations in clock synchronous mode.

After initializing the SCI, the following procedure should be used for simultaneous serial data transmit and receive operations.

To switch from transmit mode to simultaneous transmit and receive mode, check that the SCI has finished transmission by reading that the SSR.TEND flag is 1, and then initialize the SCR register. Then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.

To switch from receive mode to simultaneous transmit and receive mode, check that the SCI has finished reception, and then set the RIE and RE bits to 0. Then check that the receive error flags (ORER, FER, and PER in the SSR register) are 0, and then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.



[1] SCI initialization:
The TXDn pin can act as the output pin for transmitted data and the RXDn pin can act as the input pin for received data at the same time.

[2] Transmit data write:
Write transmit data to the TDR register once in the TXI interrupt handling routine.

[3] Receive error processing:
If a receive error occurs, read the SSR.ORER flag, perform the relevant error processing, and then set the ORER flag to 0. Data reception cannot be resumed while the ORER flag is 1.

[4] Reading receive data:
Read the receive data in the RDR register once in the RXI interrupt request handling routine.

[5] Serial transmission/reception continuation procedure:
To continue serial transmission and reception, before the MSB (bit 7) of the current frame is received, finish reading the receive data in the RDR register by the RXI interrupt. Also, before the MSB (bit 7) of the current frame is transmitted, write data to the TDR register by the TXI interrupt. Transmit data can also be written to the TDR register by activating the DMAC or DTC by a transmit data empty interrupt (TXI) request. Similarly, the RDR data can also be read by activating the DMAC or DTC by a receive data full interrupt (RXI) request.

Note: When switching from transmit or receive operation to simultaneous transmit and receive operations first set the TIE, RIE, TE, RE, and TEIE bits in the SCR register to 0, and then set TIE, RIE, TE, and RE bits to 1 simultaneously.

Figure 40.36 Example Flowchart of Simultaneous Serial Transmission and Reception in Clock Synchronous Mode

40.6 Operation in Smart Card Interface Mode

The SCI supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards), as an extended function of the SCI.
Smart card interface mode can be selected using the appropriate register.

40.6.1 Sample Connection

Figure 40.37 shows a sample connection between a smart card (IC card) and this MCU.
As in the figure, since this MCU communicates with an IC card using a single transmission line, interconnect the TXDn and RXDn pins and pull up the data transmission line to VCC using a resistor.
Setting the TE and RE bits in the SCR register to 1 with an IC card disconnected enables closed transmission/reception allowing self-diagnosis.
To supply an IC card with the clock pulses generated by the SCI, input the SCKn pin output to the CLK pin of an IC card.
The output port of the this MCU can be used to output a reset signal.




Figure 40.37 Sample Connection with a Smart Card (IC Card)

40.6.2 Data Format (Except in Block Transfer Mode)

Figure 40.38 shows the data transfer formats in smart card interface mode.

- One frame consists of 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etu (elementary time unit: time required for transferring 1 bit) is secured as a guard time from the end of the parity bit until the start of the next frame.
- If a parity error is detected during reception, a low-level error signal is output for 1 etu after 10.5 etu has passed from the start bit.
- If an error signal is sampled during transmission, the same data is automatically retransmitted after at least 2 etu.




Figure 40.38 Data Formats in Smart Card Interface Mode

For communications with IC cards of the direct convention type and inverse convention type, follow the procedure below.

(1) Direct Convention Type

For the direct convention type, logic levels 1 and 0 correspond to states Z and A, respectively, and data is transferred with LSB first as the start character, as shown in Figure 40.39. Therefore, data in the start character in the figure is 3Bh. When using the direct convention type, write 0 to both the SDIR and SINV bits in the SCMR register. Write 0 to the SMR.PM bit in order to use even parity, which is prescribed by the smart card standard.




Figure 40.39 Direct Convention (SCMR.SDIR bit = 0, SCMR.SINV bit = 0, SMR.PM bit = 0)

(2) Inverse Convention Type

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respectively and data is transferred with MSB first as the start character, as shown in Figure 40.40. Therefore, data in the start character in the figure is 3Fh. When using the inverse convention type, write 1 to both the SDIR and SINV bits in the SCMR register. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to state Z. Since the SINV bit of the this MCU only inverts data bits D7 to D0, write 1 to the SMR.PM bit to invert the parity bit for both transmission and reception.




Figure 40.40 Inverse Convention (SCMR.SDIR bit = 1, SCMR.SINV bit = 1, SMR.PM bit = 1)

40.6.3 Block Transfer Mode

Block transfer mode is different from non-block transfer mode in the following respects.

- Even if a parity error is detected during reception, no error signal is output. Since the SSR.PER flag is set by error detection, clear the PER flag before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is secured as a guard time from the end of the parity bit until the start of the next frame.
- Since the same data is not retransmitted during transmission, the SSR.TEND flag is set 11.5 etu after transmission start.
- In block transfer mode, the SSR.ERS flag indicates the error signal status as in non-block transfer mode, but the flag is read as 0 because no error signal is transferred.

40.6.4 Receive Data Sampling Timing and Reception Margin

Only the base clock generated by the on-chip baud rate generator can be used as a transmit/receive clock in smart card interface mode.

In this mode, the SCI can operate on a base clock with a frequency of 32, 64, 372, 256, 93, 128, 186, or 512 times the bit rate according to the settings of the SCMR.BCP2 bit and the SMR.BCP[1:0] bits.

For data reception, the falling edge of the start bit is sampled with the base clock to perform synchronization. Receive data is sampled on the 16th, 32nd, 186th, 128th, 46th, 64th, 93rd, and 256th rising edges of the base clock so that it can be latched at the middle of each bit as shown in Figure 40.41. The reception margin here is determined by the following formula.

$$M = \left| \left(0.5 - \frac{1}{2N}\right) - (L - 0.5)F - \frac{|D - 0.5|}{N}(1 + F) \right| \times 100\ (\%)$$

M: Reception margin (%)
N: Ratio of bit rate to clock (N = 32, 64, 372, 256)
D: Duty cycle of clock (D = 0 to 1.0)
L: Frame length (L = 10)
F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception margin is determined by the formula below.

M = {0.5 – 1/(2 × 372)} × 100 (%) = 49.866 (%)




Figure 40.41 Receive Data Sampling Timing in Smart Card Interface Mode (When Clock Frequency is 372 Times the Bit Rate)

40.6.5 SCI Initialization (Smart Card Interface Mode)

Initialize the SCI following the example of flowchart shown in Figure 40.42.
Initialize the SCR and SSR registers before switching from transmit mode to receive mode and vice versa. When not changing the bit rate, it is not necessary to set the CKE[1:0] bits to 00b. Even if the RE bit is set to 0, the RDR register is not initialized.

To change receive mode to transmit mode, first check that reception has completed, and then execute steps [1] and [3] in Figure 40.42. Set TE = 1 and RE = 0 at step [11]. Reception completion can be verified by reading the RXI request, SSR.ORER, or SSR.PER flag.
To change transmit mode to receive mode, first check that transmission has completed, and then execute steps [1] and [3] in Figure 40.42. Set TE = 0 and RE = 1 at step [11]. Transmission completion can be verified by reading the SSR.TEND flag.




Figure 40.42 Example of SCI Initialization Flowchart (Smart Card Interface Mode)

Figure 40.43 shows an example of data transmission when the SCI is set to smart card interface mode according to the flow described in Figure 40.42 after a reset. When the pin functions are set to the SCK and TXD pins, they are still high-impedance because the SCR.CKE[0] and SCR.TE bits are 0. When the CKE[0] bit is set to 1, clock is output from the SCK pin. When the transmit data is written after setting the TE bit to 1, a data transmission starts. After the TE bit is set to 1, one frame of high-impedance is output from TXD pin (internal wait time) and then the data transmission starts. In smart card interface mode, the clock is continuously output while the CKE[0] bit is set to 1 (clock output) even if both the TE and RE bits are set to 0.




Figure 40.43 Example of Data Transmission Timing in Smart Card Interface Mode

40.6.6 Serial Data Transmission (Except in Block Transfer Mode)

Serial data transmission in smart card interface mode (except in block transfer mode), in that an error signal is sampled and data can be retransmitted, is different from that in non-smart card interface mode. Figure 40.44 shows the data retransmit operation during transmission.




Figure 40.44 Data Retransmit Operation in SCI Transmit Mode

(1) When an error signal from the receiver end is sampled after one-frame data has been transmitted, the SSR.ERS flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Clear the ERS flag before the next parity bit is sampled.

(2) For a frame in which an error signal is received, the SSR.TEND flag is not set. Data is retransferred from the TDR register to the TSR register allowing automatic data retransmission.

(3) If no error signal is returned from the receiver, the ERS flag is not set to 1.

(4) In this case, the SCI judges that transmission of one-frame data (including retransmission) has been completed, and the TEND flag is set. If the SCR.TIE bit is 1 at this time, a TXI interrupt request is generated. Writing transmit data to the TDR register starts transmission of the next data.

Figure 40.45 shows a sample flowchart of serial transmission.




Figure 40.45 Sample Smart Card Interface Transmission Flowchart

All the processing steps are automatically performed using a TXI interrupt request to activate the DTC or DMAC. When the SSR.TEND flag is set to 1 in transmission, if the SCR.TIE bit is 1, a TXI interrupt request is generated. The DTC or DMAC is activated by a TXI interrupt request if the TXI interrupt request is specified as a source of DTC or DMAC activation beforehand, allowing transfer of transmit data. The TEND flag is automatically set to 0 when the DTC or DMAC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During this retransmission, the TEND flag is kept to 0 and the DTC or DMAC is not activated. Therefore, the SCI and DTC or DMAC automatically transmit the specified number of bytes, including retransmission in the case of error occurrence. However, since the ERS flag is not automatically cleared, set the RIE bit to 1 beforehand to enable an ERI interrupt request to be generated at error occurrence, and clear the ERS flag.

When transmitting/receiving data using the DTC or DMAC, be sure to make settings to enable the DTC or DMAC before making SCI settings.
For DTC or DMAC settings, refer to section 20, Data Transfer Controller (DTCb), section 18, DMA Controller (DMACAa).

Note that the SSR.TEND flag is set in different timings depending on the SMR.GM bit setting. Figure 40.46 shows the TEND flag generation timing.




Figure 40.46 SSR.TEND Flag Generation Timing during Transmission

40.6.7 Serial Data Reception (Except in Block Transfer Mode)

Serial data reception in smart card interface mode is similar to that in non-smart card interface mode. Figure 40.47 shows the data retransmit operation in receive mode.




Figure 40.47 Data Retransmit Operation in SCI Receive Mode (Data Retransmit Operation during Reception)

(1) If a parity error is detected in receive data, the SSR.PER flag is set to 1. When the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Clear the PER flag before the next parity bit is sampled.
(2) For a frame in which a parity error is detected, no RXI interrupt is generated.
(3) When no parity error is detected, the SSR.PER flag is not set to 1.
(4) In this case, data is determined to have been received successfully. When the SCR.RIE bit is 1, an RXI interrupt request is generated.

Figure 40.48 shows a sample flowchart for serial data reception.




Figure 40.48 Sample Smart Card Interface Reception Flowchart

All the processing steps are automatically performed using an RXI interrupt request to activate the DTC or DMAC.
In reception, setting the RIE bit to 1 allows an RXI interrupt request to be generated. The DTC or DMAC is activated by an RXI interrupt request if the RXI interrupt request is specified as a source of DTC or DMAC activation beforehand, allowing transfer of receive data.
If an error occurs during reception and either the ORER or PER flag in the SSR register is set to 1, a receive error interrupt (ERI) request is generated. Clear the error flag after the error occurrence. If an error occurs, the DTC or DMAC is not activated and receive data is skipped. Therefore, the number of bytes of receive data specified in the DTC or DMAC is transferred.
Even if a parity error occurs and the PER flag is set to 1 during reception, receive data is transferred to the RDR register, thus allowing the data to be read.
When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR register because the received data which has not yet been read may be left in the RDR register.

Note 1. For operations in block transfer mode, refer to section 40.3, Operation in Asynchronous Mode.

40.6.8 Clock Output Control

Clock output can be fixed to high or low using the SCR.CKE[1:0] bits when the SMR.GM bit is 1. When the CKE[1:0] bits are set to 01b (clock output), the base clock is output from the SCK pin. For the settings of the base clock frequency (bit rate), refer to section 40.2.13, Bit Rate Register (BRR). When the CKE[1:0] bits are set to 00b (output fixed low) or 10b (output fixed to high), the SCK pin can be fixed to low or high.

Figure 40.49 shows a timing chart when the clock output is controlled.

If changing the CKE[1:0] bits while the SMR.GM bit is 0 (non-GSM mode), a pulse of unexpected width may output from SCK pin because the result is immediately reflected to the SCK pin.




Figure 40.49 Clock Output Control

40.7 Operation in Simple I²C Mode

Simple I²C-bus format is composed of 8 data bits and an acknowledge bit. By continuing into a slave-address frame after a start condition or restart condition, a master device is able to specify a slave device as the partner for communications. The currently specified slave device remains valid until a new slave device is specified or a stop condition is satisfied.
The 8 data bits in all frames are transmitted in order from the MSB.
The I²C-bus format and timing of the I²C-bus are shown in Figure 40.50 and Figure 40.51.




Figure 40.50 I²C-bus Format




Figure 40.51 I²C-bus Timing (When SLA is 7 Bits)

S: Indicates a start condition, i.e. the master device changing the level on the SSDAn line from the high to the low level while the SSCLn line is at the high level.
SLA: Indicates a slave address, by which the master device selects a slave device.
R/W#: Indicates the direction of transfer (reception or transmission). The value 1 corresponds to transfer from the slave device to the master device and 0 corresponds to transfer from the master device to the slave device.
A/A#: Indicates an acknowledge bit. This is returned by the slave device for master transmission and by the master device for master reception. Return of the low level indicates ACK and return of the high level indicates NACK.
Sr: Indicates a restart condition, i.e. the master device changing the level on the SSDAn line from the high to the low level while the SSCLn line is at the high level and after the setup time has elapsed.
DATA: Indicates the data being received or transmitted.
P: Indicates a stop condition, i.e. the master device changing the level on the SSDAn line from the low to the high level while the SSCLn line is at the high level.

40.7.1 Generation of Start, Restart, and Stop Conditions

Writing 1 to the SIMR3.IICSTAREQ bit causes the generation of a start condition. The generation of a start condition proceeds through the following operations.

- The level on the SSDAn line falls (from the high level to the low level) and the SSCLn line is kept in the released state.
- The hold time for the start condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSCLn line falls (from the high level to the low level), the SIMR3.IICSTAREQ bit is set (to 0), and a start-condition generated interrupt is output.

Writing 1 to the SIMR3.IICRSTAREQ bit causes the generation of a start condition. The generation of a start condition proceeds through the following operations.

- The SSDAn line is released and the SSCLn line is kept at the low level.
- The period at low level for the SSCLn line is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSCLn line is released (transition from the low to the high level).
- Once the high level on the SSCLn line is detected, the setup time for the restart condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSDAn line falls (from the high level to the low level).
- The hold time for the restart condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSCLn line falls (from the high level to the low level), the SIMR3.IICRSTAREQ bit is set (to 0), and a restart-condition generated interrupt is output.

Writing 1 to the SIMR3.IICSTPREQ bit causes the generation of a stop condition. The generation of a stop condition proceeds through the following operations.

- The level on the SSDAn line falls (from the high level to the low level) and the SSCLn line is kept at the low level.
- The period at low level for the SSCLn line is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSCLn line is released (transition from the low to the high level).
- Once the high level on the SSCLn line is detected, the setup time for the stop condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSDAn is released (transition from the low to the high level), the SIMR3.IICSTPREQ bit is set (to 0), and a stop-condition generated interrupt is output.

Figure 40.52 shows the timing of operations in the generation of start, restart, and stop conditions.




Figure 40.52 Timing of Operations in the Generation of Start, Restart, and Stop Conditions

40.7.2 Clock Synchronization

The SSCLn line may be placed at the low level in the case of a wait inserted by a slave device as the other side of transfer. Setting the SIMR2.IICCSC bit to 1 applies control to obtain synchronization when the levels of the internal SSCLn clock signal and the level being input on the SSCLn pin differ.

When the SIMR2.IICCSC bit is set to 1, the level of the internal SSCLn clock signal changes from low to high, counting to determine the period at high level is stopped while the low level is being input on the SSCLn pin, and counting to determine the period at high level starts after the transition of the input on the SSCLn pin to the high level. The interval from this time until counting to determine the period at high level starts on the transition of the SSCLn pin to the high level is the total of the delay of SSCLn output, delay for noise filtering of the input on the SSCLn pin (2 or 3 cycles of sampling clock for the noise filter), and delay for internal processing (1 or 2 cycles of PCLK). The period at high level of the internal SSCLn clock is extended even if other devices are not placing the low level on the SSCLn line. If the SIMR2.IICCSC bit is 1, synchronization is obtained for the transmission and reception of data by taking the logical AND of the input on the SSCLn pin and the internal SSCLn clock. If the SIMR2.IICCSC bit is 0, synchronization with the internal SSCLn clock is obtained for the transmission and reception of data.

If a slave device inserts a period of waiting into the interval until the transition of the internal SSCLn clock signal from the low to the high level after a request for the generation of a start, restart, or stop condition is issued, the time until generation is prolonged by that period.

If a slave device inserts a period of waiting after the transition of the internal SSCLn clock signal from the low to the high level, although the generation-completed interrupt is issued without stopping the period of waiting, generation of the condition itself is not guaranteed. Figure 40.53 shows an example of operations to synchronize the clocks.




Figure 40.53 Example of Operations for Clock Synchronization

40.7.3 SSDA Output Delay

The SIMR1.IICDL[4:0] bits can be used to set a delay for output on the SSDAn pin relative to falling edges of output on the SSCLn pin. Delay-time settings from 0 to 31 are selectable, representing periods of the corresponding numbers of cycles of the clock signal from the on-chip baud rate generator (derived by frequency-dividing the base clock, PCLK, by the divisor selected by the SMR.CKS[1:0] bits). A delay for output on the SSDAn pin is for the start condition/restart condition/stop condition signal, 8-bit transmit data, and an acknowledge bit.

If the SSDA output delay is shorter than the time for the level on the SSCLn pin to fall, the change of the output on the SSDAn pin will start while the output level on the SSCLn pin is falling, creating a possibility of erroneous operation for slave devices. Ensure that settings for the delay of output on the SSDAn pin are for times greater than the time output on the SSCLn pin takes to fall (300 ns for I^2C-bus in normal mode and fast mode).

Figure 40.54 shows the timing of delays in SSDA output.





Figure 40.54 Timing of Delays in SSDA Output

40.7.4 SCI Initialization (Simple I2C Mode)

Before transferring data, write the initial value (00h) to the SCR register and initialize the interface following the example shown in Figure 40.55.

When changing the operating mode, transfer format, and so on, be sure to set the SCR register to its initial value before proceeding with the changes.

In simple I2C mode, the open-drain setting for the communication ports should be made on the port side.



[1] Make I/O port settings that allow use (on N-channel open-drain output pins) of the SSCLn and SSDAn pin functions.

[2] Place the SSCLn and SSDAn pins in the high-impedance state until a start condition is to be generated.

[3] Set the format for transmission and reception in the SMR and SCMR registers.
In the SMR register, set the CKS[1:0] bits to the desired value and set the other bits to 0.
In the SCMR register, set the SDIR bit to 1 and the SINV and SMIF bits to 0.

[4] Write the value for the desired bit rate to the BRR register.

[5] Write the value obtained by correcting a bit rate error in the MDDR register. This step is not necessary if the SEMR.BRME bit is set to 0.

[6] Set the values in the SEMR, SNFR, SIMR1, SIMR2, and SPMR registers.
In the SEMR register, set the NFEN and BRME bits.
In the SNFR register, set the NFCS[2:0] bits.
In the SIMR1 register, set the IICM bit to 1 and the IICDL[4:0] bits as required.
In the SIMR2 register, set the IICACKT and IICCSC bits to 1 and the IICINTM bits as required.
In the SPMR register, set all the bits to 0.


[7] Set the SCR.RE and TE bits to 1. At this time, also set the SCR.TIE, RIE, and TEIE bits (for transmission and when the SIMR2.IICINTM bit is 1, set the RIE bit to 0).
Setting the TE and RE bits to 1 makes the SSCLn and SSDAn pin functions available.

Note: Set the SCR.RE and TE bits to 0 or 1 at the same time.

Figure 40.55 Example of the Flowchart of SCI Initialization (for Simple I2C Mode)

40.7.5 Operation in Master Transmission (Simple I2C Mode)


Figure 40.56 and Figure 40.57 show examples of operations in master transmission and Figure 40.58 is a flowchart showing the procedure for data transmission. Refer to Table 40.39 for more information on the STI interrupt.
When 10-bit slave addresses are in use, steps [3] and [4] in Figure 40.58 are repeated twice.
In simple I2C mode, the transmit data empty interrupt (TXI) is generated when communication of one frame is completed, unlike the TXI interrupt request generation timing during clock synchronous transmission.



Note1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.


Figure 40.56 Example 1 of Operations for Master Transmission in Simple I2C-bus Mode (with 7-Bit Slave Addresses, Transmission Interrupts, and Reception Interrupts in Use)

When the SIMR2.IICINTM bit is set to 0 (use ACK/NACK interrupts) during master transmission, the DTC or DMAC is activated by the ACK interrupt as the trigger and necessary number of data bytes are transmitted. When the NACK is received, error processing, such as transmission stop and retransmission, is performed by the NACK interrupt as the trigger.



Note1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.57 Example 2 of Operations for Master Transmission in Simple I2C-bus Mode (with 7-Bit Slave Addresses, ACK Interrupts, and NACK Interrupts in Use)



[1] Initialization for simple I²C mode
For transmission, set the SCR.RIE bit to 0 (RXI and ERI interrupts requests are disabled)

[2] Generate a start condition.

[3] Writing to the TDR register:
Writing the slave address and value for the R/W bit to the TDR register.

[4] Confirming ACK response from the slave address:
Check the SISR.IICACKR bit. If its value is 0, it is indicated that the slave device responded with ACK and operations proceed. If its value is 1, it is indicated that there was no response from a slave device so the next transition is to generation of the stop condition.

[5] Steps for continuing with serial transmission:
When transmission is to continue, write further transmit data to the TDR register.
Except for the first data to be transmitted, a TXI request can activate the DMAC or DTC to handle writing of data to the TDR register. In this case, ACK/NACK cannot be confirmed.

[6] Generation of a stop condition.

If 10-bit slave addresses are in use, processing of [3] and [4] is repeated twice.

Note: In simple I²C mode, the TXI interrupt request is generated when communication is completed, unlike the timing during clock synchronous transmission.

Figure 40.58 Example of the Procedure for Master Transmission Operations in Simple I²C Mode (with Transmission Interrupts and Reception Interrupts in Use)

40.7.6 Master Reception (Simple I2C Mode)

Figure 40.59 shows an example of operations in simple I2C mode master reception and Figure 40.60 is a flowchart showing the procedure for master reception.

The value of the SIMR2.IICINTM bit is assumed to be 1 (use reception and transmission interrupts).

In simple I2C mode, the transmit data empty interrupt (TXI) is generated when communication of one frame is completed, unlike the TXI interrupt request generation timing during clock synchronous transmission.





Figure 40.59 Example of Operations for Master Reception in Simple I2C-bus Mode (with 7-Bit Slave Addresses, Transmission Interrupts, and Reception Interrupts in Use)



[1] Initialization for simple I²C mode:
Set the SCR.RIE bit to 0.

[2] Generate a start condition.

[3] Writing to the TDR register:
Writing the slave address and value for the R/W bit to the TDR register.

[4] Confirming ACK response from the slave address:
Check the SISR.IICACKR bit. If its value is 0, it is indicated that the slave device responded with ACK and operations proceed. If its value is 1, it is indicated that there was no response from a slave device so the next transition is to generation of the stop condition.

[5] Steps for continuing with reception:
To proceed with reception, write FFh as dummy transmit data to the TDR register. Other than in the first and last rounds of transmission, a TXI request can activate DMAC or DTC to handle writing of data to the TDR register. Furthermore, other than for the last data to be received, an RXI request can activate the DMAC or DTC to handle reading of data from the RDR register.

[6] NACK is transmitted in response to the last data.

[7] Generation of a stop condition.

Note: In simple I²C mode, the TXI interrupt request is generated when communication is completed, unlike the timing during clock-synchronous transmission.

Figure 40.60 Example of the Procedure for Master Reception Operations in Simple I²C Mode (with Transmission Interrupts and Reception Interrupts in Use)

40.7.7 Recovery from Bus Hang-up

If the bus is stuck by an abnormal state in SCI because of the communication error, reset the SCI according to the following steps and release the bus.

(1) Set the SCR.TE and RE bit to 0 at the same time to reset SCI.
(2) Set the SIMR3 register to F0h to release the bus.
(3) If the SSR.RDRF flag is 1, dummy-read the RDR register to clear the flag.
(4) Set the SCR.TE and RE bit to 1 at the same time.

40.8 Operation in Simple SPI Mode


As an extended function, the SCI supports a simple SPI mode that handles transfer among one or multiple master devices and multiple slave devices.

Making the settings for clock synchronous mode (SCMR.SMIF = 0, SIMR1.IICM = 0, SMR.CM = 1) plus setting the SPMR.SSE bit to 1 places the SCI in simple SPI mode. However, the SS pin function on the master side is unnecessary for connection of the device used as the master in simple SPI mode when the configuration only has a single master, so set the SPMR.SSE bit to 0 in such cases.

Figure 40.61 shows an example of connections for simple SPI mode. Control a general port pin to produce the SS output signal from the master.

In simple SPI mode, data are transferred in synchronization with clock pulses in the same way as in clock synchronous mode. One character of data for transfer consists of 8 bits of data, and parity bits cannot be appended to this. The data can be inverted by setting the SCMR.SINV bit to 1.

Since the receiver and transmitter are independent of each other within the SCI module, full-duplex communications are possible, with a common clock signal. Furthermore, since both the transmitter and receiver have a double-buffered structure, writing of further transmit data while transmission is in progress and reading of previously received data while reception is in progress are both possible. Continuous transfer is thus possible.



Note 1. The SSn# input is not required in a single-master system (the interface is used with the setting SPMR.SSE = 0).

Figure 40.61 Example of Connections via a Simple SPI Mode (In Single Master Mode, SPMR.SSE Bit = 0)

40.8.1 States of Pins in Master and Slave Modes

The direction (input or output) of pins for the simple SPI mode interface differs according to whether the device is a master (SCR.CKE[1:0] = 00b or 01b and SPMR.MSS = 0) or slave (SCR.CKE[1:0] = 10b or 11b and SPMR.MSS = 1). Table 40.34 lists the states of pins according to the mode and the level on the SSn# pin.

Table 40.34 States of Pins by Mode and Input Level on the SSn# Pin

Mode	Input on SSn# Pin	State of SMOSIn Pin	State of SMISOn Pin	State of SCKn Pin
Master mode*1	High level (transfer can proceed)	Output for data transmission*2	Input for received data	Clock output*3
	Low level (transfer cannot proceed)	High-impedance	Input for received data (but disabled)	High-impedance
Slave mode	High level (transfer cannot proceed)	Input for received data (but disabled)	High-impedance	Clock input (but disabled)
	Low level (transfer can proceed)	Input for received data	Output for data transmission	Clock input

Note 1. When there is only a single master (SPMR.SSE = 0), transfer is possible regardless of the input level on the SSn# pin (this is equivalent to input of a high level on the SSn# pin). Since the SSn# pin function is not required, the pin is available for other purposes.
Note 2. The SMOSIn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE bit = 0).
Note 3. The SCKn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE and RE bits = 00b) in a multi-master configuration (SPMR.SSE = 1).

40.8.2 SS Function in Master Mode

Setting the SCR.CKE[1:0] bits to 00b and the SPMR.MSS bit to 0 selects master operation. The SSn# pin is not used in single-master configurations (SPMR.SSE = 0), so transmission or reception can proceed regardless of the value of the SSn# pin.

When the level on the SSn# pin is high in a multi-master configuration (SPMR.SSE = 1), a master device outputs clock signals from the SCKn pin before starting transmission or reception to indicate that there are no other masters or another master is performing reception or transmission. When the level on the SSn# pin is low in a multi-master configuration (SPMR.SSE = 1), there are other masters, and this indicates that transmission or reception is in progress. At this time the SMOSIn output and SCKn pins will be placed in the high-impedance state and starting transmission or reception will not be possible. Furthermore, the value of the SPMR.MFF bit will be 1, indicating a mode fault error. In a multi-master configuration, start error processing by reading SPMR.MFF flag. Also, even if a mode fault error occurs while transmission or reception is in progress, transmission or reception will not be stopped, but the SMOSIn and SCKn pin output will be placed in the high-impedance state after the completion of the transfer.

Control a general port pin to produce the SS output signal from the master.

40.8.3 SS Function in Slave Mode

Setting the SCR.CKE[1:0] bits to 10b and the SPMR.MSS bit to 1 selects slave operation. When the level on the SSn# pin is high, the SMISOn output pin will be in the high-impedance state and clock input through the SCKn pin will be ignored. When the level on the SSn# pin is low, clock input through the SCKn pin will be effective and transmission or reception can proceed.

If the input on the SSn# pin changes from low to high level during transmission or reception, the SMISOn output pin will be placed in the high-impedance state. Meanwhile, the internal processing for transmission or reception will continue at the rate of the clock input through the SCKn pin until processing for the character currently being transmitted or received is completed, after which it stops. At that time, an interrupt (the appropriate one from among TXI, RXI, and TEI) will be generated.

40.8.4 Relationship between Clock and Transmit/Receive Data

The CKPOL and CKPH bits in the SPMR register can be used to set up the clock for use in transmission and reception in four different ways. The relation between the clock signal and the transmission and reception of data is shown in Figure 40.62. The relation is the same for both master and slave operation.




Figure 40.62 Relation between Clock Signal and Transmit/Receive Data in Simple SPI Mode

40.8.5 SCI Initialization (Simple SPI Mode)

The procedure is the same as for initialization in clock synchronous mode Figure 40.28, Sample SCI Initialization Flowchart. The CKPOL and CKPH bits in the SPMR register must be set to ensure that the kind of clock signal they select is suitable for both master and slave devices.
For initialization, changes to the operating mode, changes to the transfer format, and so on, initialize the SCR register before proceeding with changes.
As well as setting the RE bit to 0, note that the SSR.ORER, FER, and PER flags, as well as the RDR register, are not initialized.

40.8.6 Transmission and Reception of Serial Data (Simple SPI Mode)

In master operation, ensure that the SSn# pin of the slave device on the other side of the transfer is at the low level before starting the transfer and at the high level on completion of the transfer. Otherwise, the procedures are the same as in clock synchronous mode.

40.9 Bit Rate Modulation Function

The bit rate modulation function corrects the bit rate by thinning out the specified amount of clocks from those input to the baud rate generator.
When the SEMR.BRME bit is 1, the baud rate generator validates and counts the average interval of the number of clocks set in the MDDR register out of the total 256 clocks input.
Figure 40.63 assumes the SCI is in asynchronous mode, bits SMR.CKS[1:0] are 00b, the BRR register is 00h, and the MDDR register is 160. In this example, the cycle of the base clock is evenly corrected to 256/160, and the bit rate is corrected to 160/256. Note that there is an imbalance in thinning out the internal clock, and expansion and contraction occur in the pulse width of the base clock.

Note: Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).




Figure 40.63 Example of the Base Clock When the Bit Rate Modulation Function is Used

The input of a clock signal with a shorter period to the baud rate generator reduces difference in the generated base clock period and, since the division ratio of the baud rate generator also becomes larger, reduces difference in the length of the 1-bit period.

40.10 Extended Serial Mode Control Section: Description of Operation

40.10.1 Serial Transfer Protocol

The extended serial mode control section of the SCI12 can realize the serial transfer protocol composed of Start Frames and Information Frames that is shown in Figure 40.64.
A Start Frame is composed of a Break Field, Control Field 0, and Control Field 1. An Information Frame is composed of a number of Data Fields, a CRC16 Upper Field, and a CRC16 Lower Field.




Figure 40.64 Protocol for Serial Transfer by the Extended Serial Mode Control Section

40.10.2 Transmitting a Start Frame

Figure 40.65 shows an example of operations to transmit a Start Frame, which is composed of the Break Field low width, Control Field 0, and Control Field 1. Figure 40.66 and Figure 40.67 are flowcharts for the transmission of a Start Frame.
Operations when the extended serial mode control section is to be used to transmit a Start Frame are as listed below. Be sure to use the SCI12 in asynchronous mode.

(1) With Break Field low width output mode as the operating mode for the timer, writing 1 to the TCR.TCST bit starts counting by the timer, and the low level will be output from the TXDX12 pin over the period corresponding to registers TCNT and TPRE settings.
(2) The output on the TXDX12 pin is inverted when the timer counter underflows, and the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.
(3) Write 0 to the TCR.TCST bit to stop counting by the timer, and send the data for Control Field 0. After the Break Field low width output, stop counting before the next underflow occurs.
(4) When the data for Control Field 0 have been transmitted, the data for Control Field 1 is transmitted.
(5) When the data for Control Field 1 have been transmitted, an Information Frame is transmitted.

Omit the Break Field and Control Field 0 to suit the structure of the Start Frame.




Figure 40.65 Example of Operations When Transmitting a Start Frame




Figure 40.66 Example of Start Frame Transmission (1/2)




Figure 40.67 Example of Start Frame Transmission (2/2)

40.10.3 Receiving a Start Frame

The extended serial mode control section is capable of receiving Start Frames with the structures listed in Table 40.35.


Table 40.35 Structures of Start Frames

Bit Setting		Structures of Start Frames
BFE	CF0RE	
0	0	Control Field 1 (8 bits) → Information Frame
0	1	Control Field 0 (8 bits) → Control Field 1 (8 bits) → Information Frame
1	0	Break Field (low width) → Control Field 1 (8 bits) → Information Frame
1	1	Break Field (low width) → Control Field 0 (8 bits) → Control Field 1 (8 bits) → Information Frame

Figure 40.68 shows an example of operations to receive a Start Frame, which is composed of the Break Field low width, Control Field 0, and Control Field 1. Figure 40.69 and Figure 40.70 are flowcharts for the reception of a Start Frame, and Figure 40.71 is a state transition diagram when receiving a Start Frame.
Operations when the extended serial mode control section is to be used to receive a Start Frame are as listed below. Be sure to use the SCI12 in asynchronous mode.

(1) With Break Field low width detection mode as the operating mode for the timer, writing 1 to the CR3.SDST bit enables detection of the Break Field low width.
(2) Low-level input on the RXDX12 pin continuing over a period longer than that corresponding to the settings of registers TCNT and TPRE is detected as the Break Field low width. At this time, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.
(3) When the input from the RXDX12 pin goes high after the Break Field low width, the CR0.RXDSF flag becomes 0 and reception of Control Field 0 starts.
(4) If the data received in Control Field 0 match the data set in the CF0DR register, the STR.CF0MF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.CF0MIE bit is 1. Reception of Control Field 1 starts after that. If the data received in Control Field 0 do not match the data set in the CF0DR register, a transition to the state prior to Break Field low width detection proceeds.
(5) If the data received in Control Field 1 match the data set in registers PCF1DR and SCF1DR, the STR.CF1MF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.CF1MIE bit is 1. Transfer of the Information Frame starts after that. If the data received in Control Field 1 do not match the data set in either or both of registers PCF1DR and SCF1DR, a transition to the state prior to Break Field low width detection proceeds.

Omit the Break Field and Control Field 0 to suit the structure of the Start Frame.



The above diagram assumes the following:

ESMER: ESME = 1

CR1: BFE = 1, CF0RE = 1, CF1DS[1:0] = 10b

PCR: RXDXPS = 0

ICR: BFDIE = 1, CF0MIE = 1, CF1MIE = 1

TMR: TOMS[1:0] = 01b

Figure 40.68 Example of Operations at the Time of Start Frame Reception




Figure 40.69 Sample Flowchart for Reception of a Start Frame (1)




Figure 40.70 Sample Flowchart for Reception of a Start Frame (2)





Figure 40.71 State Transitions When Receiving a Start Frame

40.10.3.1 Priority Interrupt Bit

Figure 40.72 shows an example of operation in Start Frame reception where a priority interrupt bit is in use. Setting the CR1.PIBE bit to 1 enables the use of a priority interrupt bit.
Operations of the extended serial mode control section in start Frame reception where a priority interrupt bit is in use are as described below.

Steps (1) to (4) are the same as in Figure 40.68, for Start Frame reception.

(5) If the value of the bit selected by the CR1.PIBS[2:0] bits matches the corresponding bit in the PCF1DR register, the STR.PIBDF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.PIBDIE bit is 1. Transfer of the Information Frame starts after that. If the data received in Control Field 1 do not match the data set in either or both of registers PCF1DR and SCF1DR and the priority interrupt bit is not detected, a transition to the state prior to Break Field low width detection proceeds.



The above diagram assumes the following:

ESMER: ESME = 1
CR1: BFE = 1, PIBE = 1, CF0RE = 0, CF1DS[1:0] = 10b, PIBS[2:0] = 011b
PCR: RXDXPS = 0
ICR: BFDIE = 1, CF0MIE = 1, PIBDIE = 1
TMR: TOMS[1:0] = 01b

Figure 40.72 Example of Operations When Receiving a Start Frame While the CR1.PIBE Bit is 1

40.10.4 Detection of Bus Collisions

Detection of bus collisions operate for cases where output of the Break Field low width and transmission of data are in progress when the ESMER.ESME bit and the SCI.TE bit are set to 1.

Figure 40.73 shows an example of operations with bus collision detection. Signals output through TXDX12 and input through RXDX12 are sampled with the bus collision detection clock set with the CR2.BCCS[1:0] bits as the sampling clock, and the STR.BCDF flag is set to 1 if the signals fail to match three times in a row. An SCIX2 interrupt is also generated if the value of the ICR.BCDIE bit is 1.




Figure 40.73 Example of Operations with Bus Collision Detection

40.10.5 Digital Filter for Input on the RXDX12 Pin

Signals input through the RXDX12 pin can be passed through a digital filter before they are conveyed to the internal circuits. The digital filter consists of three flip-flop circuit stages connected in series and a match-detecting circuit. The CR2.DFCS[2:0] bits select the sampling clock for the RXDX12 pin input signals. If the outputs of all three latches match, the given level is conveyed to subsequent circuits. If the levels do not match, the previous value is retained. In other words, levels are confirmed as being the signal if they are retained for at least three cycles of the sampling clock but judged to be noise rather than changes in the signal level if they change within three cycles of the sampling clock. Figure 40.74 shows an example of operations with the digital filter.





Figure 40.74 Example of Operations with the Digital Filter

40.10.6 Bit Rate Measurement

The bit rate measurement function measures the intervals between rising and falling edges and between falling and rising edges of the signal input from the RXDX12 pin. Figure 40.75 shows an example of operations for bit rate measurement.

(1) Writing 1 to the CR0.BRME bit enables bit rate measurement. Only set the BRME bit to 1 when you wish to proceed with bit rate measurement. Furthermore, bit rate measurement will not proceed during a Break Field, even if the BRME bit is set to 1.
(2) After detection of the Break Field low width, bit rate measurement starts when the level input on the RXDX12 pin becomes high.
(3) Once bit rate measurement has started, counter values from the timer are retained in the read buffers on the input of valid edges from the RXDX12 pin (rising and falling edges) and the counter is reloaded. An SCIX3 interrupt is also generated if the value of the ICR.AEDIE bit is 1. Retention by registers TCNT and TPRE is released by reading these registers.
(4) The bit rate as calculated from the values counted during intervals between valid edges can be used for adjusting the rate by changing the settings of the BRR register. To disable the bit rate measurement after a match with Control Field 1, write 0 to the CR0.BRME bit.



Note 1. The TCNT or TPRE register indicates the contents of the read buffers.
Note 2. The STR.AEDF flag becomes 1 on detection of a valid edge.
Note 3. When an effective edge is detected, the current value of the counter is stored in the read buffer.
Note 4. The value retained in the read buffers due to one valid edge is not updated to the new value even if a further valid edge is detected.
Note 5. Retention of a value in a read buffer due to a valid edge is released by reading the TCNT or TPRE register.

Figure 40.75 Example of Operations for Bit Rate Measurement

40.10.7 Selectable Timing for Sampling Data Received through RXDX12

The extended serial mode control section provides a way of adjusting the timing for the sampling of data received through the RXDX12 pin by setting the CR2.RTS[1:0] bits to select the rising edges of 8th, 10th, 12th, or 14th cycle of the base clock. If the value of the SEMR.ABCS bit is 1, the bits select the rising edges of 4th, 5th, 6th, or 7th cycle of the base clock. Figure 40.76 shows timing for the sampling of data received through RXDX12.




Figure 40.76 Timing for Sampling of Data Received through RXDX12

40.10.8 Timer

The timer has the following operating modes.

(1) Break Field Low Width Output Mode

This mode is for output through the TXDX12 pin of the low level over the Break Field low width at the transmission of a Start Frame. Setting the TMR.TOMS[1:0] bits to 10b switches operation to Break Field low width output mode. The TMR.TCSS[2:0] bits select the clock source for the counter. When the TCR.TCST bit is set to 1, the output on the TXDX12 pin goes to the low level and counting starts. When the timer underflows, the output on the TXDX12 pin goes to the high level and the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1. When 0 is written to the TCR.TCST bit, counting stops after reloading of registers TPRE and TCNT. After output of the Break Field low width is completed, stop the timer before it underflows again. Figure 40.77 shows an example of operations in Break Field low width output mode.




Figure 40.77 Example of Operations in Break Field Low Width Output Mode

(2) Break Field Low Width Determination Mode

This mode is for determining the Break Field low width in the input signal on the RXDX12 pin at the reception of a Start Frame. Setting the TMR.TOMS[1:0] bits to 01b switches operation to Break Field low width determination mode. The TMR.TCSS[2:0] bits select the clock source for the counter. When the TCR.TCST bit is set to 1, the interface enters the Break Field low width determinable state. Determination starts when a low level is input from the RXDX12 pin. When a high level is then input on the RXDX12 pin, registers TPRE and TCNT are reloaded and the interface enters the Break Field low width determinable state. When the timer underflows during Break Field low width determination, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1. If an underflow of the timer during data transfer cause a problem in the form of interrupt generation, stop the timer after Break Field low width determination. Figure 40.78 shows an example of operations in Break Field low width output mode.




Figure 40.78 Example of Operations in Break Field Low Width Determination Mode

(3) Timer Mode

This mode is for counting cycles of the internal clock as the clock source. Setting the TMR.TOMS[1:0] bits to 00b switches operation to timer mode. The TMR.TCSS[2:0] bits select the clock source for the counter. Counting starts when 1 is written to the TCR.TCST bit and stops when 0 is written to the TCST bit. Registers TPRE and TCNT both count down. The TPRE register counts cycles of the clock source for counting, and underflows of the TPRE register provide the clock source for counting by the TCNT register. When the timer underflows, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.

40.11 Noise Cancellation Function

Figure 40.79 shows the configuration of the noise filter used for noise cancellation. The noise filter consists of two stages of flip-flop circuits and a match-detection circuit. When the level on the pin matches in three consecutive samples taken at the set sampling interval, the matching level continues to be conveyed internally until the level on the pin again matches in three consecutive samples.

In asynchronous mode, the noise cancellation function can be applied on the RXDn input signal. The period of the base clock (1/16th of a bit-period when SEMR.ABCSE = 0 and SEMR.ABCS = 0, 1/8th of a bit-period when SEMR.ABCSE = 0 and SEMR.ABCS = 1, and 1/6th of a bit-period when SEMR.ABCSE = 1) is the sampling interval.

In simple I^2C mode, the noise cancellation function can be applied on the SSDAn and SSCLn input signals. The sampling clock is the clock signal produced by frequency-dividing the signal from the clock source for the internal baud-rate generator by one, two, four, or eight as selected by the setting of the SNFR.NFCS[2:0] bits.

If the base clock is stopped with the noise filter enabled and then the clock input is started again, the noise filter operation resumes from where the clock was stopped. If SCR.TE and SCR.RE are set to 0 during base clock input, all of the noise filter flip-flop values are initialized to 1. Accordingly, if the input data is 1 when reception operation resumes, it is determined that a level match is detected and is conveyed to the internal signal. When the level being input corresponds to 0, the initial output of the noise filter is retained until the level matches in three consecutive samples.




Figure 40.79 Block Diagram of Digital Noise Filter

40.12 Interrupt Sources

40.12.1 Buffer Operations for TXI and RXI Interrupts

(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

If the conditions for a TXI and RXI interrupt are satisfied while the interrupt status flag in the interrupt controller is 1, the SCI does not output the interrupt request but retains it internally (with a capacity for retention of one request per source). When the value of the interrupt status flag in the interrupt controller becomes 0, the interrupt request retained within the SCI is output. The internally retained interrupt request is automatically discarded once the actual interrupt is output. Clearing of the corresponding interrupt enable bit (the TIE or RIE bit in the SCR register) can also be used to discard an internally retained interrupt request.

(2) SCI7 to SCI11 When FIFO is Enabled

When the FCR.FM bit is 1, the SCI does not retain the interrupt request internally. When the interrupt status flag in the interrupt controller is 1 and the condition for interrupt generation is satisfied, the status flag is updated, but an interrupt request is not generated.

40.12.2 Interrupts in Asynchronous Mode, Clock Synchronous Mode, and Simple SPI Mode

(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

Table 40.36 lists interrupt sources in asynchronous mode, clock synchronous mode, and simple SPI mode. Individual interrupt sources can be enabled or disabled with the enable bits in the SCR register.

If the SCR.TIE bit is 1, a TXI interrupt request is generated when transmit data is transferred from the TDR or TDRL register*1 to the TSR register. A TXI interrupt request can also be generated by setting the SCR.TE bit to 1 after setting the SCR.TIE bit to 1 or by using a single instruction to set the SCR.TE and SCR.TIE bit to 1 at the same time. A TXI interrupt request can activate the DTC or DMAC to handle data transfer.

A TXI interrupt request is not generated by setting the SCR.TE bit to 1 while the setting of the SCR.TIE bit is 0 or by setting the SCR.TIE bit to 1 while the setting of the SCR.TE bit is 1.*2

Note that setting the SCR.TE bit to 0 while the SCR.TIE bit is 1 leads to the generation of a TXI interrupt.

When new data is not written by the time of transmission of the last bit of the current transmit data and the setting of the SCR.TEIE bit is 1, the SSR.TEND flag becomes 1 and a TEI interrupt request is generated. Furthermore, when the setting of the SCR.TE bit is 1, the SSR.TEND flag retains the value 1 until further transmit data are written to the TDR or TDRL register*1, and setting the SCR.TEIE bit to 1 leads to the generation of a TEI interrupt request.

Writing data to the TDR or TDRL register*1 leads to clearing of the SSR.TEND flag and, after a certain time, discarding of the TEI interrupt request.

If the SCR.RIE bit is 1, an RXI interrupt request is generated when received data is stored in the RDR register. An RXI interrupt request can activate the DTC or DMAC to handle data transfer.

Setting of any from among the ORER, FER, and PER flags in the SSR register to 1 while the SCR.RIE bit is 1 leads to the generation of an ERI interrupt request. An RXI interrupt request is not generated at this time. Clearing all three flags (ORER, FER, and PER) leads to discarding of the ERI interrupt request.

Note 1. In the case where asynchronous mode and 9-bit data length are selected

Note 2. To temporarily disable TXI interrupts at the time of transmission of the last of the data and so on when you wish a new round of transmission to start after handling of the transmission-completed interrupt, control disabling and enabling of the interrupt by using the interrupt request enable bit in the interrupt controller rather than using the SCR.TIE bit. This can prevent the suppression of TXI interrupt requests in the transfer of new data.

Table 40.36 Interrupt Sources

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, PER, DFER*1, or DPER*1	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
	Data match*1	DCMF*1		
TXI	Transmit data empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

Note 1. Available in SCI0 to SCI11 only.

(2) SCI7 to SCI11 When FIFO is Enabled

Table 40.37 lists the interrupt sources in asynchronous mode and clock synchronization mode when the FIFO is enabled. Each interrupt source is enabled independently by using the enable bit in the SCR register.

When the SCR.TIE bit is 1, the number of data to be transmitted in the transmit FIFO is less than or equal to the threshold (FCR.TTRG[3:0] bits), a TXI interrupt request is generated. A TXI interrupt request is generated when the SCR.TE bit is set to 1 and then SCR.TIE bit is 1, or when the SCR.TIE and SCR.TE bit are simultaneously set to 1.

A TXI interrupt request is not generated when the SCR.TE bit is set to 1 while the SCR.TIE bit is 0 or the SCR.TE bit is set to 1 while the SCR.TIE bit is 1.

Note that setting the SCR.TIE bit to 1 while the SCR.TE bit is 0 leads to the generation of a TXI interrupt.

When the SCR.TEIE bit is 1 and if the next data is not yet written to the FTDR register by the timing when the last bit of the transmit data is transmitted, the SSRFIFO.TEND flag is 1 and a TEI interrupt request is generated.

When the SCR.RIE bit is 1, the number of the data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), an RXI interrupt request is generated.

When the SCR.RIE bit is 1 and the SSRFIFO.ORER flag is 1 or the data with a framing or parity error is stored in the receive FIFO, an ERI interrupt request is generated. At this time, if the number of the data stored in the receive FIFO is equal to or greater than the threshold (FCR.RTRG[3:0] bits), an RXI interrupt request is generated. Clearing the ORER, FER, and PER flags in the SSRFIFO register cancels an ERI interrupt request.

Table 40.37 Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, PER, DFER, or DPER	Not possible	Not possible
		DR (when FCR.DRES = 1)		
RXI	Receive FIFO full	RDF	Possible	Possible
	Receive data ready	DR (when FCR.DRES = 0)		
	Data match	DCMF		
TXI	Transmit FIFO empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

40.12.3 Interrupts in Smart Card Interface Mode

Table 40.38 lists interrupt sources in smart card interface mode. A transmit end interrupt (TEI) request cannot be used in this mode.

Table 40.38 SCI Interrupt Sources

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible
RXI	Receive data full	—	Possible	Possible
TXI	Transmit data empty	TEND	Possible	Possible

Data transmission/reception using the DTC or DMAC is also possible in smart card interface mode, similar to in the normal SCI mode. In transmission, when the SSR.TEND flag is set to 1, a TXI interrupt request is generated. This TXI interrupt request activates the DTC or DMAC allowing transfer of transmit data if the TXI request is specified beforehand as a source of DTC or DMAC activation. The TEND flag is automatically set to 0 when the DTC or DMAC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During the retransmission, the TEND flag is kept to 0 and the DTC or DMAC is not activated. Therefore, the SCI and DTC or DMAC automatically transmit the specified number of bytes, including retransmission in the case of error occurrence. However, the SSR.ERS flag is not automatically cleared to 0 at error occurrence. Therefore, the ERS flag must be cleared by previously setting the SCR.RIE bit to 1 to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to make settings to enable the DTC or DMAC before making SCI settings. For DTC or DMAC settings, refer to section 20, Data Transfer Controller (DTCb) and section 18, DMA Controller (DMACAa).

In reception, an RXI interrupt request is generated when receive data is set to the RDR register. This RXI interrupt request activates the DTC or DMAC allowing transfer of receive data if the RXI request is specified beforehand as a source of DTC or DMAC activation. If an error occurs, the error flag is set. Therefore, the DTC or DMAC is not activated and an ERI interrupt request is issued to the CPU instead; the error flag must be cleared.

40.12.4 Interrupts in Simple I²C Mode

The interrupt sources in simple I²C mode are listed in Table 40.39. The STI interrupt is allocated to the transmit end interrupt (TEI) request. The receive error interrupt (ERI) request cannot be used.

The DTC or DMAC can also be used to handle transfer in simple I²C mode.

When the value of the SIMR2.IICINTM bit is 1, an RXI request will be generated on the falling edge of the SSCLn signal for the eighth bit. If the RXI has been set up as an activating request for the DTC or DMAC beforehand, the RXI request will activate the DTC or DMAC to handle transfer of the received data. Furthermore, a TXI request is generated on the falling edge of the SSCLn signal for the ninth bit (acknowledge bit). If the TXI has been set up as an activating request for the DTC or DMAC beforehand, the TXI request will activate the DTC or DMAC to handle transfer of the transmit data.

When the value of the SIMR2.IICINTM bit is 0, an RXI request (ACK detection) if the input on the SSDAn pin is at the low level or a TXI request (NACK detection) if the input on the SSDAn pin is at the high level will be generated on the rising edge of the SSCLn signal for the ninth bit (acknowledge bit). If the RXI has been set up as an activating request for the DTC or DMAC beforehand, the RXI request will activate the DTC or DMAC to handle transfer of the received data. Also, if the DTC or DMAC is used for data transfer in reception or transmission, be sure to set up and enable the DTC or DMAC before setting up the SCI.

When the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits in the SIMR3 register are used to generate a start condition, restart condition, or stop condition, the STI request is issued when generation is complete.

Table 40.39 SCI Interrupt Sources

Name	Interrupt Source		Interrupt Flag	DTC Activation	DMAC Activation
	IICINTM bit = 0	IICINTM bit = 1			
RXI	ACK detection	Reception	—	Possible	Possible
TXI	NACK detection	Transmission	—	Possible*1	Possible*1
STI	Completion of generation of a start, restart, or stop condition		IICSTIF	Not possible	Not possible

Note 1. Activation of the DTC or DMAC is only possible when the SIMR2.IICINTM bit is 1 (use reception and transmission interrupts).

40.12.5 Interrupt Requests from the Extended Serial Mode Control Section

The extended serial mode control section has a total of six types of interrupt request for generating the SCIX0 interrupt (Break Field low width detected), SCIX1 interrupt (Control Field 0 match, Control Field 1 match, priority interrupt bit detected), SCIX2 interrupt (bus collision detected), and SCIX3 interrupt (valid edge detected). When any of the interrupt factors is generated, the corresponding status flag is set to 1. Details of all of the interrupt requests are listed in Table 40.40.

Table 40.40 Interrupt Sources of the Extended Serial Mode Control Section

Interrupt Request	Status Flag	Interrupt Factors
SCIX0 interrupt (Break Field low width detected)	BFDF	• Detection of a Break Field low width longer than the interval corresponding to the timer setting • Completion of the output of a Break Field low width over the interval corresponding to the timer setting • Underflow of the timer
SCIX1 interrupt (Control Field 0 match)	CF0MF	The data received in Control Field 0 matching the value set in the CF0DR register
SCIX1 interrupt (Control Field 1 match)	CF1MF	The data received in Control Field 1 matching the value set in the PCF1DR or SCF1DR register
SCIX1 interrupt (priority interrupt bit detected)	PIBDF	The value of the bit specified as the priority interrupt bit matching the value set in the PCF1DR register
SCIX2 interrupt (bus collision detected)	BCDF	The output level on the TXDX12 pin and the input level on the RXDX12 pin not matching on three consecutive cycles of the bus collision detection clock
SCIX3 interrupt (valid edge detected)	AEDF	Detection of a valid edge during bit rate measurement

40.13 Event Linking

By employing interrupt request signals as event signals, SCI5 is able to provide linked operation through the event link controller (ELC) for modules selected in advance.
Event signals can be output regardless of the values of the corresponding interrupt request enable bits.

(1) Error (receive error, error signal detected) event output

- Indicates abnormal termination due to a parity error during reception in asynchronous mode.
- Indicates abnormal termination due to a framing error during reception in asynchronous mode.
- Indicates abnormal termination due to an overrun error during reception.
- Indicates detection of the error signal during transmission in smart card interface mode.

(2) Receive data full event output

- Indicates that received data have been set in the receive data register (RDR or RDRL).
- Indicates that ACK has been detected if the SIMR2.IICINTM bit is 0 in simple I^2C mode.
- Indicates that the 8th-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I^2C mode.
- When the SIMR2.IICINTM bit is 1 during master transmission in simple I^2C mode, set the event link controller (ELC) so that receive data full events are not used.

(3) Transmit data empty event output

- Indicates that the SCR.TE bit has been changed from 0 to 1.
- Indicates that transmit data have been transferred from the transmit data register (TDR or TDRL) to the transmit shift register (TSR).
- Indicates that transmission has been completed in smart card interface mode.
- Indicates that NACK has been detected if the SIMR2.IICINTM bit is 0 in simple I^2C mode.
- Indicates that the ninth-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I^2C mode.

(4) Transmit end event output

- Indicates the completion of transmission.
- Indicates that the starting condition, resumption condition, or termination condition has been generated in simple I^2C mode.

40.14 Usage Notes

40.14.1 Setting the Module Stop Function

Module stop control register B (MSTPCRB) and module stop control register C (MSTPCRC) are used to stop and start SCI operations. With the value after a reset, SCI operations are stopped. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

40.14.2 Break Detection and Processing

(1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled

When a framing error is detected, a break can be detected by reading the RXDn pin value directly or reading the value of the SPTR.RXDMON flag (only for SCI0 to SCI11). In a break, the input from the RXDn pin becomes all 0s, and so the SSR.FER flag is set to 1 (framing error has occurred), and the SSR.PER flag may also be set to 1 (parity error has occurred). When the SEMR.RXDESEL bit is 0, the SCI continues the receive operation even after a break is received. Therefore, note that even if the FER flag is set to 0 (no framing error occurred), it will be set to 1 again. When the SEMR.RXDESEL bit is 1, the SCI sets the SSR.FER flag to 1 and stops receiving operation until a start bit of the next data frame is detected. If the SSR.FER flag is set to 0 at this time, the SSR.FER flag retains 0 during the break. When the RXDn pin becomes high and the break ends, detecting the beginning of the start bit at the first falling edge of the RXDn pin allows the SCI to start the receiving operation.

(2) SCI7 to SCI11 When FIFO is Enabled

When a framing error is detected and the following one-frame data received is all 0s, the SCI stops receiving operation. Upon the detection of a framing error, reading the value of the SPTR.RXDMON flag detects a break. After the RXDn pin becomes high and the break ends, the SCI resumes receiving operation.

40.14.3 Mark State and Sending Breaks

When the SCR.TE bit is 0 (serial transmission is disabled), the TXDn pin becomes high-impedance. To forcibly set the TXDn pin to mark or space state while the TE bit is 0, set the I/O port associated registers and switch the TXDn pin to general output port.

For holding the communication line in the mark (“1”) state until the TE bit is set to 1 (serial transmission is enabled), set the corresponding bit in the PODR register to 1 for high output from general output port. To start communications, set the TE bit to 1 and then the corresponding bit in the PMR register to 1.

To send a break (the space state for longer than a certain period of time) while data transmission, set the corresponding bit in the PODR register to 0 (low output), and set the corresponding bit in the PMR register to 0 (general I/O port). Then set the TE bit to 0 if necessary. When the TE bit is set to 0, the transmitter is initialized regardless of the current transmit status.

The SPTR register, if it is included, can set the TXDn pin in mark/space state without switching the pin function to general output port. Set the SPTR.SPB2IO bit to 1 (output) and the SPB2DT bit to 1 (mark) or 0 (space), and then set the TE bit to 0.

40.14.4 Receive Error Flags and Transmit Operations (Clock Synchronous Mode and Simple SPI Mode)

Transmission cannot be started when a receive error flag (SSR.ORER) is set to 1, even if data is written to the TDR register (FTDR register). Be sure to set the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be set to 0 even if the SCR.RE bit is set to 0 (serial reception is disabled).

40.14.5 Writing Data to the TDR Register

Data can be written to registers TDR, TDRH, and TDRL. However, if new data is written to registers TDR, TDRH, and TDRL when transmit data is remaining in registers TDR, TDRH, and TDRL, the previous data in registers TDR, TDRH, and TDRL is lost because it has not been transferred to the TSR register yet. Be sure to write transmit data to registers TDR, TDRH, and TDRL in the TXI interrupt request handling routine.

40.14.6 Restrictions on Clock Synchronous Transmission (Clock Synchronous Mode and Simple SPI Mode)

When the external clock source is used as a synchronization clock, the following restrictions apply.


(1) Start of transmission

Update the TDR register by the CPU, DMAC, or DTC and wait for at least five PCLK cycles before allowing the transmit clock to be input (refer to Figure 40.80).

(2) Continuous transmission

(a) Write the next transmit data to the TDR or TDRL register before the falling edge of the transmit clock (bit 7) (refer to Figure 40.80).

(b) When updating the TDR register after bit 7 has started to transmit, update the TDR register while the synchronization clock is in the low-level period, and set the high-level width of the transmit clock (bit 7) to four PCLK cycles or longer (refer to Figure 40.80).



Note 1. Refer to section 15, Interrupt Controller (ICUD) for details on the corresponding interrupt vector number.

Figure 40.80 Restrictions on Use of External Clock in Clock Synchronous Transmission

40.14.7 Restrictions on Using DMAC or DTC

When using the DMAC or DTC to read the RDR, RDRH, and RDRL registers, be sure to set the receive data full interrupt (RXI) as the activation source of the relevant SCI.

40.14.8 Notes on Starting Transfer

At the point where transfer starts when the interrupt status flag (IRn.IR flag) in the interrupt controller is 1, follow the procedure below to clear interrupt requests before permitting operations (by setting the SCR.TE or SCR.RE bit to 1). For details on the interrupt status flag, refer to section 15, Interrupt Controller (ICUD).

- Confirm that transfer has stopped (the setting of the SCR.TE or SCR.RE bits is 0).
- Set the corresponding interrupt enable bit (SCR.TIE or SCR.RIE) to 0.
- Read the corresponding interrupt enable bit (SCR.TIE or SCR.RIE bit) to check that it has become 0.
- Set the interrupt status flag (IRn.IR flag) in the interrupt controller to 0.

40.14.9 SCI Operations during Low Power Consumption State

(1) Transmission

When making settings for the module stopped state or in transitions to software standby, stop operations (by setting the TIE, TE, and TEIE bits in the SCR register to 0) after switching the TXDn pin to the general I/O port pin function or fix the output level of the TXDn pin by the SPTR register (only for SCI0 to SCI11). Setting the TE bit to 0 resets the TSR register and the SSR.TEND flag. The SSRFIFO.TEND flag in the SCI7 to SCI11 is not initialized. Depending on the port settings or SPTR register setting (only for SCI0 to SCI11), output pins may output the level before a transition to the low power consumption state is made after release from the module stopped state or software standby mode. When transitions to these states are made during transmission, the data being transmitted become indeterminate.
To transmit data in the same transmit mode after cancellation of the low power consumption state, set the TE bit to 1, read the SSR register, and write data to the TDR register sequentially to start data transmission. To transmit data with a different transmit mode, initialize the SCI first.
Figure 40.81 shows a sample flowchart for transition to software standby mode during transmission. Figure 40.82 and Figure 40.83 show the port pin states during transition to software standby mode.
Before specifying the module stop state or making a transition to software standby mode from the transmit mode using DTC/DMA transfer, stop the transmit operations (TE = 0). To start transmission after cancellation using the DTC/DMAC, set the TE and TIE bits to 1. The TXI interrupt flag is set to 1 and transmission starts using the DTC/DMAC.

(2) Reception

(a) When the data match function is not used for release from the low-power consumption state

Before specifying the module stop state or making a transition to software standby mode, stop the receive operations (SCR.RE = 0). If transition is made during data reception, the data being received will be invalid.
To receive data in the same receive mode after cancellation of the low power consumption state, set the RE bit to 1, and then start reception. To receive data in a different receive mode, initialize the SCI first.
Figure 40.84 shows a sample flowchart for transition to software standby mode during reception.




Figure 40.81 Example of Flowchart for Transition to Software Standby Mode during Transmission




Figure 40.82 Port Pin States during Transition to Software Standby Mode (Internal Clock, Asynchronous Transmission)




Figure 40.83 Port Pin States during Transition to Software Standby Mode (Internal Clock, Clock Synchronous Transmission)




Figure 40.84 Example of Flowchart for Transition to Software Standby Mode during Reception

(b) When the data match function is used for release from the low-power consumption state

Set an operating mode to be set after release from the low-power consumption state before reducing power consumed by the SCI by using the function of reducing power consumption. Afterwards, set the comparison data in the CDR.CMPD[8:0] bits and set the DCCR.DCME bit to 1. While the SCR.RE bit is 1, enter to the low-power consumption state.

If transition to the low-power consumption state may take place while the RXDn pin is driven low, set the SEMR.RXDESEL bit to 0. When the SEMR.RXDESEL bit is 1, the start bit may not be detected at the time of release from the low-power consumption state.

40.14.10 External Clock Input in Clock Synchronous Mode and Simple SPI Mode

In clock synchronous mode and simple SPI mode, the external clock SCKn must be input as follows:
High-pulse period, low-pulse period = 2 PCLK cycles or more, period = 6 PCLK cycles or more

40.14.11 Limitations on Simple SPI Mode

(1) Master Mode

- Use a resistor to pull up or pull down the clock line matching the initial settings for the transfer clock set by the SPMR.CKPH and CKPOL bits when the SPMR.SSE bit is 1.
  This prevents the clock line from being placed in the high-impedance state when the SCR.TE bit is set to 0 or unexpected edges from being generated on the clock line when the SCR.TE bit is changed from 0 to 1. When the SPMR.SSE bit is 0 in single master mode, pulling up or pulling down the clock line is not necessary because the clock line is not placed in the high-impedance state even when the SCR.TE bit is set to 0.
- In the case of the setting for clock delay (SPMR.CKPH bit is 1), the receive data full interrupt (RXI) is generated before the final clock edge on the SCKn pin as indicated in Figure 40.85. If the TE and RE bits in the SCR register become 0 at this time before the final edge of the clock signal on the SCKn pin, the SCKn pin is placed in the high-impedance state, so the width of the last clock pulse of the transfer clock is shortened. Furthermore, an RXI interrupt may lead to the input signal on the SSn# pin of a connected slave going to the high level before the final edge of the clock signal on the SCKn pin, leading to incorrect operation of the slave.
- In a multi-master configuration, take care because the SCKn pin output becomes high-impedance while the input on the SSn# pin is at the low level if a mode fault error occurs as the current character is being transferred, stopping supply of the clock signal to the connected slave. Remake the settings for the connected slave to avoid misaligned bits when transfer is restarted.




Figure 40.85 Timing of the RXI Interrupt in Simple SPI Mode (with Clock Delay)

(2) Slave Mode

- Secure at least five cycles of the PCLK from writing transmit data in the TDR register to start of the external clock input. Also secure at least five cycles of the PCLK from input of low level on the SSn# pin to start of the external clock input.
- Provide an external clock signal from the master the same as the transmit/receive data length.
- Control the input on the SSn# pin before the start and after the end of data transfer.
- When the level being input on the SSn# pin is to be changed from low to high while the current character is being transferred, set the TE and RE bits in the SCR register to 0 and, after remaking the settings, restart transfer of the first byte.

40.14.12 Limitation 1 on Usage of the Extended Serial Mode Control Section

When the PCR.SHARPS bit is set to 1, output on the TXDX12/RXDX12 pin is only possible when the following conditions apply.

- The timer is in Break Field low width output mode and the value of the TCR.TCST bit is 1 (when the TCST bit is set to 1, the high level continues to be output for up to one cycle of the clock source for counting by the timer counter before output of the low level)
- The value of the SCR.TE bit is 1.

40.14.13 Limitation 2 on Usage of the Extended Serial Mode Control Section

The TXI, RXI, ERI, and TEI interrupt requests are generated even if the extended serial mode is enabled. However, the RXI interrupt should not be enabled during reception of a Start Frame because the extended serial mode control section uses the receive data full signal.
To use the RXI interrupts during a reception of the Information Frame, use it in accordance with one of the following procedures. When a receive error is detected, clear the receive error flag and initialize the extended serial mode control section.

(1) Set the SCR.RIE bit to 0 to disable the output of interrupt requests. Check the error flags in the SSR register on completion of the reception of a Start Frame, because an ERI interrupt is not generated if a receive error occurs. After reception of the Start Frame is completed, set the SCR.RIE bit to 1 by the time the first byte of the Information Frame is received.

(2) Set the SCR.RIE bit to 1 to disable RXI interrupts and enable ERI interrupts for ICU.
Clear the IRn.IR flag to enable the acceptance of RXI interrupts by ICU by the time the first byte of the Information Frame is received after the completion of Start Frame reception.




Figure 40.86 Example of Flowchart for Receive Error Handling (during Reception of the Start Frame)

40.14.14 Note on Transmit Enable Bit (TE Bit)

When setting the pin function to “TXDn” while the SCR.TE bit is 0 (serial transmission is disabled) or setting the TE bit to 0 while the pin function is “TXDn”, output of the TXDn pin becomes high-impedance.

Prevent the TXDn line from becoming high-impedance by any of the following ways:

(1) Connect a pull-up resistor to the TXDn line.

(2) Set the TE bit to 1*1 before changing the pin function to “TXDn”. Change the pin function to “general-purpose I/O port, output” before setting the TE bit to 0.

(3) Set the SPTR.SPB2IO bit to 1 first, and change the pin function to “TXDn”. Leave the value of the SPB2IO bit as 1 after that (for SCI0 to SCI11).

Note 1. An interrupt is generated when the TE bit is set to 1 while the TXI interrupt is enabled (SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled). If this creates a problem, change the pin function to “TXDn” first, and then set the corresponding ICU.IERm.IENj bit to 1.

40.14.15 Note on Stopping Reception When Using the RTS Function in Asynchronous Mode

One clock cycle of PCLK is required for the time from setting the SCR.RE bit to 0 to stopping the RTS signal generator in asynchronous mode.

When reading the RDR (or RDRL) register after setting the SCR.RE bit to 0, confirm that the RE bit has been set to 0 before reading the RDR (or RDRL) register to prevent these two processes from being performed consecutively.

41. I2C-bus Interface (RIICa)

This MCU has a three-channel I2C-bus interface (RIIC0, RIIC1, RIIC2).
The RIIC module conforms with the NXP I2C-bus (Inter-IC bus) interface and provides a subset of its functions.
In this section, “PCLK” is used to refer to PCLKB.

41.1 Overview

Table 41.1 lists the specifications of the RIIC, Figure 41.1 shows a block diagram of the RIIC, and Figure 41.2 shows an example of I/O pin connections to external circuits (I2C-bus configuration example). Table 41.2 lists the I/O pins of the RIIC.

Table 41.1 RIIC Specifications (1/2)

Item	Description
Communications format	• I2C-bus format or SMBus format • Master mode or slave mode selectable • Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate
Transfer rate	Fast-mode Plus is supported (up to 1 Mbps)
Serial clock (SCL)	For master operation, the duty cycle of the SCL is selectable in the range from 4 to 96%.
Generating and detecting conditions	Start, restart, and stop conditions are automatically generated. Start conditions (including restart conditions) and stop conditions are detectable.
Slave address	• Up to three different slave addresses can be set. • 7-bit and 10-bit address formats are supported (along with the use of both at once). • General call addresses, device ID addresses, and SMBus host addresses are detectable.
Acknowledgment	• For transmission, the acknowledgment bit is automatically loaded. Transfer of the next data for transmission can be automatically suspended on detection of a not-acknowledge signal. • For reception, the acknowledgment bit is automatically transmitted. If a wait between the eighth and ninth clock pulses has been selected, software control of the acknowledgment in response to the received data is possible.
Wait function	• During reception, cycles of waiting by holding the SCL line low can be inserted at the following two types of timing: Waiting between the eighth and ninth clock pulses Waiting between the ninth clock pulse and the first clock pulse of the next byte
SDA output delay function	Changes in the timing of the output of data bits for transmission, and of the acknowledgment bit, can be delayed relative to the falling edge of SCL.
Arbitration	• For multi-master operation Clock synchronization for the SCL line in cases of conflict with the SCL signal from another master is possible. When generating the start condition would create conflict on the bus, loss in arbitration is detected by testing for non-matching between the internal data level and the actual level on the SDA line. During master operation, loss in arbitration is detected by testing for non-matching between the actual level on the SDA line and the internal data level. • Loss in arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the generating of double start conditions). • Loss in arbitration in transfer of a not-acknowledge signal due to the internal signal (NACK) and the actual level on the SDA line not matching is detectable. • Loss in arbitration due to non-matching of internal data level and the actual level on the SDA line is detectable in slave transmission.
Timeout function	The internal timeout function is capable of detecting long-interval stop of the SCL.
Noise cancellation	The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.
Interrupt sources	Four sources: • Error in transfer or occurrence of events Detection of arbitration-lost, NACK, timeout, a start condition including a restart condition, or a stop condition • Receive data full (including matching with a slave address) • Transmit data empty (including matching with a slave address) • Transmit end

Table 41.1 RIIC Specifications (2/2)

Item	Description
Low power consumption function	Module stop state can be set.
RIIC operating modes	• Four Master transmit mode, master receive mode, slave transmit mode, and slave receive mode
Event link function (output)	• Four sources (RIIC0): Error in transfer or occurrence of events Detection of arbitration-lost, NACK, timeout, a start condition including a restart condition, or a stop condition • Receive data full (including matching with a slave address) • Transmit data empty (including matching with a slave address) • Transmit end




Figure 41.1 RIIC Block Diagram (n = 0 to 2)




Figure 41.2 I/O Pin Connection to the External Circuit (I2C-bus Configuration Example)

The logic levels of the input signals for RIIC are CMOS when the I2C-bus is selected (ICMR3.SMBS bit is 0), or TTL when the SMBus is selected (ICMR3.SMBS bit is 1).

Table 41.2 RIIC Pin Configuration

Channel	Pin Name	I/O	Function
RIIC0	SCL0	I/O	RIIC0 serial clock I/O pin
	SDA0	I/O	RIIC0 serial data I/O pin
RIIC1	SCL1	I/O	RIIC1 serial clock I/O pin
	SDA1	I/O	RIIC1 serial data I/O pin
RIIC2	SCL2	I/O	RIIC2 serial clock I/O pin
	SDA2	I/O	RIIC2 serial data I/O pin

41.2 Register Descriptions

41.2.1 I2C-bus Control Register 1 (ICCR1)

Address(es): RIIC0.ICCR1 0008 8300h, RIIC1.ICCR1 0008 8320h, RIIC2.ICCR1 0008 8340h

	b7	b6	b5	b4	b3	b2	b1	b0
	ICE	IICRST	CLO	SOWP	SCLO	SDAO	SCLI	SDAI
Value after reset:	0	0	0	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	SDAI	SDA Line Monitor	0: SDAn line is low. 1: SDAn line is high.	R
b1	SCLI	SCL Line Monitor	0: SCLn line is low. 1: SCLn line is high.	R
b2	SDAO	SDA Output Control/Monitor	• Read: 0: The RIIC has driven the SDAn pin low. 1: The RIIC has released the SDAn pin. • Write: 0: The RIIC drives the SDAn pin low. 1: The RIIC releases the SDAn pin. (High level output is achieved through an external pull-up resistor.)	R/W
b3	SCLO	SCL Output Control/Monitor	• Read: 0: The RIIC has driven the SCLn pin low. 1: The RIIC has released the SCLn pin. • Write: 0: The RIIC drives the SCLn pin low. 1: The RIIC releases the SCLn pin. (High level output is achieved through an external pull-up resistor.)	R/W
b4	SOWP	SCLO/SDAO Write Protect	0: SCLO and SDAO bits can be written. 1: SCLO and SDAO bits are protected. (This bit is read as 1.)	R/W
b5	CLO	Additional SCL Output	0: Does not output an additional SCL (default). 1: Outputs an additional SCL. (The CLO bit is cleared automatically after one clock pulse is output.)	R/W
b6	IICRST	I2C-bus Interface Internal Reset	0: Releases the RIIC reset or internal reset. 1: Initiates the RIIC reset or internal reset. (Clears the bit counter and the SCLn/SDAn output latch)	R/W
b7	ICE	I2C-bus Interface Enable	0: Disable (SCLn and SDAn pins in inactive state) 1: Enable (SCLn and SDAn pins in active state) (Combined with the IICRST bit to select either RIIC or internal reset.)	R/W

SDAO Bit (SDA Output Control/Monitor) and SCLO Bit (SCL Output Control/Monitor)

These bits are used to directly control the SDAn and SCLn signals output from the RIIC.

When writing to these bits, also write 0 to the SOWP bit.

The result of setting these bits is input to the RIIC via the input buffer. When slave mode is selected, a start condition may be detected and the bus may be released depending on the bit settings.

Do not rewrite these bits during a start condition, stop condition, restart condition, or during transmission or reception. Operation after rewriting under the above conditions is not guaranteed.

When reading these bits, the state of signals output from the RIIC can be read.

CLO Bit (Additional SCL Output)

This bit is used to output an additional SCL for debugging or error processing.
Normally, set the bit to 0. Setting the bit to 1 in a normal communication state causes a communication error.
For details on this function, refer to section 41.11.2, Additional SCL Output Function.

IICRST Bit (I2C-bus Interface Internal Reset)

This bit is used to reset the internal states of the RIIC.
Setting this bit to 1 initiates an RIIC reset or internal reset.
Whether an RIIC reset or internal reset is initiated is determined according to the combination with the ICE bit. Table 41.3 lists the resets of the RIIC.
The RIIC reset initializes all registers and internal states of the RIIC, and the internal reset initializes the bit counter (ICMR1.BC[2:0] bits), the I2C-bus shift register (ICDRS), and the I2C-bus status registers (ICSR1 and ICSR2) as well as the internal states of the RIIC. For the reset conditions for each register, refer to section 41.14, Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected.
An internal reset initiated with the IICRST bit set to 1 during operation (with the ICE bit set to 1) resets the internal states of the RIIC without initializing the port settings and the control and setting registers of the RIIC when the bus or RIIC hangs up due to a communication error.
If the RIIC hangs up in a low level output state, resetting the internal states cancels the low level output state and releases the bus with the SCLn pin and SDAn pin at a high impedance.

Note: If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode, the states may become different between the slave device and the master device (due to the difference in the bit counter information). For this reason, do not initiate an internal reset in slave mode, but initiate restoration processing from the master device. If an internal reset is necessary because the RIIC has hung with the SCLn line in a low level output state in slave mode, initiate an internal reset and then generate a restart condition from the master device or resume communications from the start condition after having generated a stop condition. If communication is restarted by initiating a reset solely in the slave device without generating a start condition or restart condition from the master device, synchronization will be lost because the master and slave devices operate asynchronously.

Table 41.3 RIIC Resets

IICRST	ICE	State	Specifications
1	0	RIIC reset	Resets all registers and internal states of the RIIC.
	1	Internal reset	Resets the ICMR1.BC[2:0] bits, registers ICSR1, ICSR2, and ICDRS, and the internal states of the RIIC.

ICE Bit (I2C-bus Interface Enable)

This bit selects the active or inactive state of the SCLn and SDAn pins. It can also be combined with the IICRST bit to initiate two types of resets. See Table 41.3, RIIC Resets, for the types of resets.
Set the ICE bit to 1 when using the RIIC. The SCLn and SDAn pins are placed in the active state when the ICE bit is set to 1.
Set the ICE bit to 0 when the RIIC is not to be used. The SCLn and SDAn pins are placed in the inactive state when the ICE bit is set to 0. Do not assign the SCLn or SDAn pin to the RIIC when setting up the multi-function pin controller (MPC). Note that the slave address comparison operation is carried out if the pins are assigned to the RIIC.

41.2.2 I2C-bus Control Register 2 (ICCR2)

Address(es): RIIC0.ICCR2 0008 8301h, RIIC1.ICCR2 0008 8321h, RIIC2.ICCR2 0008 8341h

	b7	b6	b5	b4	b3	b2	b1	b0
	BBSY	MST	TRS	—	SP	RS	ST	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	ST	Start Condition Generation Request	0: Does not request to generate a start condition. 1: Requests to generate a start condition.	R/W
b2	RS	Restart Condition Generation Request	0: Does not request to generate a restart condition. 1: Requests to generate a restart condition.	R/W
b3	SP	Stop Condition Generation Request	0: Does not request to generate a stop condition. 1: Requests to generate a stop condition.	R/W
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	TRS	Transmit/Receive Mode	0: Receive mode 1: Transmit mode	R/W*1
b6	MST	Master/Slave Mode	0: Slave mode 1: Master mode	R/W*1
b7	BBSY	Bus Busy Detection Flag	0: The I2C-bus is released (bus free state). 1: The I2C-bus is occupied (bus busy state).	R

Note 1. When the ICMR1.MTWP bit is set to 1, bits MST and TRS can be written to.

ST Bit (Start Condition Generation Request)

This bit is used to request transition to master mode and generation of a start condition.

When this bit is set to 1 to request to generate a start condition, a start condition is generated when the BBSY flag is set to 0 (bus free state).

For details on the start condition generation, refer to section 41.10, Start Condition/Restart Condition/Stop Condition Generating Function.

[Setting condition]

- When 1 is written to the ST bit

[Clearing conditions]

- When 0 is written to the ST bit
- When a start condition has been generated (a start condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Set the ST bit to 1 (requests to generate a start condition) when the BBSY flag is set to 0 (bus free state). Note that arbitration may be lost due to a start condition generation error if the ST bit is set to 1 (requests to generate a start condition) when the BBSY flag is set to 1 (bus busy state).

RS Bit (Restart Condition Generation Request)

This bit is used to request that a restart condition be generated in master mode.
When this bit is set to 1 to request to generate a restart condition, a restart condition is generated when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode).
For details on the restart condition generation, refer to section 41.10, Start Condition/Restart Condition/Stop Condition Generating Function.
[Setting condition]

- When 1 is written to the RS bit with the ICCR2.BBSY flag set to 1

[Clearing conditions]

- When 0 is written to the RS bit
- When a restart condition has been generated (a start condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Do not set the RS bit to 1 while generating a stop condition.
Note: If 1 (requests to generate a restart condition) is written to the RS bit in slave mode, the restart condition is not generated but the RS bit remains set to 1. If the operating mode changes to master mode with the bit not being cleared, note that the restart condition may be generated.

SP Bit (Stop Condition Generation Request)

This bit is used to request that a stop condition be generated in master mode.
When this bit is set to 1 to request to generate a stop condition, a stop condition is generated when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode).
For details on the stop condition generation, refer to section 41.10, Start Condition/Restart Condition/Stop Condition Generating Function.
[Setting condition]

- When 1 is written to the SP bit with both the BBSY flag and the ICCR2.MST bit set to 1

[Clearing conditions]

- When 0 is written to the SP bit
- When a stop condition has been generated (a stop condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When a start condition and a restart condition are detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).
Note: Do not set the SP bit to 1 while a restart condition is being generated.

TRS Bit (Transmit/Receive Mode)

This bit indicates transmit or receive mode.
The RIIC is in receive mode when the TRS bit is set to 0 and is in transmit mode when the bit is set to 1. Combination of this bit and the MST bit indicates the operating mode of the RIIC.
The value of the TRS bit is automatically changed to 1 for transmission or 0 for reception in response to the generation or detection of a start condition and setting of the R/W# bit. Although writing to the TRS bit is possible when the ICMR1.MTWP bit is set to 1, writing to this bit is not necessary during normal usage.
[Setting conditions]

- When a start condition is generated normally according to the start condition generation request (when a start condition is detected with the ST bit set to 1)
- When a restart condition is generated normally according to the restart condition generation request (when a restart condition is detected with the RS bit set to 1)
- When the R/W# bit added to the slave address is set to 0 in master mode
- When the address received in slave mode matches the address enabled in the ICSER register, with the R/W# bit set to 1
- When 1 is written to the TRS bit with the ICMR1.MTWP bit set to 1

[Clearing conditions]

- When a stop condition is detected
- The ICSR2.AL (arbitration-lost) flag being set to 1
- In master mode, reception of a slave address to which an R/W# bit with the value 1 is appended
- In slave mode, a match between the received address and the address enabled in the ICSER register when the value of the received R/W# bit is 0 (including cases where the received address is the general call address)
- In slave mode, a restart condition is detected (that is, a start condition is detected while the ICCR2.BBSY flag is 1 and the ICCR2.MST bit is 0)
- When 0 is written to the TRS bit with the ICMR1.MTWP bit set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

MST Bit (Master/Slave Mode)

This bit indicates master or slave mode.
The RIIC is in slave mode when the MST bit is set to 0 and is in master mode when the bit is set to 1. Combination of this bit and the TRS bit indicates the operating mode of the RIIC.
The value of the MST bit is automatically changed to 1 for master mode or 0 for slave mode by generating of a start condition and generating or detection of a stop condition, etc. Although writing to the MST bit is possible when the ICMR1.MTWP bit is set to 1, writing to this bit is not necessary during normal usage.
[Setting conditions]

- When a start condition is generated normally according to the start condition generation request (when a start condition is detected with the ST bit set to 1)
- When 1 is written to the MST bit with the ICMR1.MTWP bit set to 1

[Clearing conditions]

- When a stop condition is detected
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 0 is written to the MST bit with the ICMR1.MTWP bit set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

BBSY Flag (Bus Busy Detection Flag)

The BBSY flag indicates whether the I2C-bus is occupied (bus busy state) or released (bus free state).
This bit is set to 1 when the SDAn line changes from high to low under the condition of SCLn line = high, assuming that a start condition has been generated.
The RIIC recognizes the SDAn line changing from low to high while the SCLn line is high as generation of the stop condition. After that, this flag becomes 0 if the RIIC does not detect a start condition during the bus free time (the period set in the ICBRL register).
[Setting condition]

- When a start condition is detected

[Clearing conditions]

- When the bus free time (specified in the ICBRL register) start condition is not detected after detecting a stop condition
- When 1 is written to the ICCR1.IICRST bit with the ICCR1.ICE bit set to 0 (RIIC reset)

41.2.3 I2C-bus Mode Register 1 (ICMR1)

Address(es): RIIC0.ICMR1 0008 8302h, RIIC1.ICMR1 0008 8322h, RIIC2.ICMR1 0008 8342h

	b7	b6	b5	b4	b3	b2	b1	b0
	MTWP	CKS[2:0]			BCWP	BC[2:0]		
Value after reset:	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	BC[2:0]	Bit Counter	b2 b0 0 0 0: 9 bits 0 0 1: 2 bits 0 1 0: 3 bits 0 1 1: 4 bits 1 0 0: 5 bits 1 0 1: 6 bits 1 1 0: 7 bits 1 1 1: 8 bits	R/W*1
b3	BCWP	BC Write Protect	0: Enables a value to be written in the BC[2:0] bits. (This bit is read as 1.)	R/W*1
b6 to b4	CKS[2:0]	Internal Reference Clock Select	Select the internal reference clock (IICφ) source for the RIIC. b6 b4 0 0 0: PCLK/1 0 0 1: PCLK/2 0 1 0: PCLK/4 0 1 1: PCLK/8 1 0 0: PCLK/16 1 0 1: PCLK/32 1 1 0: PCLK/64 1 1 1: PCLK/128	R/W
b7	MTWP	MST/TRS Write Protect	0: Disables writing to the ICCR2.MST and TRS bits. 1: Enables writing to the ICCR2.MST and TRS bits.	R/W

Note 1. Rewrite the BC[2:0] bits and set the BCWP bit to 0 at the same time.

BC[2:0] Bits (Bit Counter)

These bits function as a counter that indicates the number of bits remaining to be transferred at the detection of a rising edge on the SCLn line. Although these bits are writable and readable, it is not necessary to access these bits under normal conditions.

To write to these bits, specify the number of bits to be transferred plus one (data is transferred with an additional acknowledgment bit) between transferred bytes when the SCLn line is low.

The values of the BC[2:0] bits return to 000b at the end of a data transfer including the acknowledgment bit or when a start condition including a restart condition is detected.

41.2.4 I2C-bus Mode Register 2 (ICMR2)

Address(es): RIIC0.ICMR2 0008 8303h, RIIC1.ICMR2 0008 8323h, RIIC2.ICMR2 0008 8343h

	b7	b6	b5	b4	b3	b2	b1	b0
	DLCS	SDDL[2:0]			—	TMOH	TMOL	TMOS
Value after reset:	0	0	0	0	0	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	TMOS	Timeout Detection Time Select	0: Long mode is selected. 1: Short mode is selected.	R/W
b1	TMOL	Timeout L Count Control	0: Count-up is disabled while the SCLn line is low. 1: Count-up is enabled while the SCLn line is low.	R/W
b2	TMOH	Timeout H Count Control	0: Count-up is disabled while the SCLn line is high. 1: Count-up is enabled while the SCLn line is high.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6 to b4	SDDL[2:0]	SDA Output Delay Counter	• When ICMR2.DLCS bit is 0 (IICφ) b6 b4 0 0: No output delay 0 1: 1 IICφ cycle 1 0: 2 IICφ cycles 1 1: 3 IICφ cycles 0 0: 4 IICφ cycles 0 1: 5 IICφ cycles 1 0: 6 IICφ cycles 1 1: 7 IICφ cycles • When ICMR2.DLCS bit is 1 (IICφ/2) b6 b4 0 0: No output delay 0 1: 1 or 2 IICφ cycles 1 0: 3 or 4 IICφ cycles 1 1: 5 or 6 IICφ cycles 0 0: 7 or 8 IICφ cycles 0 1: 9 or 10 IICφ cycles 1 0: 11 or 12 IICφ cycles 1 1: 13 or 14 IICφ cycles	R/W
b7	DLCS	SDA Output Delay Clock Source Select	0: The internal reference clock (IICφ) is selected as the clock source of the SDA output delay counter. 1: The internal reference clock divided by 2 (IICφ/2) is selected as the clock source of the SDA output delay counter.*1	R/W

Note 1. The DLCS bit setting of 1 (IICφ/2) only becomes valid when SCL pin is low. When SCL pin is high, the DLCS bit setting of 1 becomes invalid and the clock source becomes the internal reference clock (IICφ).

TMOS Bit (Timeout Detection Time Select)

This bit is used to select long mode or short mode for the timeout detection time when the timeout function is enabled (ICFER.TMOE bit is 1). When this bit is set to 0, long mode is selected. When this bit is set to 1, short mode is selected. In long mode, the timeout detection internal counter functions as a 16-bit counter. In short mode, the counter functions as a 14-bit counter. While the SCLn line is in the state that enables this counter as specified by bits TMOH and TMOL, the counter counts up in synchronization with the internal reference clock (IICφ) as a count source.

For details on the timeout function, refer to section 41.11.1, Timeout Function.

TMOL Bit (Timeout L Count Control)

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCLn line is held low when the timeout function is enabled (ICFER.TMOE bit is 1).

TMOH Bit (Timeout H Count Control)

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCLn line is held high when the timeout function is enabled (ICFER.TMOE bit is 1).

SDDL[2:0] Bits (SDA Output Delay Counter)

The SDA output can be delayed by the SDDL[2:0] setting. This counter works with the clock source selected by the DLCS bit. The setting of this function can be used for all types of SDA output, including the transmission of the acknowledgment bit.

Set the SDA output delay time to meet the I2C-bus specification (within the data valid time/data valid acknowledge time*1) or the SMBus specification (more than the data hold time (300 ns) and less than “clock low period – data setup time (250 ns)”). Note that, if a value outside the specification is set, communication with communication devices may malfunction or it may seemingly become a start condition or stop condition depending on the bus state.

For details on this function, refer to section 41.5, SDA Output Delay Function.

Note 1. Data valid time/data valid acknowledge time
3,450 ns (up to 100 kbps: Standard-mode (Sm))
900 ns (up to 400 kbps: Fast-mode (Fm))
450 ns (up to 1 Mbps: Fast-mode Plus (Fm+))

41.2.5 I2C-bus Mode Register 3 (ICMR3)

Address(es): RIIC0.ICMR3 0008 8304h, RIIC1.ICMR3 0008 8324h, RIIC2.ICMR3 0008 8344h

	b7	b6	b5	b4	b3	b2	b1	b0
	SMBS	WAIT	RDRFS	ACKWP	ACKBT	ACKBR	NF[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	NF[1:0]	Noise Filter Stage Select	b1 b0 0 0: Noise of up to one IICφ cycle is filtered out (single-stage filter). 0 1: Noise of up to two IICφ cycles is filtered out (2-stage filter). 1 0: Noise of up to three IICφ cycles is filtered out (3-stage filter). 1 1: Noise of up to four IICφ cycles is filtered out (4-stage filter).	R/W
b2	ACKBR	Received Acknowledge	0: 0 is received as the acknowledgment bit (ACK reception). 1: 1 is received as the acknowledgment bit (NACK reception).	R
b3	ACKBT	Transmit Acknowledge	0: 0 is to be sent as the acknowledgment bit (ACK transmission). 1: 1 is to be sent as the acknowledgment bit (NACK transmission).	R/W*1
b4	ACKWP	ACKBT Write Protect	0: Modification of the ACKBT bit is disabled. 1: Modification of the ACKBT bit is enabled.	R/W*1
b5	RDRFS	RDRF Flag Set Timing Select	0: The RDRF flag is set at the rising edge of the ninth SCL. (The SCLn line is not held low at the falling edge of the eighth clock pulse.) 1: The RDRF flag is set at the rising edge of the eighth SCL. (The SCLn line is held low at the falling edge of the eighth clock pulse.) Low-hold is released by writing a value to the ACKBT bit.	R/W*2
b6	WAIT	WAIT	0: No WAIT (The period between ninth clock pulse and first clock pulse is not held low.) 1: WAIT (The period between ninth clock pulse and first clock pulse is held low.) Low-hold is released by reading the ICDRR register.	R/W*2
b7	SMBS	SMBus/I2C-bus Select	0: The I2C-bus is selected. 1: The SMBus is selected.	R/W

Note 1. Write to the ACKBT bit only while the ACKWP bit is already 1. If it is attempted to write 1 to both the ACKWP and ACKBT bits at the same time, the ACKBT bit will not be set to 1.

Note 2. The WAIT and RDRFS bits are valid only in receive mode (invalid in transmit mode).

NF[1:0] Bits (Noise Filter Stage Select)

These bits are used to select the number of stages in the digital noise filter.

For details on the digital noise filter function, refer to section 41.6, Digital Noise Filters.

Note: Set the noise range to be filtered out by the noise filter within a range less than the SCLn line high period or low period. If the noise filter width is set to a value of [the shorter one of either SCL high width or SCL low width] – 1.5 × t_{IICcyc} (cycle time of internal reference clock (IICφ)) or a greater value, the serial clock is regarded as noise by the noise filter function of the RIIC, which may prevent the RIIC from operating normally.

ACKBR Bit (Received Acknowledge)

This bit is used to store the value of the acknowledgment bit received from the receiver in transmit mode.
[Setting condition]

- When 1 is received as the acknowledgment bit with the ICCR2.TRS bit set to 1

[Clearing conditions]

- When 0 is received as the acknowledgment bit with the ICCR2.TRS bit set to 1
- When 1 is written to the ICCR1.IICRST bit while the ICCR1.ICE bit is 0 (RIIC reset)

ACKBT Bit (Transmit Acknowledge)

This bit is used to set the bit to be sent at the acknowledgment timing in receive mode.
[Setting condition]

- When 1 is written to this bit with the ACKWP bit set to 1

[Clearing conditions]

- When 0 is written to this bit with the ACKWP bit set to 1
- When stop condition generation is detected (when a stop condition is detected with the ICCR2.SP bit set to 1)
- When 1 is written to the ICCR1.IICRST bit while the ICCR1.ICE bit is 0 (RIIC reset)

ACKWP Bit (ACKBT Write Protect)

This bit is used to control the modification of the ACKBT bit.

RDRFS Bit (RDRF Flag Set Timing Select)

This bit is used to select the RDRF flag set timing in receive mode and also to select whether to hold the SCLn line low at the falling edge of the eighth SCL.
When the RDRFS bit is 0, the SCLn line is not held low at the falling edge of the eighth SCL, and the RDRF flag is set to 1 at the rising edge of the ninth SCL.
When the RDRFS bit is 1, the RDRF flag is set to 1 at the rising edge of the eighth SCL and the SCLn line is held low at the falling edge of the eighth SCL. The low-hold of the SCLn line is released by writing a value to the ACKBT bit.
After data is received with this setting, the SCLn line is automatically held low before the acknowledgment bit is sent. This enables processing to send ACK (ACKBT bit is 0) or NACK (ACKBT bit is 1) according to receive data.

WAIT Bit (WAIT)

This bit is used to control whether to hold the period between the ninth SCL and the first SCL low until the I2C-bus receive data register (ICDRR) is completely read each time single-byte data is received in receive mode.
When the WAIT bit is 0, the receive operation is continued without holding the period between the ninth and the first SCL low. When both the RDRFS and WAIT bits are 0, continuous receive operation is enabled with the double buffer.
When the WAIT bit is 1, the SCLn line is held low from the falling edge of the ninth SCL until the ICDRR register value is read each time single-byte data is received. This enables receive operation in byte units.

Note: When the value of the WAIT bit is to be read, be sure to read the ICDRR register beforehand.

SMBS Bit (SMBus/I2C-bus Select)

Setting this bit to 1 selects the SMBus and enables the ICSER.HOAE bit.

41.2.6 I2C-bus Function Enable Register (ICFER)

Address(es): RIIC0.ICFER 0008 8305h, RIIC1.ICFER 0008 8325h, RIIC2.ICFER 0008 8345h

	b7	b6	b5	b4	b3	b2	b1	b0
	FMPE	SCLE	NFE	NACKE	SALE	NALE	MALE	TMOE
Value after reset:	0	1	1	1	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	TMOE	Timeout Function Enable	0: The timeout function is disabled. 1: The timeout function is enabled.	R/W
b1	MALE	Master Arbitration-Lost Detection Enable	0: Master arbitration-lost detection is disabled. (Disables the arbitration-lost detection function and does not clear the ICCR2.MST and TRS bits automatically when arbitration is lost.) 1: Master arbitration-lost detection is enabled. (Enables the arbitration-lost detection function and clears the ICCR2.MST and TRS bits automatically when arbitration is lost.)	R/W
b2	NALE	NACK Transmission Arbitration-Lost Detection Enable	0: NACK transmission arbitration-lost detection is disabled. 1: NACK transmission arbitration-lost detection is enabled.	R/W
b3	SALE	Slave Arbitration-Lost Detection Enable	0: Slave arbitration-lost detection is disabled. 1: Slave arbitration-lost detection is enabled.	R/W
b4	NACKE	NACK Reception Transfer Suspension Enable	0: Transfer operation is not suspended during NACK reception (transfer suspension disabled). 1: Transfer operation is suspended during NACK reception (transfer suspension enabled).	R/W
b5	NFE	Digital Noise Filter Enable	0: Digital noise filters are not used. 1: Digital noise filters are used.	R/W
b6	SCLE	SCL Synchronization Enable	0: SCL synchronization is disabled. 1: SCL synchronization is enabled.	R/W
b7	FMPE*1	Fast-Mode Plus Enable	0: No Fm+ slope control circuit is used for the SCLn pin and SDAn pin. 1: An Fm+ slope control circuit is used for the SCLn pin and SDAn pin.	R/W

Note 1. The Fast-mode Plus enable bit (FMPE) is only supported by RIIC0. In RIIC1 and RIIC2, bit 7 is reserved.

TMOE Bit (Timeout Function Enable)

This bit is used to enable or disable the timeout function.

For details on the timeout function, refer to section 41.11.1, Timeout Function.

MALE Bit (Master Arbitration-Lost Detection Enable)

This bit is used to specify whether to use the arbitration-lost detection function in master mode. Normally, set this bit to 1.

NALE Bit (NACK Transmission Arbitration-Lost Detection Enable)

This bit is used to specify whether to cause arbitration to be lost when ACK is detected during transmission of NACK in receive mode (such as when slaves with the same address exist on the bus or when two or more masters select the same slave device simultaneously with different number of receive bytes).

SALE Bit (Slave Arbitration-Lost Detection Enable)

This bit is used to specify whether to cause arbitration to be lost when a value different from the value being transmitted is detected on the bus in slave transmit mode (such as when slaves with the same address exist on the bus or when a mismatch with the transmit data occurs due to noise).

NACKE Bit (NACK Reception Transfer Suspension Enable)

This bit is used to specify whether to continue or discontinue the data transfer when NACK is received in transmit mode. Normally, set this bit to 1.

When NACK is received with the NACKE bit set to 1, the next transfer operation is suspended.

When the NACKE bit is 0, the next transfer operation is continued regardless of the value of the received acknowledgment bit.

For details on the NACK reception transfer suspension function, refer to section 41.8.2, NACK Reception Transfer Suspension Function.

SCLE Bit (SCL Synchronization Enable)

This bit is used to specify whether to the SCL output is to be synchronized with the SCL input. Normally, set this bit to 1.

When the SCLE bit is set to 0 (SCL synchronization is disabled), the RIIC does not synchronize the SCL output with the SCL input. In this setting, the RIIC outputs the clock with the transfer rate set in registers ICBRH and ICBRL regardless of the SCLn line state. For this reason, if the load of the I2C-bus line is much larger than the specification value or if the SCL output overlaps in multiple masters, the short-cycle SCL that does not meet the specification may be output. When the SCL synchronization is not used, it also affects the generation of a start condition, restart condition, and stop condition, and the continuous output of additional SCL.

This bit must not be set to 0 except for checking the output of the set transfer rate.

FMPE Bit (Fast-Mode Plus Enable)

This bit is used to specify whether to use a slope control circuit for Fast-mode Plus (Fm+).

When this bit is set to 1, a slope control circuit conforming to the Fast-mode Plus (Fm+) slope control specification (tof) of the I2C-bus is selected. When this bit is set to 0, a slope control circuit conforming to the Standard-mode (Sm) and Fast-mode (Fm) slope control specification (tof) of the I2C-bus is selected.

Set this bit to 1 when using the transmission rate within a range up to 1 Mbps (Fast-mode Plus (Fm+)) of the I2C-bus specification. Set this bit to 0 when using the transmission rate at other rates (up to 100 kbps (Sm), up to 400 kbps (Fm)) or for SMBus (10 to 100 kbps).

41.2.7 I2C-bus Status Enable Register (ICSER)

Address(es): RIIC0.ICSER 0008 8306h, RIIC1.ICSER 0008 8326h, RIIC2.ICSER 0008 8346h

	b7	b6	b5	b4	b3	b2	b1	b0
	HOAE	—	DIDE	—	GCAE	SAR2E	SAR1E	SAR0E
Value after reset:	0	0	0	0	1	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	SAR0E	Slave Address Register 0 Enable	0: Slave address in registers SARL0 and SARU0 is disabled. 1: Slave address in registers SARL0 and SARU0 is enabled.	R/W
b1	SAR1E	Slave Address Register 1 Enable	0: Slave address in registers SARL1 and SARU1 is disabled. 1: Slave address in registers SARL1 and SARU1 is enabled.	R/W
b2	SAR2E	Slave Address Register 2 Enable	0: Slave address in registers SARL2 and SARU2 is disabled. 1: Slave address in registers SARL2 and SARU2 is enabled.	R/W
b3	GCAE	General Call Address Enable	0: General call address detection is disabled. 1: General call address detection is enabled.	R/W
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	DIDE	Device-ID Address Detection Enable	0: Device-ID address detection is disabled. 1: Device-ID address detection is enabled.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	HOAE	Host Address Enable	0: Host address detection is disabled. 1: Host address detection is enabled.	R/W

SARyE Bit (Slave Address Register y Enable) (y = 0 to 2)

This bit is used to enable or disable the slave address set in registers SARLy and SARUy.

When this bit is set to 1, the slave address set in registers SARLy and SARUy is enabled and is compared with the received slave address.

When this bit is set to 0, the slave address set in registers SARLy and SARUy is disabled and is ignored even if it matches the received slave address.

GCAE Bit (General Call Address Enable)

This bit is used to specify whether to ignore the general call address (0000 000b + 0 (write): All 0) when it is received.

When this bit is set to 1, if the received slave address matches the general call address, the RIIC recognizes the received slave address as the general call address independently of the slave addresses set in registers SARLy and SARUy (y = 0 to 2) and performs data receive operation.

When this bit is set to 0, the received slave address is ignored even if it matches the general call address.

DIDE Bit (Device-ID Address Detection Enable)

This bit is used to specify whether to recognize and execute the device-ID address when a device ID (1111 100b) is received in the first byte after a start condition or restart condition is detected.

When this bit is set to 1, if the received first byte matches the device ID, the RIIC recognizes that the device-ID address has been received. When the following R/W# bit is 0 (write), the RIIC recognizes the second and the following bytes as slave addresses and continues the receive operation.

When this bit is set to 0, the RIIC ignores the received first byte even if it matches the device ID address and recognizes the first byte as a normal slave address.

For details on the device-ID address detection, refer to section 41.7.3, Device-ID Address Detection.

HOAE Bit (Host Address Enable)

This bit is used to specify whether to ignore received host address (0001 000b) when the ICMR3.SMBS bit is 1.

When this bit is set to 1 while the ICMR3.SMBS bit is 1, if the received slave address matches the host address, the RIIC recognizes the received slave address as the host address independently of the slave addresses set in registers SARLy and SARUy (y = 0 to 2) and performs the receive operation.

When the ICMR3.SMBS bit or the HOAE bit is set to 0, the received slave address is ignored even if it matches the host address.

41.2.8 I2C-bus Interrupt Enable Register (ICIER)

Address(es): RIIC0.ICIER 0008 8307h, RIIC1.ICIER 0008 8327h, RIIC2.ICIER 0008 8347h

	b7	b6	b5	b4	b3	b2	b1	b0
	TIE	TEIE	RIE	NAKIE	SPIE	STIE	ALIE	TMOIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TMOIE	Timeout Interrupt Request Enable	0: Timeout interrupt (TMOI) request is disabled. 1: Timeout interrupt (TMOI) request is enabled.	R/W
b1	ALIE	Arbitration-Lost Interrupt Request Enable	0: Arbitration-lost interrupt (ALI) request is disabled. 1: Arbitration-lost interrupt (ALI) request is enabled.	R/W
b2	STIE	Start Condition Detection Interrupt Request Enable	0: Start condition detection interrupt (STI) request is disabled. 1: Start condition detection interrupt (STI) request is enabled.	R/W
b3	SPIE	Stop Condition Detection Interrupt Request Enable	0: Stop condition detection interrupt (SPI) request is disabled. 1: Stop condition detection interrupt (SPI) request is enabled.	R/W
b4	NAKIE	NACK Reception Interrupt Request Enable	0: NACK reception interrupt (NAKI) request is disabled. 1: NACK reception interrupt (NAKI) request is enabled.	R/W
b5	RIE	Receive Data Full Interrupt Request Enable	0: Receive data full interrupt (RXI) request is disabled. 1: Receive data full interrupt (RXI) request is enabled.	R/W
b6	TEIE	Transmit End Interrupt Request Enable	0: Transmit end interrupt (TEI) request is disabled. 1: Transmit end interrupt (TEI) request is enabled.	R/W
b7	TIE	Transmit Data Empty Interrupt Request Enable	0: Transmit data empty interrupt (TXI) request is disabled. 1: Transmit data empty interrupt (TXI) request is enabled.	R/W

TMOIE Bit (Timeout Interrupt Request Enable)

This bit is used to enable or disable timeout interrupt (TMOI) requests when the ICSR2.TMOF flag is set to 1. A TMOI interrupt request is canceled by setting the TMOF flag or the TMOIE bit to 0.

ALIE Bit (Arbitration-Lost Interrupt Request Enable)

This bit is used to enable or disable arbitration-lost interrupt (ALI) requests when the ICSR2.AL flag is set to 1. An ALI interrupt request is canceled by setting the AL flag or the ALIE bit to 0.

STIE Bit (Start Condition Detection Interrupt Request Enable)

This bit is used to enable or disable start condition detection interrupt (STI) requests when the ICSR2.START flag is set to 1. An STI interrupt request is canceled by setting the START flag or the STIE bit to 0.

SPIE Bit (Stop Condition Detection Interrupt Request Enable)

This bit is used to enable or disable stop condition detection interrupt (SPI) requests when the ICSR2.STOP flag is set to 1. An SPI interrupt request is canceled by setting the STOP flag or the SPIE bit to 0.

NAKIE Bit (NACK Reception Interrupt Request Enable)

This bit is used to enable or disable NACK reception interrupt (NAKI) requests when the ICSR2.NACKF flag is set to 1. An NAKI interrupt request is canceled by setting the NACKF flag or the NAKIE bit to 0.

RIE Bit (Receive Data Full Interrupt Request Enable)

This bit is used to enable or disable receive data full interrupt (RXI) requests when the ICSR2.RDRF flag is set to 1.

TEIE Bit (Transmit End Interrupt Request Enable)

This bit is used to enable or disable transmit end interrupt (TEI) requests when the ICSR2.TEND flag is set to 1. An TEI interrupt request is canceled by setting the TEND flag or the TEIE bit to 0.

TIE Bit (Transmit Data Empty Interrupt Request Enable)

This bit is used to enable or disable transmit data empty interrupt (TXI) requests when the ICSR2.TDRE flag is set to 1.

41.2.9 I2C-bus Status Register 1 (ICSR1)

Address(es): RIIC0.ICSR1 0008 8308h, RIIC1.ICSR1 0008 8328h, RIIC2.ICSR1 0008 8348h

	b7	b6	b5	b4	b3	b2	b1	b0
	HOA	—	DID	—	GCA	AAS2	AAS1	AAS0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	AAS0	Slave Address 0 Detection Flag	0: Slave address 0 is not detected. 1: Slave address 0 is detected.	R/(W) *1
b1	AAS1	Slave Address 1 Detection Flag	0: Slave address 1 is not detected. 1: Slave address 1 is detected.	R/(W) *1
b2	AAS2	Slave Address 2 Detection Flag	0: Slave address 2 is not detected. 1: Slave address 2 is detected.	R/(W) *1
b3	GCA	General Call Address Detection Flag	0: General call address is not detected. 1: General call address is detected.	R/(W) *1
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	DID	Device-ID Address Detection Flag	0: Device-ID command is not detected. 1: Device-ID command is detected. • This bit is set to 1 when the first byte received immediately after a start condition is detected matches a value of (device ID (1111 100b) + 0 (write)).	R/(W) *1
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	HOA	Host Address Detection Flag	0: Host address is not detected. 1: Host address is detected. • This bit is set to 1 when the received slave address matches the host address (0001 000b).	R/(W) *1

Note 1. Only 0 can be written to clear the flag.

AASy Flag (Slave Address y Detection Flag) (y = 0 to 2)

[Setting conditions]

For 7-bit address format: SARUy.FS bit = 0

- When the received slave address matches the SARLy.SVA[6:0] bits value with the ICSER.SARyE bit set to 1 (slave address y detection enabled)
  This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

For 10-bit address format: SARUy.FS bit = 1

- When the received slave address matches a value of (11110b + SARUy.SVA[1:0] bits) and the following address matches the SARLy value with the ICSER.SARyE bit set to 1 (slave address y detection enabled)
  This flag is set to 1 at the rising edge of the ninth SCL in the second byte.

[Clearing conditions]

- When 0 is written to the AASy flag after reading the AASy flag to be 1
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

For 7-bit address format: SARUy.FS bit = 0

- When the received slave address does not match the SARLy.SVA[6:0] bits value with the ICSER.SARyE bit set to 1 (slave address y detection enabled)
  This flag is set to 0 at the rising edge of the ninth SCL in the first byte.

For 10-bit address format: SARUy.FS bit = 1

- When the received slave address does not match a value of (11110b + SARUy.SVA[1:0] bits) with the ICSER.SARyE bit set to 1 (slave address y detection enabled)
  This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When the received slave address matches a value of (11110b + SARUy.SVA[1:0] bits) and the following address does not match the SARLy value with the ICSER.SARyE bit set to 1 (slave address y detection enabled)
  This flag is set to 0 at the rising edge of the ninth SCL in the second byte.

GCA Flag (General Call Address Detection Flag)

[Setting condition]

- When the received slave address matches the general call address (0000 000b + 0 (write)) with the ICSER.GCAE bit set to 1 (general call address detection is enabled)
  This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the GCA flag after reading GCA flag to be 1
- When a stop condition is detected
- When the received slave address does not match the general call address (0000 000b + 0 (write)) with the ICSER.GCAE bit set to 1 (general call address detection is enabled)
  This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

DID Flag (Device-ID Address Detection Flag)

[Setting condition]

- When the first byte received immediately after a start condition or restart condition is detected matches a value of (device ID (1111 100b) + 0 (write)) with the ICSER.DIDE bit set to 1 (device-ID address detection is enabled)
  This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the DID flag after reading DID flag to be 1
- When a stop condition is detected
- When the first byte received immediately after a start condition or restart condition is detected does not match a value of (device ID (1111 100b)) with the ICSER.DIDE bit set to 1 (device-ID address detection is enabled)
  This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When the first byte received immediately after a start condition or restart condition is detected matches a value of (device ID (1111 100b) + 0 (write)) and the second byte does not match any of slave addresses 0 to 2 with the ICSER.DIDE bit set to 1 (device-ID address detection is enabled)
  This flag is set to 0 at the rising edge of the ninth SCL in the second byte.
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

HOA Flag (Host Address Detection Flag)

[Setting condition]

- When the received slave address matches the host address (0001 000b) with the ICSER.HOAE bit set to 1 (host address detection is enabled)
  This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the HOA flag after reading HOA flag to be 1
- When a stop condition is detected
- When the received slave address does not match the host address (0001 000b) with the ICSER.HOAE bit set to 1

(host address detection is enabled)
This flag is set to 0 at the rising edge of the ninth SCL in the first byte.

- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

41.2.10 I2C-bus Status Register 2 (ICSR2)

Address(es): RIIC0.ICSR2 0008 8309h, RIIC1.ICSR2 0008 8329h, RIIC2.ICSR2 0008 8349h

	b7	b6	b5	b4	b3	b2	b1	b0
	TDRE	TEND	RDRF	NACKF	STOP	START	AL	TMOF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TMOF	Timeout Detection Flag	0: Timeout is not detected. 1: Timeout is detected.	R/(W) *1
b1	AL	Arbitration-Lost Flag	0: Arbitration is not lost. 1: Arbitration is lost.	R/(W) *1
b2	START	Start Condition Detection Flag	0: Start condition is not detected. 1: Start condition is detected.	R/(W) *1
b3	STOP	Stop Condition Detection Flag	0: Stop condition is not detected. 1: Stop condition is detected.	R/(W) *1
b4	NACKF	NACK Detection Flag	0: NACK is not detected. 1: NACK is detected.	R/(W) *1
b5	RDRF	Receive Data Full Flag	0: The ICDRR register contains no receive data. 1: The ICDRR register contains receive data.	R/(W) *1
b6	TEND	Transmit End Flag	0: Data is being transmitted. 1: Data has been transmitted.	R/(W) *1
b7	TDRE	Transmit Data Empty Flag	0: The ICDRT register contains transmit data. 1: The ICDRT register contains no transmit data.	R

Note 1. Only 0 can be written to clear the flag.

TMOF Flag (Timeout Detection Flag)

This flag is set to 1 when the RIIC recognizes timeout after the SCLn line state remains unchanged for a certain period.
[Setting condition]

- When the SCLn line state remains unchanged for the period specified by bits ICMR2.TMOH, TMOL, and TMOS while the ICFER.TMOE bit is 1 (the timeout function is enabled) in master mode or in slave mode and the received slave address matches.

[Clearing conditions]

- When 0 is written to the TMOF bit after reading TMOF = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

AL Flag (Arbitration-Lost Flag)

This flag shows that bus mastership has been lost (loss in arbitration) due to a bus conflict or some other reason when a start condition is generated or an address and data are transmitted. The RIIC monitors the level on the SDAn line during transmission and, if the level on the line does not match the value of the bit being output, sets the value of the AL flag to 1 to indicate that the bus is occupied by another device.
The RIIC can also detect loss of arbitration during NACK transmission in receive mode or during data transmission in slave mode.

[Setting conditions]

When master arbitration-lost detection is enabled: ICFER.MALE = 1

- When the internal SDA output state does not match the SDAn line level at the rising edge of SCL except for the ACK period during data (including slave address) transmission in master transmit mode (when the SDAn line is driven low while the internal SDA output is high (the SDAn pin is in the high-impedance state))
- When a start condition is detected while the ICCR2.ST bit is 1 (requests to generate a start condition) or the internal SDA output state does not match the SDAn line level
- When the ICCR2.ST bit is set to 1 (requests to generate a start condition) with the ICCR2.BBSY flag set to 1.

When NACK arbitration-lost detection is enabled: ICFER.NALE = 1

- When the internal SDA output state does not match the SDAn line level at the rising edge of SCL in the ACK period during NACK transmission in receive mode

When slave arbitration-lost detection is enabled: ICFER.SALE = 1

- When the internal SDA output state does not match the SDAn line level at the rising edge of SCL except for the ACK period during data transmission in slave transmit mode

[Clearing conditions]

- When 0 is written to the AL flag after reading AL = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Table 41.4 Relationship between Arbitration-Lost Generation Sources and Arbitration-Lost Enable Functions

ICFER			ICSR2		
MALE	NALE	SALE	AL	Error	Arbitration-Lost Generation Source
1	×	×	1	Start condition generation error	When internal SDA output state does not match SDAn line level when a start condition is detected while the ICCR2.ST bit is 1
					When ICCR2.ST bit is set to 1 with ICCR2.BBSY flag set to 1
			1	Transmit data mismatch	When transmit data (including slave address) does not match the bus state in master transmit mode
×	1	×	1	NACK transmission mismatch	When ACK is detected during transmission of NACK in master receive mode or slave receive mode
×	×	1	1	Transmit data mismatch	When transmit data does not match the bus state in slave transmit mode

×: Don't care

START Flag (Start Condition Detection Flag)

[Setting condition]

- When a start condition (or a restart condition) is detected

[Clearing conditions]

- When 0 is written to the START bit after reading START = 1
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

STOP Flag (Stop Condition Detection Flag)

[Setting condition]

- When a stop condition is detected

[Clearing conditions]

- When 0 is written to the STOP bit after reading STOP = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

NACKF Flag (NACK Detection Flag)

[Setting condition]

- When ACK is not received (NACK is received) from the receiver in transmit mode with the ICFER.NACKE bit set to 1 (transfer suspension enabled)

[Clearing conditions]

- When 0 is written to the NACKF bit after reading NACKF = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: When the NACKF flag is set to 1, the RIIC suspends data transmission/reception. Writing to the ICDRT register in transmit mode or reading from the ICDRR register in receive mode with the NACKF flag set to 1 does not enable data transmit/receive operation. To restart data transmission/reception, set the NACKF flag to 0.

RDRF Flag (Receive Data Full Flag)

[Setting conditions]

- When receive data has been transferred from the ICDRS register to the ICDRR register
  This flag is set to 1 at the rising edge of the eighth or ninth SCL (selected by the ICMR3.RDRFS bit)
- When the received slave address matches after a start condition (or a restart condition) is detected with the ICCR2.TRS bit set to 0

[Clearing conditions]

- When 0 is written to the RDRF bit after reading RDRF = 1
- When data is read from the ICDRR register
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

TEND Flag (Transmit End Flag)

[Setting condition]

- At the rising edge of the ninth SCL while the TDRE flag is 1

[Clearing conditions]

- When 0 is written to the TEND bit after reading TEND = 1
- When data is written to the ICDRT register
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

TDRE Flag (Transmit Data Empty Flag)

[Setting conditions]

- When data has been transferred from the ICDRT register to the ICDRS register and the ICDRT register becomes empty
- When the ICCR2.TRS bit is set to 1
- When the received slave address matches while the TRS bit is 1


[Clearing conditions]

- When data is written to the ICDRT register
- When the ICCR2.TRS bit is set to 0
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: The NACKF flag becoming 1 while the ICFER.NACKE bit is 1 suspends data transmission and reception by the RIIC. Even if the next data for transmission has already been written to the ICDRT register (the TDRE flag is 0), the data in the ICDRT register is retained but not transferred to the ICDRS register. At this point, the TDRE flag does not become 1.

41.2.11 Slave Address Register Ly (SARLy) (y = 0 to 2)

Address(es): RIIC0.SARL0 0008 830Ah, RIIC1.SARL0 0008 832Ah, RIIC2.SARL0 0008 834Ah, RIIC0.SARL1 0008 830Ch, RIIC1.SARL1 0008 832Ch, RIIC2.SARL1 0008 834Ch, RIIC0.SARL2 0008 830Eh, RIIC1.SARL2 0008 832Eh, RIIC2.SARL2 0008 834Eh



Bit	Symbol	Bit Name	Description	R/W
b0	SVA0	10-Bit Address LSB	Set a slave address	R/W
b7 to b1	SVA[6:0]	7-Bit Address/10-Bit Address Lower Bits	Set a slave address	R/W

SVA0 Bit (10-Bit Address LSB)

When the 10-bit address format is selected (SARUy.FS bit is 1), this bit functions as the LSB of a 10-bit address and forms the lower 8 bits of a 10-bit address in combination with the SVA[6:0] bits.

When the ICSER.SARyE bit is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, this bit is valid. While the SARUy.FS bit or SARyE bit is 0, the setting of this bit is ignored.

SVA[6:0] Bits (7-Bit Address/10-Bit Address Lower Bits)

When the 7-bit address format is selected (SARUy.FS bit is 0), these bits function as a 7-bit address. When the 10-bit address format is selected (SARUy.FS bit is 1), these bits function as the lower 8 bits of a 10-bit address in combination with the SVA0 bit.

While the ICSER.SARyE bit is 0, the setting of these bits is ignored.

41.2.12 Slave Address Register Uy (SARUy) (y = 0 to 2)

Address(es): RIIC0.SARU0 0008 830Bh, RIIC1.SARU0 0008 832Bh, RIIC2.SARU0 0008 834Bh, RIIC0.SARU1 0008 830Dh, RIIC1.SARU1 0008 832Dh, RIIC2.SARU1 0008 834Dh, RIIC0.SARU2 0008 830Fh, RIIC1.SARU2 0008 832Fh, RIIC2.SARU2 0008 834Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SVA[1:0]		FS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	FS	7-Bit/10-Bit Address Format Select	0: The 7-bit address format is selected. 1: The 10-bit address format is selected.	R/W
b2, b1	SVA[1:0]	10-Bit Address Upper Bits	Set a slave address	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

FS Bit (7-Bit/10-Bit Address Format Select)

This bit is used to select 7-bit address or 10-bit address for slave address y (in registers SARLy and SARUy).

When the ICSER.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 0, the 7-bit address format is selected for slave address y, the SARLy.SVA[6:0] bits setting is valid, and the settings of the SVA[1:0] bits and the SARLy.SVA0 bit are ignored.

When the ICSER.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 1, the 10-bit address format is selected for slave address y and the settings of the SVA[1:0] bits and SARLy are valid.

While the ICSER.SARyE bit is 0 (registers SARLy and SARUy disabled), the setting of the SARUy.FS bit is invalid.

SVA[1:0] Bits (10-Bit Address Upper Bits)


When the 10-bit address format is selected (FS = 1), these bits function as the upper 2 bits of a 10-bit address.

When the ICSER.SARyE bit is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, these bits are valid.

While the SARUy.FS bit or SARyE bit is 0, the setting of these bits is ignored.

41.2.13 I2C-bus Bit Rate Low-Level Register (ICBRL)

Address(es): RIIC0.ICBRL 0008 8310h, RIIC1.ICBRL 0008 8330h, RIIC2.ICBRL 0008 8350h



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	BRL[4:0]	Bit Rate Low Period	Low period of SCL	R/W
b7 to b5	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

ICBRL is a 5-bit register to set the low period of SCL.
It also works to generate the data setup time for automatic SCL low-hold operation (refer to section 41.8, Automatic Low-Hold Function for SCL); when the RIIC is used only in slave mode, this register needs to be set to a value longer than the data setup time*1.
ICBRL counts the low period with the internal reference clock (IICφ) specified by the ICMR1.CKS[2:0] bits.
If the digital noise filter is enabled (the ICFER.NFE bit is 1), set the ICBRL register to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the ICMR3.NF[1:0] bits.

Note 1. Data setup time (tSU: DAT)
250 ns (up to 100 kbps: Standard-mode (Sm))
100 ns (up to 400 kbps: Fast-mode (Fm))
50 ns (up to 1 Mbps: Fast-mode plus (Fm+))

41.2.14 I2C-bus Bit Rate High-Level Register (ICBRH)

Address(es): RIIC0.ICBRH 0008 8311h, RIIC1.ICBRH 0008 8331h, RIIC2.ICBRH 0008 8351h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	BRH[4:0]				
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	BRH[4:0]	Bit Rate High Period	High period of SCL	R/W
b7 to b5	—	Reserved	These bits are read as 1. The write value should be 1.	R/W

ICBRH is a 5-bit register to set the high period of SCL. ICBRH is valid in master mode. If the RIIC is used only in slave mode, this register need not to set the high period.
ICBRH counts the high period with the internal reference clock (IICφ) specified by the ICMR1.CKS[2:0] bits.
If the digital noise filter is enabled (the ICFER.NFE bit is 1), set the ICBRH register to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the ICMR3.NF[1:0] bits.

The I2C transfer rate and the SCL duty are calculated using the following expression.
Transfer rate = 1 / {[(ICBRH + 1) + (ICBRL + 1)] / IICφ*1 + SCLn line rise time [tr] + SCLn line fall time [tf]}
Duty cycle = {SCLn line rise time [tr]*2 + (ICBRH + 1) / IICφ} / {SCLn line fall time [tf]*2 + (ICBRL + 1) / IICφ}

Note 1. IICφ = PCLK × Division ratio
Note 2. The SCLn line rise time [tr] and SCLn line fall time [tf] depend on the total bus line capacitance [Cb] and the pull-up resistor [Rp]. For details, refer to the I2C-bus specification from NXP Semiconductors.

Table 41.5 lists examples of ICBRH/ICBRL settings.

Table 41.5 Examples of ICBRH/ICBRL Settings for Transfer Rate

Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	8			10			12.5		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	100b	22 (F6h)	25 (F9h)	101b	13 (EDh)	15 (EFh)	101b	16 (F0h)	20 (F4h)
50	010b	16 (F0h)	19 (F3h)	010b	21 (F5h)	24 (F8h)	011b	12 (ECh)	15 (EFh)
100	001b	15 (EFh)	18 (F2h)	001b	19 (F3h)	23 (F7h)	001b	24 (F8h)	29 (FDh)
400	000b	4 (E4h)	10 (EAh)	000b	5 (E5h)	12 (ECh)	000b	7 (E7h)	16 (F0h)
1000	000b	2 (E2h)	3 (E3h)	000b	2 (E2h)	4 (E4h)	000b	3 (E3h)	6 (E6h)

Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	16			20			25		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	101b	22 (F6h)	25 (F9h)	110b	13 (EDh)	15 (EFh)	110b	16 (F0h)	20 (F4h)
50	011b	16 (F0h)	19 (F3h)	011b	21 (F5h)	24 (F8h)	100b	12 (ECh)	15 (EFh)
100	010b	15 (EFh)	18 (F2h)	010b	19 (F3h)	23 (F7h)	010b	24 (F8h)	29 (FDh)
400	000b	9 (E9h)	20 (F4h)	000b	11 (EBh)	25 (F9h)	001b	7 (E7h)	16 (F0h)
1000	000b	4 (E4h)	7 (E7h)	000b	5 (E5h)	9 (E9h)	000b	6 (E6h)	12 (ECh)

Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	30			32			33		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	110b	20 (F4h)	24 (F8h)	110b	22 (F6h)	25 (F9h)	110b	22 (F6h)	26 (FAh)
50	100b	15 (EFh)	18 (F2h)	100b	16 (F0h)	19 (F3h)	100b	17 (F1h)	20 (F4h)
100	011b	14 (EEh)	17 (F1h)	011b	15 (EFh)	18 (F2h)	011b	16 (F0h)	19 (F3h)
400	001b	8 (E8h)	19 (F3h)	001b	9 (E9h)	20 (F4h)	001b	9 (E9h)	21 (F5h)
1000	000b	7 (E7h)	14 (EEh)	000b	8 (E8h)	16 (F0h)	000b	8 (E8h)	16 (F0h)

Transfer Rate (kbps)	Operating Frequency PCLK (MHz)								
	40			50			60		
	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL	CKS[2:0]	ICBRH	ICBRL
10	111b	13 (EDh)	15 (EFh)	111b	16 (F0h)	20 (F4h)	111b	20 (F4h)	24 (F8h)
50	100b	21 (F5h)	24 (F8h)	100b	26 (FAh)	31 (FFh)	101b	15 (EFh)	18 (F2h)
100	011b	19 (F3h)	23 (F7h)	011b	24 (F8h)	29 (FDh)	100b	14 (EEh)	17 (F1h)
400	001b	11 (EBh)	25 (F9h)	010b	7 (E7h)	16 (F0h)	010b	8 (E8h)	19 (F3h)
1000	000b	10 (EAh)	20 (F4h)	000b	12 (ECh)	24 (F8h)	000b	15 (EFh)	29 (FDh)

Note: ICBRH/ICBRL settings in these tables are calculated using the following values:
SCLn line rise time (tr): 100 kbps or less (Sm): 1000 ns, 400 kbps or less (Fm): 300 ns, 1 Mbps or less (Fm+): 120 ns
SCLn line fall time (tf): 400 kbps or less (Sm/Fm): 300 ns, 1 Mbps or less (Fm+): 120 ns
For the specified values of rise time (tr) and fall time (tf) of the SCLn signal, refer to the I2C-bus specification from NXP Semiconductors.

41.2.15 I2C-bus Transmit Data Register (ICDRT)

Address(es): RIIC0.ICDRT 0008 8312h, RIIC1.ICDRT 0008 8332h, RIIC2.ICDRT 0008 8352h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	1	1	1	1	1	1	1	1

When the ICDRT register detects a space in the I2C-bus shift register (ICDRS), it transfers the transmit data that has been written to the ICDRT register to the ICDRS register and starts transmitting data in transmit mode.
The double-buffer structure of the ICDRT register and the ICDRS register allows continuous transmit operation if the next transmit data has been written to the ICDRT register while the ICDRS register data is being transmitted.
The ICDRT register can always be read and written. Write transmit data to the ICDRT register once when a transmit data empty interrupt (TXI) request is generated.

41.2.16 I2C-bus Receive Data Register (ICDRR)

Address(es): RIIC0.ICDRR 0008 8313h, RIIC1.ICDRR 0008 8333h, RIIC2.ICDRR 0008 8353h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

When 1 byte of data has been received, the received data is transferred from the I2C-bus shift register (ICDRS) to the ICDRR register to enable the next data to be received.
The double-buffer structure of the ICDRS register and the ICDRR register allows continuous receive operation if the received data has been read from the ICDRR register while the ICDRS register is receiving data.
The ICDRR register cannot be written. Read data from the ICDRR register once when a receive data full interrupt (RXI) request is generated.
If the ICDRR register receives the next receive data before the current data is read from the ICDRR register (while the ICSR2.RDRF flag is 1), the RIIC automatically holds the SCL line low one cycle before the RDRF flag is set to 1 next.

41.2.17 I2C-bus Shift Register (ICDRS)

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	—	—	—	—	—	—	—	—

The ICDRS register is an 8-bit shift register to transmit and receive data.
During transmission, transmit data is transferred from the ICDRT register to the ICDRS register and is sent from the SDAn pin. During reception, data is transferred from the ICDRS register to the ICDRR register after 1 byte of data has been received.
The ICDRS register cannot be accessed directly.

41.3 Operation

41.3.1 Communication Data Format

The I2C-bus format consists of 8-bit data and 1-bit acknowledgment. The first byte following a start condition or restart condition is an address byte used to specify a slave device with which the master device communicates. The specified slave is valid until a new slave is specified or a stop condition is generated.
Figure 41.3 shows the I2C-bus format, and Figure 41.4 shows the I2C-bus timing.




Figure 41.3 I2C-bus Format




Figure 41.4 I2C-bus Timing (SLA = 7 Bits)

S: Start condition. The master device drives the SDAn line low from high while the SCLn line is high.

SLA: Slave address, by which the master device selects a slave device.

R/W#: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.

A: Acknowledge. The receiver drives the SDAn line low. (In master transmit mode, the slave device returns acknowledge. In master receive mode, the master device returns acknowledge.)

A#: Not Acknowledge. The receiver drives the SDAn line high.

Sr: Restart condition. The master device drives the SDAn line low from high after the setup time has elapsed with the SCLn line high.

DATA: Transmitted or received data

P: Stop condition. The master device drives the SDAn line high from low while the SCLn line is high.

41.3.2 Initial Settings

Before starting data transmission and reception, initialize the RIIC according to the procedure in Figure 41.5.
Set the ICCR1.ICE bit to 1 (internal reset) after setting the ICCR1.IICRST bit to 1 (RIIC reset) with the ICCR1.ICE bit set to 0 (SCLn and SDAn pins in inactive state). This initializes the various flags and internal state of the ICSR1 register. After that, set registers SARLy, SARUy, ICSER, ICMR1, ICBRH, and ICBRL (y = 0 to 2), and set the other registers as necessary (for initial settings of the RIIC, see Figure 41.5). When the necessary register settings have been completed, set the ICCR1.IICRST bit to 0 (releases the RIIC reset). This step is not necessary if initialization of the RIIC has already been completed.




Figure 41.5 Example of RIIC Initialization Flowchart

41.3.3 Master Transmit Operation

In master transmit operation, the RIIC generates clock signals and sends data as the master device, and the slave device returns acknowledgments. Figure 41.6 shows an example of usage of master transmission and Figure 41.7 to Figure 41.9 show the timing of operations in master transmission.
The following describes the procedure and operations for master transmission.

(1) Initial settings. For details, refer to section 41.3.2, Initial Settings.
(2) Read the ICCR2.BBSY flag to check that the bus is open, and then set the ICCR2.ST bit to 1 (requests to generate a start condition). Upon receiving the request, the RIIC generates a start condition. At the same time, the BBSY flag and the ICSR2.START flag are automatically set to 1 and the ST bit is automatically set to 0. At this time, if the start condition is detected and the internal levels for the SDA output state and the levels on the SDAn line have matched while the ST bit is 1, the RIIC recognizes that generating of the start condition as requested by the ST bit has been successfully completed, and bits MST and TRS in the ICCR2 register are automatically set to 1, placing the RIIC in master transmit mode. The ICSR2.TDRE flag is also automatically set to 1 in response to setting of the TRS bit to 1.
(3) Check that the ICSR2.TDRE flag is 1, and then write the value for transmission (the slave address and the R/W# bit) to the ICDRT register. Once the data for transmission are written to the ICDRT register, the TDRE flag is automatically set to 0, the data are transferred from the ICDRT register to the ICDRS register, and the TDRE flag is again set to 1. After the byte containing the slave address and R/W# bit has been transmitted, the value of the TRS bit is automatically updated to select master transmit or master receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 0, the RIIC continues in master transmit mode.
Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to generate a stop condition.
For data transmission with an address in the 10-bit format, start by writing 1111 0b, the 2 higher-order bits of the slave address, and W to the ICDRT register as the first address transmission. Then, as the second address transmission, write the 8 lower-order bits of the slave address to the ICDRT register.
(4) After confirming that the ICSR2.TDRE flag is 1, write the data for transmission to the ICDRT register. The RIIC automatically holds the SCLn line low until the data for transmission are ready or a stop condition is generated.
(5) After all bytes of data for transmission have been written to the ICDRT register, wait until the value of the ICSR2.TEND flag returns to 1, and then set the ICCR2.SP bit to 1 (requests to generate a stop condition). Upon receiving a stop condition generation request, the RIIC generates the stop condition.
(6) Upon detecting the stop condition, the RIIC automatically sets bits MST and TRS in the ICCR2 register to 00b and enters slave receive mode. Furthermore, it automatically sets the TDRE and TEND flags to 0, and sets the ICSR2.STOP flag to 1.
(7) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 41.6 Example of Master Transmission Flowchart




Figure 41.7 Master Transmit Operation Timing (1) (7-Bit Address Format)




Figure 41.8 Master Transmit Operation Timing (2) (10-Bit Address Format)




Figure 41.9 Master Transmit Operation Timing (3)

41.3.4 Master Receive Operation

In master receive operation, the RIIC as a master device generates clock signals, receives data from the slave device, and returns acknowledgments. Because the RIIC must start by sending a slave address to the corresponding slave device, this part of the procedure is performed in master transmit mode, but the subsequent steps are in master receive mode.
Figure 41.10 and Figure 41.11 show examples of usage of master reception (7-bit address format) and Figure 41.12 to Figure 41.14 show the timing of operations in master reception.
The following describes the procedure and operations for master reception.

(1) Initial settings. For details, refer to section 41.3.2, Initial Settings.

(2) Read the ICCR2.BBSY flag to check that the bus is open, and then set the ICCR2.ST bit to 1 (requests to generate a start condition). Upon receiving the request, the RIIC generates a start condition. When the RIIC detects the start condition, the BBSY flag and the ICSR2.START flag are automatically set to 1 and the ST bit is automatically set to 0. At this time, if the start condition is detected and the levels for the SDA output and the levels on the SDAn line have matched while the ST bit is 1, the RIIC recognizes that generating of the start condition as requested by the ST bit has been successfully completed, and bits MST and TRS in the ICCR2 register are automatically set to 1, placing the RIIC in master transmit mode. The ICSR2.TDRE flag is also automatically set to 1 in response to setting of the TRS bit to 1.

(3) Check that the ICSR2.TDRE flag is 1, and then write the value for transmission (the first byte indicates the slave address and value of the R/W# bit) to the ICDRT register. Once the data for transmission are written to the ICDRT register, the TDRE flag is automatically set to 0, the data are transferred from the ICDRT register to the ICDRS register, and the TDRE flag is again set to 1. Once the byte containing the slave address and R/W# bit has been transmitted, the value of the ICCR2.TRS bit is automatically updated to select transmit or receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 1, the TRS bit is set to 0 on the rising edge of the ninth SCL, placing the RIIC in master receive mode. At this time, the TDRE flag is set to 0 and the ICSR2.RDRF flag is automatically set to 1.

Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to generate a stop condition.
For master reception from a device with a 10-bit address, start by using master transmission to send the 10-bit address, and then generate a restart condition. After that, transmitting 1111 0b, the two higher-order bits of the slave address, and the R bit places the RIIC in master receive mode.

(4) Dummy read the ICDRR register after confirming that the ICSR2.RDRF flag is 1; this makes the RIIC start output of the SCL and start data reception.

(5) After 1 byte of data has been received, the ICSR2.RDRF flag is set to 1 on the rising edge of the eighth or ninth SCL (the clock signal) as selected by the ICMR3.RDRFS bit. Reading the ICDRR register at this time will produce the received data, and the RDRF flag is automatically set to 0 at the same time. Furthermore, the value of the acknowledgment bit received during the ninth SCL is returned as the value set in the ICMR3.ACKBT bit. Furthermore, if the next byte to be received is the next to last byte, set the ICMR3.WAIT bit to 1 (for wait insertion) before reading the ICDRR register (containing the second byte from last). As well as enabling NACK output even in the case of delays in processing to set the ICMR3.ACKBT bit to 1 (NACK) in step (6), due to other interrupts, etc., this fixes the SCLn line to low on the falling edge of the ninth clock pulse in reception of the last byte, so the state is such that generating a stop condition is possible.

(6) When the ICMR3.RDRFS bit is 0 and the slave device must be notified that it is to end transfer for data reception after transfer of the next (final) byte, set the ICMR3.ACKBT bit to 1 (NACK).

(7) After reading the byte before last from the ICDRR register, if the value of the ICSR2.RDRF flag is confirmed to be 1, write 1 to the ICCR2.SP bit (requests to generate a stop condition) and then read the last byte from the ICDRR register. When the ICDRR register is read, the RIIC is released from the wait state and generates the stop condition after low-level output in the ninth clock pulse is completed or the SCLn line is released from the low-hold state.

(8) Upon detecting the stop condition, the RIIC automatically sets bits MST and TRS in the ICCR2 register to 00b and enters slave receive mode. Furthermore, detection of the stop condition leads to setting of the ICSR2.STOP flag to 1.

(9) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 41.10 Example of Master Reception (7-Bit Address Format, 1 or 2 bytes)




Figure 41.11 Example of Master Reception (7-Bit Address Format, 3 Bytes or More)




Figure 41.12 Master Receive Operation Timing (1) (7-Bit Address Format, When RDRFS bit is 0)




Figure 41.13 Master Receive Operation Timing (2) (10-Bit Address Format, When RDRFS bit is 0)




Figure 41.14 Master Receive Operation Timing (3) (When RDRFS bit is 0)

41.3.5 Slave Transmit Operation

In slave transmit operation, the master device outputs the SCL, the RIIC transmits data as a slave device, and the master device returns acknowledgments.

Figure 41.15 shows an example of usage of slave transmission and Figure 41.16 and Figure 41.17 show the timing of operations in slave transmission.

The following describes the procedure and operations for slave transmission.

(1) Initial settings. For details, refer to section 41.3.2, Initial Settings.
After initial settings, the RIIC will stay in the standby state until it receives a slave address that it matches.

(2) After receiving a matching slave address, the RIIC sets one of the corresponding bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 1 on the rising edge of the ninth SCL (the clock signal) and outputs the value set in the ICMR3.ACKBT bit to the acknowledgment bit on the ninth SCL. If the value of the R/W# bit that was also received at this time is 1, the RIIC automatically places itself in slave transmit mode by setting both the ICCR2.TRS bit and the ICSR2.TDRE flag to 1.

(3) After the ICSR2.TDRE flag is confirmed to be 1, write the data for transmission to the ICDRT register. At this time, if the RIIC does not receive ACK from the master device (receives an NACK signal) while the ICFER.NACKE bit is 1, the RIIC suspends transfer of the next data.

(4) Wait until the ICSR2.TEND flag is set to 1 while the ICSR2.TDRE flag is 1, after the ICSR2.NACKF flag is set to 1 or the last byte for transmission is written to the ICDRT register. When the ICSR2.NACKF flag or the TEND flag is 1, the RIIC drives the SCLn line low on the falling edge of ninth SCL.

(5) When the ICSR2.NACKF flag or the ICSR2.TEND flag is 1, dummy read the ICDRR register to complete the processing. This releases the SCLn line.

(6) Upon detecting the stop condition, the RIIC automatically sets bits ICSR1.HOA, GCA, and AASy (y = 0 to 2), flags ICSR2.TDRE and TEND, and the ICCR2.TRS bit to 0, and enters slave receive mode.

(7) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 41.15 Example of Slave Transmission Flowchart




Figure 41.16 Slave Transmit Operation Timing (1) (7-Bit Address Format)




Figure 41.17 Slave Transmit Operation Timing (2)

41.3.6 Slave Receive Operation

In slave receive operation, the master device outputs the SCL and transmit data, and the RIIC returns acknowledgments as a slave device.

Figure 41.18 shows an example of usage of slave reception and Figure 41.19 and Figure 41.20 show the timing of operations in slave reception.

The following describes the procedure and operations for slave reception.

(1) Initial settings. For details, refer to section 41.3.2, Initial Settings.
After initial settings, the RIIC will stay in the standby state until it receives a slave address that it matches.

(2) After receiving a matching slave address, the RIIC sets one of the corresponding bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 1 on the rising edge of the ninth SCL (the clock signal) and outputs the value set in the ICMR3.ACKBT bit to the acknowledgment bit on the ninth SCL. If the value of the R/W# bit that was also received at this time is 0, the RIIC continues to place itself in slave receive mode and sets the ICSR2.RDRF flag to 1.

(3) After the ICSR2.STOP flag is confirmed to be 0 and the ICSR2.RDRF flag to be 1, dummy read the ICDRR register (the dummy value consists of the slave address and R/W# bit when the 7-bit address format is selected, or the lower 8 bits when the 10-bit address format is selected).

(4) When the ICDRR register is read, the RIIC automatically sets the ICSR2.RDRF flag to 0. If reading of the ICDRR register is delayed and a next byte is received while the RDRF flag is still set to 1, the RIIC holds the SCLn line low from one SCL cycle before the timing with which RDRF should be set. In this case, reading the ICDRR register releases the SCLn line from being held low.
When the ICSR2.STOP flag is 1 and the ICSR2.RDRF flag is also 1, read the ICDRR register until all the data is completely received.

(5) Upon detecting the stop condition, the RIIC automatically clears bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 0.

(6) After checking that the ICSR2.STOP flag is 1, set the ICSR2.STOP flag to 0 for the next transfer operation.




Figure 41.18 Example of Slave Reception Flowchart




Figure 41.19 Slave Receive Operation Timing (1) (7-Bit Address Format, when RDRFS bit is 0)




Figure 41.20 Slave Receive Operation Timing (2) (when RDRFS bit is 0)

41.4 SCL Synchronization Circuit

In generation of the SCL, the RIIC starts counting out the value for width at high level specified in the ICBRH register when it detects a rising edge on the SCLn line and drives the SCLn line low once counting of the width at high level is complete. When the RIIC detects the falling edge of the SCLn line, it starts counting out the width at low period specified in the ICBRL register, and then stops driving the SCLn line (releases the line) once counting of the width at low level is complete. The SCL is thus generated.

If multiple master devices are connected to the I2C-bus, a collision of SCL signals may arise due to contention with another master device. In such cases, the master devices have to synchronize their SCL signals. Since synchronization of the SCL signals must be handled bit by bit, the RIIC is equipped with a facility (the SCL synchronization circuit) for obtaining bit-by-bit synchronization of the SCL signals by monitoring the SCLn line while in master mode.

When the RIIC has detected a rising edge on the SCLn line and thus started counting out the width at high level specified in the ICBRH register, and the level on the SCLn line falls because an SCL signal is being generated by another master device, the RIIC stops counting when it detects the falling edge, drives the level on the SCLn line low, and starts counting out the width at low level specified in the ICBRL register. When the RIIC finishes counting out the width at low level, it stops driving the SCLn line low (i.e. releases the line). At this time, if the width at low level of the SCL signal from the other master device is longer than the width at low level set in the RIIC, the width at low level of the SCL signal will be extended. Once the width at low level for the other master device has ended, the SCL signal rises because the SCLn line has been released. When the RIIC finishes outputting the low period of the SCL, the SCLn line is released and the SCL rises. That is, in cases of contention of SCL signals from more than one master, the width at high level of the SCL signal is synchronized with that of the clock having the narrower width, and the width at low level of the SCL signal is synchronized with that of the clock having the broader width. However, such synchronization of the SCL signal is only enabled when the ICFER.SCLE bit is set to 1.




Figure 41.21 Generation and Synchronization of the SCL Signal from the RIIC

41.5 SDA Output Delay Function

The RIIC module incorporates a function for delaying output on the SDA line. The delay can be applied to all output (generation of the start, restart, and stop conditions, data, and the ACK and NACK signals) on the SDA line.

The SDA output delay function is used to delay the SDA output timing relative to falling edges of SCL to ensure that the SDA signal changes while the SCL is low and can be used to prevent erroneous operation of communications devices. This function is also used to satisfy the 300 ns (min.) data hold time prescribed by the SMBus specification.

The output delay function is enabled by setting the ICMR2.SDDL[2:0] bits to any value other than 000b, and disabled by setting the same bits to 000b.

When the SDA output delay function is enabled (the SDDL[2:0] bits are not “000b”), the SDA output delay counter counts the number of cycles set in the SDDL[2:0] bits of the count source selected by the ICMR2.DLCS bit (the internal reference clock (IICφ) or internal reference clock divided by 2 (IICφ/2)). On completion of counting of cycles of delay, the RIIC changes the bit being output as the SDA signal (generation of the start, restart, or stop condition, a new bit, or an ACK or NACK signal).




Figure 41.22 SDA Output Delay Function

41.6 Digital Noise Filters

The states of the SCLn and SDAn pins are conveyed to the internal circuitry through digital noise filters. Figure 41.23 is a block diagram of the digital noise filter.

The on-chip digital noise filter of each RIIC consists of four flip-flop circuit stages connected in series and a match detection circuit.

The number of effective stages in the digital noise filter is selected by the ICMR3.NF[1:0] bits. The selected number of effective stages determines the noise-filtering capability as a period from one to four cycles of IICφ.

The input signal to the SCLn pin (or SDAn pin) is sampled on falling edges of the IICφ signal. When the input signal level matches the output level for the number of effective flip-flop circuit stages selected by the ICMR3.NF[1:0] bits, the signal level is conveyed to the subsequent stages. If the signal levels do not match, the previous value is retained.

If the ratio between the frequency of the internal operating clock (PCLK) and the transfer rate is relatively small (e.g. data transfer at 400 kbps with PCLK = 4 MHz), the characteristics of the digital noise filter may lead to the elimination of needed signals as noise.




Figure 41.23 Block Diagram of the Digital Noise Filter

41.7 Address Match Detection

The RIIC can set three unique slave addresses in addition to the general call address and host address, and also can set 7-bit or 10-bit slave addresses.

41.7.1 Slave-Address Match Detection

The RIIC can set three unique slave addresses, and has a slave address detection function for each unique slave address. When the ICSER.SARyE bit (y = 0 to 2) is set to 1, the slave addresses set in registers SARUy and SARLy (y = 0 to 2) can be detected.

When the RIIC detects a match with its set slave address, the corresponding ICSR1.AASy flag (y = 0 to 2) is set to 1 on the rising edge of the ninth SCL, and the ICSR2.RDRF flag or the ICSR2.TDRE flag is set to 1 according to the level of the R/W# bit. This causes a receive data full interrupt (RXI) or transmit data empty interrupt (TXI) to be generated. The AASy flag is used to identify which slave address has been specified.

Figure 41.24 to Figure 41.26 show the AASy flag set timing in three cases.




Figure 41.24 AASy Flag Set Timing with 7-Bit Address Format Selected




Figure 41.25 AASy Flag Set Timing with 10-Bit Address Format Selected




Figure 41.26 AASy Flag Set/Clear Timing with 7-Bit/10-Bit Address Formats Mixed

41.7.2 Detection of the General Call Address

The RIIC also has a facility for detecting the general call address (0000 000b + 0 (write)). This is enabled by setting the ICSER.GCAE bit to 1.

If the address following a start or restart condition is 0000 000b + 1 (read) (start byte), the RIIC recognizes this as the address of a slave device with an “all-zero” address but not as the general call address.

When the RIIC detects the general call address, both the ICSR1.GCA flag and the ICSR2.RDRF flag are set to 1 on the rising edge of the ninth SCL. This leads to the generation of a receive data full interrupt (RXI). The value of the GCA flag can be confirmed to recognize that the general call address has been transmitted.

Operation after detection of the general call address is the same as normal slave receive operation.




Figure 41.27 Timing of GCA Flag Setting during Reception of General Call Address

41.7.3 Device-ID Address Detection

The RIIC module has a function to detect device-ID addresses complying with the I2C-bus specification. When the RIIC receives 1111 100b as the first seven bits of the first byte following a start condition or a restart condition while the ICSER.DIDE bit set to 1, the RIIC recognizes the address as a device-ID address, sets the ICSR1.DID flag to 1 on the rising edge of the ninth SCL when the following R/W# bit is 0, and then compares the second and following bytes with its own slave address. If the received address matches the value in the slave address register, the RIIC sets the corresponding ICSR1.AASy flag (y = 0 to 2) to 1.

After that, when the first byte received after a start or restart condition is generated matches the device ID address (1111 100b) again and the following R/W# bit is 1, the RIIC does not compare the second and subsequent bytes and sets the ICSR2.TDRE flag to 1.

In the device-ID address detection function, the RIIC sets the DID flag to 0 if a match with the RIIC's own slave address is not obtained or a match with the device ID address is not obtained after a match with the RIIC's own slave address and the detection of a restart condition. If the first byte after detection of a start or restart condition matches the device ID address (1111 100b) and the R/W# bit is 0, the RIIC sets the DID flag to 1 and compares the second and subsequent bytes with the RIIC's slave address. If the R/W# bit is 1, the DID flag holds the previous value and the RIIC does not compare the second and subsequent bytes. Therefore, the reception of a device-ID address can be checked by reading the DID flag after confirming that TDRE flag is 1.

Furthermore, prepare the device-ID fields (3 bytes: 12 bits indicating the manufacturer + 9 bits identifying the part + 3 bits indicating the revision) that must be sent to the host after reception of a continuous device-ID field as normal data for transmission. For details of the information that must be included in device-ID fields, contact NXP Semiconductors.




Figure 41.28 Set/Clear Timing of the AASy and DID Flags during Reception of Device-ID Address

41.7.4 Host Address Detection

The RIIC has a function to detect the host address while the SMBus is operating. When the ICSER.HOAE bit is set to 1 while the ICMR3.SMBS bit is 1, the RIIC can detect the host address (0001 000b) in slave receive mode (bits MST and TRS in the ICCR2 register are 00b).

When the RIIC detects the host address, the ICSR1.HOA flag is set to 1 at the rising edge of the ninth SCL, and at the same time, the ICSR2.RDRF flag is set to 1 when the R/W# bit is 0 (Wr bit). This causes a receive data full interrupt (RXI) to be generated. The HOA flag is used to recognize that the host address was sent from the smart battery or other devices.

If the bit following the host address (0001 000b) is an Rd bit (R/W# bit is 1), the RIIC can also detect the host address. After the host address is detected, the RIIC operates in the same manner as normal slave operation.




Figure 41.29 HOA Flag Set Timing during Reception of Host Address

41.8 Automatic Low-Hold Function for SCL

41.8.1 Function to Prevent Wrong Transmission of Transmit Data

If the shift register (ICDRS) is empty when data have not been written to the I2C-bus transmit data register (ICDRT) with the RIIC in transmission mode (ICCR2.TRS bit is 1), the SCLn line is automatically held low over the intervals shown below. This low period is extended until data for transmission have been written, which prevents the unintended transmission of erroneous data.

Master transmit mode

- Low period after a start condition or restart condition is generated
- Low period between the ninth clock pulse of one transfer and the first clock pulse of the next

Slave transmit mode

- Low period between the ninth clock pulse of one transfer and the first clock pulse of the next




Figure 41.30 Automatic Low-Hold Operation in Transmit Mode

41.8.2 NACK Reception Transfer Suspension Function

The RIIC has a function to suspend transfer operation when NACK is received in transmit mode (ICCR2.TRS bit is 1). This function is enabled when the ICFER.NACKE bit is set to 1 (transfer suspension enabled). If the next transmit data has already been written (ICSR2.TDRE flag is 0) when NACK is received, next data transmission at the falling edge of the ninth SCL is automatically suspended. This prevents the SDAn line output level from being held low when the MSB of the next transmit data is 0.

If the data transmission is suspended (ICSR2.NACKF flag is 1) by this function, the following data transmission and data reception are not started. To resume data transfer, set the NACKF flag to 0. In master transmit mode, restart data transfer by setting the NACKF flag to 0 after generating a restart condition, or restart data transfer from a start condition after generating a stop condition then setting the NACKF flag to 0.




Figure 41.31 Suspension of Data Transmission When NACK is Received (NACKE = 1)

41.8.3 Function to Prevent Failure to Receive Data

If response processing is delayed when receive data (ICDRR) read is delayed for a period of one transfer byte or more with receive data full (ICSR2.RDRF flag is 1) in receive mode (ICCR2.TRS bit is 0), the RIIC holds the SCLn line low automatically immediately before the next data is received to prevent failure to receive data.
This function to prevent failure to receive data using the automatic low-hold function is also enabled even if the read processing of the final receive data is delayed and, in the meantime, the RIIC's own slave address is designated after a stop condition is generated. This function does not disturb other communication because the RIIC does not hold the SCLn line low when a mismatch with its own slave address occurs after a stop condition is generated.
Sections in which the SCLn line is held low can be selected with a combination of the WAIT and RDRFS bits in the ICMR3 register.

(1) 1-Byte Receive Operation and Automatic Low-Hold Function Using the WAIT Bit

When the ICMR3.WAIT bit is set to 1, the RIIC performs 1-byte receive operation using the WAIT bit function. Furthermore, when the ICMR3.RDRFS bit is 0, the RIIC automatically sends the ICMR3.ACKBT bit value for the acknowledgment bit in the period from the falling edge of the eighth SCL to the falling edge of the ninth SCL, and automatically holds the SCLn line low at the falling edge of the ninth SCL using the WAIT bit function. This low-hold is released by reading data from the ICDRR register, which enables bytewise receive operation.
The WAIT bit function is enabled for receive bytes after a match with the RIIC's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.

(2) 1-Byte Receive Operation (ACK/NACK Transmission Control) and Automatic Low-Hold Function Using the RDRFS Bit

When the ICMR3.RDRFS bit is set to 1, the RIIC performs 1-byte receive operation using the RDRFS bit function. When the RDRFS bit is set to 1, the ICSR2.RDRF flag (receive data full) is set to 1 at the rising edge of the eighth SCL, and the SCLn line is automatically held low at the falling edge of the eighth SCL. This low-hold is released by writing a value to the ICMR3.ACKBT bit, but cannot be released by reading data from the ICDRR register, which enables receive operation by the ACK/NACK transmission control according to the data received in byte units.
The RDRFS bit function is enabled for receive bytes after a match with the RIIC's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.




Figure 41.32 Automatic Low-Hold Operation in Receive Mode (Using RDRFS and WAIT Bits)

41.9 Arbitration-Lost Detection Functions

In addition to the normal arbitration-lost detection function defined by the I2C-bus specification, the RIIC has functions to prevent double-generation of a start condition, to detect arbitration-lost during transmission of NACK, and to detect arbitration-lost in slave transmit mode.

41.9.1 Master Arbitration-Lost Detection (MALE Bit)

The RIIC drives the SDAn line low to generate a start condition. However, if the SDAn line has already been driven low by another master device generating a start condition, the RIIC causes arbitration to be lost, so priority is given to transfer by the other master device. Similarly, if the ICCR2.ST bit is set to 1 while the ICCR2.BBSY flag is 1 (bus busy state), arbitration is lost, so priority is given to transfer by the other master device. No start condition is generated in this case.
When a start condition is generated successfully, if the data for transmission including the address bits (i.e. the internal SDA output level) and the level on the SDAn line do not match (the high output as the internal SDA output; i.e. the SDAn pin is in the high-impedance state) and the low is detected on the SDAn line, the RIIC loses in arbitration.
After a loss in arbitration of mastership, the RIIC immediately enters slave receive mode. If a slave address (including the general call address) matches its own address at this time, the RIIC continues in slave operation.
A loss in arbitration of mastership is detected when the following conditions are met while the ICFER.MALE bit is 1 (master arbitration-lost detection enabled).

Conditions for master arbitration-lost

- Non-matching of the internal level for output on SDA and the level on the SDAn line after a start condition was generated by setting the ICCR2.ST bit to 1 while the ICCR2.BBSY flag was set to 0 (erroneous generation of a start condition)
- Setting of the ICCR2.ST bit to 1 while the BBSY flag is set to 1 (start condition double-generation error)
- When the transmit data excluding acknowledgment bit (internal SDA output level) does not match the level on the SDAn line in master transmit mode (bits MST and TRS in the ICCR2 register = 11b)




Figure 41.33 Examples of Master Arbitration-Lost Detection (MALE = 1)




Figure 41.34 Arbitration-Lost When a Start Condition is Generated (MALE = 1)

41.9.2 Function to Detect Loss of Arbitration during NACK Transmission (NALE Bit)

The RIIC has a function to cause arbitration to be lost if the internal SDA output level does not match the level on the SDAn line (the high output as the internal SDA output; i.e. the SDAn pin is in the high-impedance state) and the low is detected on the SDAn line during transmission of NACK in receive mode. Arbitration is lost due to a conflict of NACK transmission and ACK transmission when two or more master devices receive data from the same slave device simultaneously in a multi-master system. Such conflict occurs when multiple master devices send/receive the same information through a single slave device. Figure 41.35 shows an example of arbitration-lost detection during transmission of NACK.




Figure 41.35 Example of Arbitration-Lost Detection during Transmission of NACK (NALE = 1)

The following explains arbitration-lost detection using an example where two master devices (master A and master B) and a single slave device are connected through the bus. In this example, master A receives 2 bytes of data from the slave device, and master B receives 4 bytes of data from the slave device.

If master A and master B access the slave device simultaneously, because the slave address is identical, arbitration is not lost in both master A and master B during access to the slave device. Therefore, both master A and master B recognize that they have obtained the bus mastership and operate as such. Here, master A sends NACK when it has received 2 final bytes of data from the slave device. Meanwhile, master B sends ACK because it has not received necessary 4 bytes of data. At this time, the NACK transmission from master A and the ACK transmission from master B conflict. In general, if a conflict like this occurs, master A cannot detect ACK transmitted by master B and generates a stop condition. Therefore, the generation of the stop condition conflicts with the SCL output of master B, which disturbs communication.

When the RIIC receives ACK during transmission of NACK, it detects a defeat in conflict with other master devices and causes arbitration to be lost.

If arbitration is lost during transmission of NACK, the RIIC immediately cancels the slave match condition and enters slave receive mode. This prevents a stop condition from being generated, preventing a communication failure on the bus. Similarly, in the ARP command processing of SMBus, the function to detect loss of arbitration during transmission of NACK is also available for eliminating the extra processing (such as FFh transmission processing) necessary if the UDID (Unique Device Identifier) of assign address does not match in the Get UDID (general) processing after the Assign address command.

The RIIC detects arbitration-lost during transmission of NACK when the following condition is met with the ICFER.NALE bit set to 1 (arbitration-lost detection during NACK transmission enabled).

Condition for arbitration-lost during NACK transmission

- When the internal SDA output level does not match the SDAn line (ACK is received) during transmission of NACK (ICMR3.ACKBT bit = 1)

41.9.3 Slave Arbitration-Lost Detection (SALE Bit)

The RIIC has a function to cause arbitration to be lost if the data for transmission (i.e. the internal SDA output level) and the level on the SDAn line do not match (the high output as the internal SDA output; i.e. the SDAn pin is in the high-impedance state and the low is detected on the SDAn line in slave transmit mode). This arbitration-lost detection function is mainly used when transmitting a UDID (Unique Device Identifier) over an SMBus.
When it loses slave arbitration, the RIIC is immediately released from the slave-matched state and enters slave receive mode. This function can detect conflicts of data during transmission of UDIDs over an SMBus and eliminate subsequent redundant processing (processing for the transmission of FFh).
The RIIC detects slave arbitration-lost when the following condition is met with the ICFER.SALE bit set to 1 (slave arbitration-lost detection enabled).

Condition for slave arbitration-lost

- When transmit data excluding acknowledgment bit (internal SDA output level) does not match the SDAn line in slave transmit mode (bits MST and TRS in the ICCR2 register are 01b)




Figure 41.36 Example of Slave Arbitration-Lost Detection (SALE = 1)

41.10 Start Condition/Restart Condition/Stop Condition Generating Function

41.10.1 Generating a Start Condition

The RIIC generates a start condition when the ICCR2.ST bit is set to 1.
When the ST bit is set to 1, a start condition generation request is made and the RIIC generates a start condition when the ICCR2.BBSY flag is 0 (bus free state). When a start condition is generated normally, the RIIC automatically shifts to the master transmit mode.
A start condition is generated in the following sequence.

Start condition generation

(1) Drive the SDAn line low (high to low).
(2) Secure the time set in the ICBRH register and the start condition hold time.
(3) Drive the SCLn line low (high to low).
(4) Detect the low level on the SCLn line and secure the low period of the signal on the SCLn line set in the ICBRL register.

41.10.2 Generating a Restart Condition

The RIIC generates a restart condition when the ICCR2.RS bit is set to 1.
When the RS bit is set to 1, a restart condition generation request is made and the RIIC generates a restart condition when the ICCR2.BBSY flag is 1 (bus busy state) and the ICCR2.MST bit is 1 (master mode).
A restart condition is generated in the following sequence.

Restart condition generation

(1) Release the SDAn line.
(2) Secure the low period of the signal on the SCLn line set in the ICBRL register.
(3) Release the SCLn line (low to high).
(4) Detect the high level on the SCLn line and secure the time set in the ICBRL register and the restart condition setup time.
(5) Drive the SDAn line low (high to low).
(6) Secure the time set in the ICBRH register and the restart condition hold time.
(7) Drive the SCLn line low (high to low).
(8) Detect the low level on the SCLn line and secure the low period of the signal on the SCLn line set in the ICBRL register.




Figure 41.37 Start Condition/Restart Condition Generation Timing (ST and RS Bits)

41.10.3 Generating a Stop Condition

The RIIC generates a stop condition when the ICCR2.SP bit is set to 1.
When the SP bit is set to 1, a stop condition generation request is made and the RIIC generates a stop condition when the ICCR2.BBSY flag is 1 (bus busy state) and the ICCR2.MST bit is 1 (master mode).
A stop condition is generated in the following sequence.

Stop condition generation

(1) Drive the SDAn line low (high to low).
(2) Secure the low period of the signal on the SCLn line set in the ICBRL register.
(3) Release the SCLn line (low to high).
(4) Detect the high level on the SCLn line and secure the time set in the ICBRH register and the stop condition setup time.
(5) Release the SDAn line (low to high).
(6) Secure the time set in the ICBRL register and the bus free time.
(7) Set the BBSY flag to 0 (to release the bus mastership).




Figure 41.38 Stop Condition Generation Timing (SP Bit)

41.11 Bus Hanging

If the clock signals from the master and slave devices go out of synchronization due to noise or other factors, the I2C-bus might hang with a fixed level on the SCLn line and/or SDAn line.
As measures against the bus hanging, the RIIC has a timeout function to detect hanging by monitoring the SCLn line, a function for the output of an additional SCL to release the bus from a hung state due to clock signals being out of synchronization, the RIIC reset function, and internal reset function.
By checking bits SCLO, SDAO, SCLI, and SDAI in the ICCR1 register, it is possible to see whether the RIIC or its partner in communications is placing the low level on the SCLn or SDAn lines.

41.11.1 Timeout Function

The RIIC includes a timeout function for detecting when the SCLn line has been stuck longer than the predetermined time. The RIIC can detect an abnormal bus state by monitoring that the SCLn line is stuck low or high for a predetermined time.
The timeout function monitors the SCLn line state and counts the low period or high period using the internal counter. The timeout function resets the internal counter each time the SCLn line changes (rising or falling), but continues to count unless the SCLn line changes. If the internal counter overflows due to no SCLn line change, the RIIC can detect the timeout and report the bus hung state.
This timeout function is enabled when the ICFER.TMOE bit is 1. It detects a hung state that the SCLn line is stuck low or high during the following conditions:

- The bus is busy (ICCR2.BBSY flag is 1) in master mode (ICCR2.MST bit is 1).
- The RIIC's own slave address is detected (ICSR1 register is not 00h) and the bus is busy (ICCR2.BBSY flag is 1) in slave mode (ICCR2.MST bit is 0).
- The bus is free (ICCR2.BBSY flag is 0) while generation of a start condition is requested (ICCR2.ST bit is 1).

The internal counter of the timeout function works using the internal reference clock (IICφ) set by the ICMR1.CKS[2:0] bits as a count source. It functions as a 16-bit counter when long mode is selected (ICMR2.TMOS bit is 0) or a 14-bit counter when short mode is selected (TMOS bit is 1).
The SCLn line level (low/high or both levels) during which this counter is activated can be selected by the setting of bits TMOH and TMOL in the ICMR2 register. If both bits TMOL and TMOH are set to 0, the internal counter does not work.




Figure 41.39 Timeout Function

41.11.2 Additional SCL Output Function

In master mode, the RIIC module has a facility for the output of additional SCL to release the SDAn line from being held low by the slave device due to the master being out of synchronization with the slave device.
This function is mainly used in master mode to release the SDAn line from the state of being stuck low by including additional SCL output from the RIIC with single cycles of the SCL as the unit if the RIIC cannot generate a stop condition because the slave device is holding the SDAn line low. Do not use this function in normal situations. Using it when communications are proceeding correctly will lead to malfunctions.
When the ICCR1.CLO bit is set to 1, an additional clock pulse at the frequency set by the ICMR1.CKS[2:0] bits and the ICBRH and ICBRL registers is output from the SCLn pin. After output of this clock pulse, the CLO bit automatically becomes 0. The SCLn pin is held low when the ICCR2.BBSY flag is 1 and held high when the BBSY flag is 0.
Consecutive additional clock pulses can be output by writing 1 to the CLO bit after confirming the CLO bit to be 0.
When the RIIC module is in master mode and the slave device is holding the SDAn line low because synchronization with the slave device has been lost due to the effects of noise, etc., the output of a stop condition is not possible. The additional SCL output function can be used to output additional clock pulses one by one to make the slave device release the SDAn line from being held low, thus recovering the bus from an unusable state. Release of the SDAn line by the slave device can be monitored by reading the ICCR1.SDAI bit. After confirming release of the SDAn line by the slave device, complete communications by regenerating a stop condition.
Use this function with the ICFER.MALE bit set to 0 (master arbitration-lost detection disabled).

Conditions for using the ICCR1.CLO bit

- When the bus is free (ICCR2.BBSY flag is 0) or in master mode (ICCR2.MST bit is 1 and ICCR2.BBSY flag is 1)
- When the communication device does not hold the SCLn line low

Figure 41.40 shows the operation timing of the additional SCL output function (CLO bit).




Figure 41.40 Additional SCL Output Function (CLO Bit)

41.11.3 RIIC Reset and Internal Reset

The RIIC module incorporates a function for resetting itself. There are two types of reset. One is referred to as an RIIC reset; this initializes all registers including the ICCR2.BBSY flag. The other is referred to as an internal reset; this releases the RIIC from the slave-address matched state and initializes the internal counter while retaining other settings. After applying a reset, be sure to set the ICCR1.IICRST bit to 0.

Both types of reset are effective for release from bus-hung states because both restore the output state of the SCLn and SDAn pins to the high-impedance state.

Applying a reset during slave operation may lead to a loss of synchronization between the master device clock and the slave device clock, so avoided this where possible. Note that monitoring of the bus state, such as for the presence of a start condition, is not possible during an RIIC reset (bits ICE and IICRST in the ICCR1 register are 01b).

For a detailed description of the RIIC and internal resets, refer to section 41.14, Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected.

41.12 SMBus Operation

The RIIC is available for data communication conforming to the SMBus (Version 2.0). To perform SMBus communication, set the ICMR3.SMBS bit to 1. To use the transfer rate within a range of 10 kbps to 100 kbps of the SMBus specification, set the ICMR1.CKS[2:0] bits, the ICBRH register, and the ICBRL register. In addition, determine the values of the ICMR2.DLCS bit and the ICMR2.SDDL[2:0] bits to meet the data hold time (300 ns (min.)). If the RIIC is used only as a slave device, the transfer rate setting is not necessary, whereas the ICBRL register needs to be set to a value longer than the data setup time (250 ns).
For the SMBus device default address (1100 001b), use one of the slave address registers L0 to L2 (registers SARL0, SARL1, and SARL2), and set the corresponding SARUy.FS bit (7-bit/10-bit address format select) (y = 0 to 2) to 0 (7-bit address format).
When transmitting the UDID (Unique Device Identifier), set the ICFER.SALE bit to 1 to enable the slave arbitration-lost detection function.

41.12.1 SMBus Timeout Measurement

(1) Measuring timeout of slave device

The following period (timeout interval: $T_{LOW:SEXT}$) must be measured for slave devices in SMBus communication.

- From start condition to stop condition

To measure timeout for slave devices, measure the period from start condition detection to stop condition detection with the MTU or TMR timer using a start condition detection interrupt (STI) and stop condition detection interrupt (SPI) of the RIIC. The measured timeout period must be within the cumulative clock low extend time (slave device) ($T_{LOW:SEXT}$: 25 ms (max.)) of the SMBus specification.
If the time measured with the MTU or TMR exceeds the detect clock low timeout ($T_{TIMEOUT}$: 25 ms (min.)) of the SMBus specification, the slave device must release the bus by writing 1 to the ICCR1.IICRST bit to apply an internal reset of the RIIC. When an internal reset is applied to the RIIC, it stops driving the SCLn and SDAn pins of the bus and makes the SCLn/SDAn pin outputs high-impedance, thus releasing the bus.

(2) Measuring timeout of master device

The following periods (timeout interval: $T_{LOW:MEXT}$) must be measured for master devices in SMBus communication.

- From start condition to acknowledgment bit
- Between acknowledgment bits
- From acknowledgment bit to stop condition

To measure timeout for master devices, measure these periods with the MTU or TMR timer using a start condition detection interrupt (STI), stop condition detection interrupt (SPI), and transmit end interrupt (TEI) or receive data full interrupt (RXI) of the RIIC. The measured timeout period must be within the cumulative clock low extend time (master device) ($T_{LOW:MEXT}$: 10 ms (max.)) of the SMBus specification, and the total of all $T_{LOW:MEXT}$ from start condition to stop condition must be within $T_{LOW:SEXT}$: 25 ms (max.).
For the ACK receive timing (rising edge of the ninth SCL), monitor the ICSR2.TEND flag in master transmit mode (master transmitter) and the ICSR2.RDRF flag in master receive mode (master receiver). For this reason, perform bytewise transmit operation in master transmit mode, and hold the ICMR3.RDRFS bit 0 until the byte just before reception of the final byte in master receive mode. While the RDRFS bit is 0, the RDRF flag is set to 1 at the rising edge of the ninth SCL.
If the period measured with the MTU or TMR exceeds the cumulative clock low extend time (master device) ($T_{LOW:MEXT}$: 10 ms (max.)) of the SMBus specification or the total of measured periods exceeds the detect clock low timeout ($T_{TIMEOUT}$: 25 ms (min.)) of the SMBus specification, the master device must stop the transaction by generating a stop condition. In master transmit mode, immediately stop the transmit operation (writing data to the ICDRT register).




Figure 41.41 SMBus Timeout Measurement

41.12.2 Packet Error Code (PEC)

This MCU incorporates a CRC calculator. The CRC calculator enables transmission of a packet error code (PEC) or checking the received data of the SMBus in data communication of the RIIC. For the CRC generating polynomials of the CRC calculator, refer to section 45, CRC Calculator (CRCA).

The PEC data in master transmit mode can be generated by writing all transmit data to the CRC data input register (CRCDIR) in the CRC calculator.

The PEC data in master receive mode can be checked by writing all receive data to CRCDIR in the CRC calculator and comparing the obtained value in the CRC data output register (CRCDOR) with the received PEC data.

To send ACK or NACK according to the match or mismatch result when the final byte is received as a result of the PEC code check, set the ICMR3.RDRFS bit to 1 before the rising edge of the eighth SCL during reception of the final byte, and hold the SCLn line low at the falling edge of the eighth clock pulse.

41.12.3 SMBus Host Notification Protocol (Notify ARP Master Command)

In communications over an SMBus, a slave device can temporarily act as a master device to notify the SMBus host (or ARP master) of its own slave address or to request its own slave address from the SMBus host.

For a product of this MCU to operate as an SMBus host (or ARP master), the host address (0001 000b) sent from the slave device must be detected as a slave address, so the RIIC has a function for detecting the host address. To detect the host address as a slave address, set the ICMR3.SMBS bit and the ICSER.HOAE bit to 1. Operation after the host address has been detected is the same as normal slave operation.

41.13 Interrupt Sources

The RIIC generates four types of interrupt request: transfer error or event generation (arbitration-lost, NACK detection, timeout detection, start condition detection, and stop condition detection), receive data full, transmit data empty, and transmit end.

Table 41.6 lists details of the several interrupt requests. The receive data full and transmit data empty are both capable of activating data transfer by the DTC or DMAC.

Table 41.6 Interrupt Sources

Symbol	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation	Interrupt Condition
EEI	Transfer error/ event generation	AL	Not possible	Not possible	AL = 1 and ALIE = 1
		NACKF			NACKF = 1 and NAKIE = 1
		TMOF			TMOF = 1 and TMOIE = 1
		START			START = 1 and STIE = 1
		STOP			STOP = 1 and SPIE = 1
RXI*2	Receive data full	RDRF	Possible	Possible	RDRF = 1 and RIE = 1
TXI*1	Transmit data empty	TDRE	Possible	Possible	TDRE = 1 and TIE = 1
TEI*3	Transmit end	TEND	Not possible	Not possible	TEND = 1 and TEIE = 1

Note: There is a delay time between the execution of a write instruction for a peripheral module by the CPU and actual writing to the module. Thus, when an interrupt flag has been cleared or an interrupt request has been masked, read the relevant flag again to check whether clearing or masking has been completed, and then return from interrupt handling. Returning from interrupt handling without checking that writing to the module has been completed creates a possibility of repeated processing of the same interrupt.

Note 1. Because TXI is an edge-detected interrupted, it does not require clearing. Furthermore, the ICSR2.TDRE flag (a condition for TXI) is automatically set to 0 when data for transmission are written to the ICDRT register or a stop condition is detected (ICSR2.STOP flag is 1).

Note 2. Because RXI is an edge-detected interrupted, it does not require clearing. Furthermore, the ICSR2.RDRF flag (a condition for RXI) is automatically set to 0 when data are read from the ICDRR register.

Note 3. When using the TEI interrupt, clear the ICSR2.TEND flag in the TEI interrupt handling.
Note that the ICSR2.TEND flag is automatically set to 0 when data for transmission are written to the ICDRT register or a stop condition is detected (ICSR2.STOP flag is 1).

Clear the each flag or mask the interrupt request during interrupt handling.

41.13.1 Buffer Operation for TXI and RXI Interrupts

If the conditions for generating a TXI and RXI interrupt are satisfied while the corresponding IR flag is 1, the interrupt request is not output for the ICU but retained internally (the capacity for internal retention is one request per source). An interrupt request that was being retained internally is output to the ICU when the value of the ICU.IRn.IR flag becomes 0. Internally retained interrupt requests are automatically cleared under normal conditions of usage. Internally retained interrupt requests can also be cleared by writing 0 to the corresponding interrupt enable bit in the ICIER register.

41.14 Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected

The RIIC can be reset by MCU reset, RIIC reset, and internal reset functions. Table 41.7 lists the reset states of registers and functions when a reset is applied or a condition is detected.

Table 41.7 Reset States of Registers and Functions When a Reset is Applied or a Condition is Detected

		MCU Reset	RIIC Reset (ICE = 0, IICRST = 1)	Internal Reset (ICE = 1, IICRST = 1)	Start Condition/ Restart Condition Detection	Stop Condition Detection
ICCR1	SDAO, SCLO	To be reset	To be reset	To be reset	Retained	Retained
	IICRST, ICE		Retained	Retained		
	Others		To be reset			
ICCR2	ST, RS	To be reset	To be reset	To be reset	To be reset	Retained
	SP					To be reset
	TRS				See note 1	
	MST				See note 1	
	BBSY			Retained	Becomes 1	
ICMR1	BC[2:0]	To be reset	To be reset	To be reset	To be reset	Retained
	Others			Retained	Retained	
ICMR2		To be reset	To be reset	Retained	Retained	Retained
ICMR3	ACKBT	To be reset	To be reset	Retained	Retained	To be reset
	Others					Retained
ICFER		To be reset	To be reset	Retained	Retained	Retained
ICSER		To be reset	To be reset	Retained	Retained	Retained
ICIER		To be reset	To be reset	Retained	Retained	Retained
ICSR1		To be reset	To be reset	To be reset	Retained	To be reset
ICSR2	START	To be reset	To be reset	To be reset	Becomes 1	To be reset
	STOP				Retained	Becomes 1
	TEND					To be reset
	TDRE				See note 1	
	Others				Retained	Retained
SARL0, SARL1, SARL2, SARU0, SARU1, SARU2		To be reset	To be reset	Retained	Retained	Retained
ICBRH, ICBRL		To be reset	To be reset	Retained	Retained	Retained
ICDRT		To be reset	To be reset	Retained	Retained	Retained
ICDRR		To be reset	To be reset	Retained	Retained	Retained
ICDRS		To be reset	To be reset	To be reset	Retained	Retained
Timeout function		To be reset	To be reset	To be reset	Operation	Operation
Bus free time measurement		To be reset	To be reset	Operation	Operation	Operation

Note 1. This bit is not reset. This bit becomes 0 or 1 in accordance with the conditions.

41.15 Event Link Function (Output)

The RIIC0 handles event output for the event link controller (ELC) corresponding to the following sources.

- Communication error/ communication event
- Receive data full
- Transmit data empty
- Transmit end

41.15.1 Interrupt Handling and Event Linking

The RIIC module produces four kinds of interrupt: transfer error (arbitration-lost detection, detection of NACK, detection of timeout, or detection of a stop condition) event, receive data full, transmit data empty, and transmit end interrupts detection of a start condition. Each of these has an enable bit to control enabling and disabling of the interrupt signal. An interrupt request signal is output for the CPU when an interrupt source condition is satisfied while the setting of the corresponding enable bit is enabled.
The corresponding event signals are sent to other modules via the ELC when the interrupt source conditions are satisfied, regardless of the settings of the interrupt enable bits.
For details on interrupt sources, see Table 41.6.

41.16 Usage Notes

41.16.1 Setting Module Stop Function

Module stop state can be entered or released using module stop control register B (MSTPCRB) or module stop control register C (MSTPCRC). The initial setting is for operation of the RIIC to be stopped. RIIC register access is enabled by releasing the module stop state.
For details on module stop control registers B and C, refer to section 11, Low Power Consumption.

41.16.2 Notes on Starting Transfer

If the IR flag corresponding to the RIIC interrupt is 1 when transfer is started (ICCR1.ICE bit is 1), follow the procedure below to clear interrupts before enabling operations. Starting transfer with the IR flag set to 1 while the ICCR1.ICE bit is 1 leads to an interrupt request being internally retained after transfer starts, and this can lead to unanticipated behavior of the IR flag.

1. Confirm that the ICCR1.ICE bit is 0.
2. Set the relevant interrupt enable bits (ICIER.TIE, etc.) on the peripheral function side to 0.
3. Read the relevant interrupt enable bits (ICIER.TIE, etc.) on the peripheral function side and confirm that its value is 0.
4. Set the IR flag to 0.

42. CAN Module (CAN)

42.1 Overview

This MCU implements three channels of the CAN (Controller Area Network) module that complies with the ISO 11898-1 Standards. The CAN module transmits and receives both formats of messages, namely the standard identifier (11 bits) (identifier is hereafter referred to as ID) and extended ID (29 bits).
Table 42.1 lists the specifications of the CAN module, and Figure 42.1 shows a block diagram of the CAN module (i = 0 to 2).
Connect the CAN bus transceiver externally.

Table 42.1 Specifications of CAN Module

Item	Description
Protocol	• ISO 11898-1 compliant (standard and extended frames)
Bit rate	• Programmable bit rate up to 1 Mbps (fCAN ≥ 8 MHz) fCAN: CAN clock source
Message box	• 32 mailboxes: Two selectable mailbox modes Normal mailbox mode: 32 mailboxes can be configured for either transmission or reception. FIFO mailbox mode: 24 mailboxes can be configured for either transmission or reception. Of the other mailboxes, four FIFO stages can be configured for transmission and four FIFO stages for reception.
Reception	• Data frame and remote frame can be received. • Selectable receiving ID format (only standard ID, only extended ID, or both IDs) • Programmable one-shot reception function • Selectable from overwrite mode (message overwritten) and overrun mode (message discarded) • The reception complete interrupt can be individually enabled or disabled for each mailbox.
Acceptance filter	• Eight acceptance masks (one mask for every four mailboxes) • The mask can be individually enabled or disabled for each mailbox.
Transmission	• Data frame and remote frame can be transmitted. • Selectable transmitting ID format (only standard ID, only extended ID, or both IDs) • Programmable one-shot transmission function • Selectable from ID priority mode and mailbox number priority mode • Transmission request can be aborted (the completion of abort can be confirmed with a flag) • The transmission complete interrupt can be individually enabled or disabled for each mailbox.
Mode transition for bus-off recovery	• Mode transition for the recovery from the bus-off state can be selected: ISO 11898-1 Standards compliant Automatic entry to CAN halt mode at bus-off entry Automatic entry to CAN halt mode at bus-off end Entry to CAN halt mode by a program Transition into error-active state by a program
Error status monitoring	• CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored. • Transition to error states can be detected (error-warning, error-passive, bus-off entry, and bus-off recovery). • The error counters can be read.
Time stamp function	• Time stamp function using a 16-bit counter • The reference clock can be selected from 1-, 2-, 4- and 8-bit time periods.
Interrupt function	• Five types of interrupt sources (reception complete, transmission complete, receive FIFO, transmit FIFO, and error interrupts)
CAN sleep mode	• Current consumption can be reduced by stopping the CAN clock.
Software support unit	• Three software support units: Acceptance filter support Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search) Channel search support
CAN clock source	Peripheral module clock (PCLKB) or CANMCLK
Test mode	• Three test modes available for user evaluation Listen-only mode Self-test mode 0 (external loopback) Self-test mode 1 (internal loopback)
Power consumption reducing function	Module-stop state can be set.




Figure 42.1 Block Diagram of CAN Module (i = 0 to 2)

- CRXi and CTXi (i = 0 to 2)
  CAN input and output pins
- Protocol controller
  Handles CAN protocol processing such as bus arbitration, bit timing at transmission and reception, stuffing, and error handling, etc.
- Message box
  Consists of 32 mailboxes which can be configured as either transmit or receive mailboxes. Each mailbox has an individual ID, data length code, a data field (8 bytes), and a time stamp.
- Acceptance filter
  Performs filtering of received messages. MKR0 to MKR7 are used for the filtering process.
- Timer
  Used for the time stamp function. The timer value when a message is stored into the mailbox is written as the time stamp value.
- Interrupt generator:
  Generates the following five types of interrupts:
  CANi reception complete interrupt
  CANi transmission complete interrupt
  CANi receive FIFO interrupt
  CANi transmit FIFO interrupt
  CANi error interrupt

Table 42.2 lists the CAN module pins.
The CAN functions should be selected for the pins multiplexed with other signals. For details, see section 22, I/O Ports.

Table 42.2 Pin Configuration

Pin Name	I/O	Function
CRX0	Input	Pin for receiving data
CTX0	Output	Pin for transmitting data
CRX1	Input	Pin for receiving data
CTX1	Output	Pin for transmitting data
CRX2	Input	Pin for receiving data
CTX2	Output	Pin for transmitting data

42.2 Register Descriptions

42.2.1 Control Register (CTLR)

Address(es): CAN0.CTLR 0009 0840h, CAN1.CTLR 0009 1840h, CAN2.CTLR 0009 2840h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	RBOC	BOM[1:0]		SLPM	CANM[1:0]		TSPS[1:0]		TSRC	TPM	MLM	IDFM[1:0]		MBM
Value after reset:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MBM	CAN Mailbox Mode Select *1	0: Normal mailbox mode 1: FIFO mailbox mode	R/W
b2, b1	IDFM[1:0]	ID Format Mode Select*1	b2 b1 0 0: Standard ID mode All mailboxes (including FIFO mailboxes) handle only standard Ids. 0 1: Extended ID mode All mailboxes (including FIFO mailboxes) handle only extended IDs. 1 0: Mixed ID mode All mailboxes (including FIFO mailboxes) handle both standard IDs and extended IDs. Standard IDs or extended IDs are specified by using the IDE bit in the corresponding mailbox in normal mailbox mode. In FIFO mailbox mode, the IDE bit in the corresponding mailbox is used for mailboxes [0] to [23], the IDE bits in FIDCR0 and FIDCR1 are used for the receive FIFO, and the IDE bit in mailbox [24] is used for the transmit FIFO. 1 1: Do not use this combination	R/W
b3	MLM	Message Lost Mode Select*2	0: Overwrite mode 1: Overrun mode	R/W
b4	TPM	Transmission Priority Mode Select*2	0: ID priority transmit mode 1: Mailbox number priority transmit mode	R/W
b5	TSRC	Time Stamp Counter Reset Command*4	0: Nothing occurred 1: Reset*3	R/W
b7, b6	TSPS[1:0]	Time Stamp Prescaler Select*1	b7 b6 0 0: Every bit time 0 1: Every 2-bit time 1 0: Every 4-bit time 1 1: Every 8-bit time	R/W
b9, b8	CANM[1:0]	CAN Operating Mode Select*5	b9 b8 0 0: CAN operation mode 0 1: CAN reset mode 1 0: CAN halt mode 1 1: CAN reset mode (forcible transition)	R/W
b10	SLPM	CAN Sleep Mode*5, *6	0: Other than CAN sleep mode 1: CAN sleep mode	R/W
b12, b11	BOM[1:0]	Bus-Off Recovery Mode *1	b12 b11 0 0: Normal mode (ISO 11898-1 compliant) 0 1: Entry to CAN halt mode automatically at bus-off entry 1 0: Entry to CAN halt mode automatically at bus-off end 1 1: Entry to CAN halt mode (during bus-off recovery period) by a program request	R/W
b13	RBOC	Forcible Return From Bus-Off*2	0: Nothing occurred 1: Forcible return from bus-off*3	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Write to the BOM[1:0], TSPS[1:0], TPM, MLM, IDFM[1:0], and MBM bits in CAN reset mode.
Note 2. Set the RBOC bit to 1 in the bus-off state.
Note 3. This bit is automatically set back to 0 after being set to 1. It should be read as 0.
Note 4. Set the TSRC bit to 1 in CAN operation mode.
Note 5. When the CANM[1:0] and SLPM bits are changed, check STR to ensure that the mode has been switched. Do not change the CANM[1:0] bits or SLPM bit until the mode has been switched.

Note 6. Write to the SLPM bit in CAN reset mode or CAN halt mode. When changing the SLPM bit, write 0 or 1 to only the SLPM bit.

MBM Bit (CAN Mailbox Mode Select)

When the MBM bit is 0 (normal mailbox mode), mailboxes [0] to [31] are configured as transmit or receive mailboxes.
When the MBM bit is 1 (FIFO mailbox mode), mailboxes [0] to [23] are configured as transmit or receive mailboxes. Mailboxes [24] to [27] are configured as a transmit FIFO and mailboxes [28] to [31] as a receive FIFO.
Transmit data is written into mailbox [24] (mailbox [24] is a window mailbox for the transmit FIFO). Receive data is read from mailbox [28] (mailbox [28] is a window mailbox for the receive FIFO).
Table 42.3 lists the mailbox configuration.

IDFM[1:0] Bits (ID Format Mode Select)

The IDFM[1:0] bits specify the ID format.

MLM Bit (Message Lost Mode Select)

The MLM bit specifies the operation when a new message is captured in the unread mailbox. Overwrite mode or overrun mode can be selected. All mailboxes (including the receive FIFO) are set to either overwrite mode or overrun mode.
When the MLM bit is 0, all mailboxes are set to overwrite mode and the new message is overwriting the old message.
When the MLM bit is 1, all mailboxes are set to overrun mode and the new message is discarded.

TPM Bit (Transmission Priority Mode Select)

The TPM bit specifies the priority of modes when transmitting messages.
ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox number priority transmission.
When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Standards. In ID priority transmit mode, mailboxes [0] to [31] (in normal mailbox mode), and mailboxes [0] to [23] (in FIFO mailbox mode), and the transmit FIFO are compared for the IDs of mailboxes configured for transmission. If two or more mailbox IDs are the same, the mailbox with the smaller number has higher priority.
Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO is included in the transmission arbitration.
When the TPM bit is 1, mailbox number transmit mode is selected and the transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority than normal mailboxes (mailboxes [0] to [23]).

TSRC Bit (Time Stamp Counter Reset Command)

The TSRC bit is used to reset the time stamp counter. When the TSRC bit is set to 1, TSR is set to 0000h. This bit is automatically set to 0.

TSPS[1:0] Bits (Time Stamp Prescaler Select)

The TSPS[1:0] bits select the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit time periods.

CANM[1:0] Bits (CAN Operating Mode Select)

The CANM[1:0] bits select one of the following modes for the CAN module: CAN operation mode, CAN reset mode, or CAN halt mode. CAN sleep mode is set by the SLPM bit. For details, refer to section 42.3, Operating Mode.
When the CAN module enters CAN halt mode according to the setting of the BOM[1:0] bits, the CANM[1:0] bits are automatically set to 10b.

SLPM Bit (CAN Sleep Mode)

When the SLPM bit is set to 1, the CAN module enters CAN sleep mode. When the SLPM bit is set to 0, the CAN module exits CAN sleep mode. For details, refer to section 42.3, Operating Mode.

BOM[1:0] Bits (Bus-Off Recovery Mode)

The BOM[1:0] bits are used to select bus-off recovery mode for the CAN module.
When the BOM[1:0] bits are 00b, the recovery from bus-off is compliant with the ISO 11898-1 Standards, i.e. the CAN module reenters CAN communication (error-active state) after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off.
When the BOM[1:0] bits are 01b and the CAN module reaches the bus-off state, the CANM[1:0] bits in CTLR are set to 10b (CAN halt mode) to enter CAN halt mode. No bus-off recovery interrupt request is generated when recovering from bus-off, and TECR and RECR are set to 00h.
When the BOM[1:0] bits are 10b, the CANM[1:0] bits are set to 10b as soon as the CAN module reaches the bus-off state. The CAN module enters CAN halt mode after the recovery from the bus-off state, i.e. after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off, and TECR and RECR are set to 00h.
When the BOM[1:0] bits are 11b, the CAN module enters CAN halt mode by setting the CANM[1:0] bits to 10b while the CAN module is still in the bus-off state. No bus-off recovery interrupt request is generated when recovering from bus-off and TECR and RECR are set to 00h. However, if the CAN module recovers from bus-off after detecting 11 consecutive recessive bits 128 times before the CANM[1:0] bits are set to 10b, a bus-off recovery interrupt request is generated.
If the CPU requests an entry to CAN reset mode at the same time as the CAN module attempts to enter CAN halt mode (at bus-off entry when the BOM[1:0] bits are 01b, or at bus-off end when the BOM[1:0] bits are 10b), then the CPU request to enter CAN reset mode has higher priority.

RBOC Bit (Forcible Return From Bus-Off)

When the RBOC bit is set to 1 (force return from bus-off) in the bus-off state, the CAN module forcibly returns from the bus-off state. This bit is automatically set to 0. The error state changes from bus-off to error-active. When the RBOC bit is set to 1, RECR and TECR are set to 00h and the BOST bit in STR is set to 0 (the CAN module is not in bus-off state). The other registers remain unchanged even when the RBOC bit is set to 1. No bus-off recovery interrupt request is generated by this recovery from the bus-off state. Use the RBOC bit only when the BOM[1:0] bits are 00b (normal mode).

Table 42.3 Mailbox Configuration

Mailbox	MBM Bit = 0 (Normal Mailbox Mode)	MBM Bit = 1 (FIFO Mailbox Mode)
Mailboxes [0] to [23]	Normal mailbox	Normal mailbox
Mailboxes [24] to [27]		Transmit FIFO
Mailboxes [28] to [31]		Receive FIFO

Points 1 to 5 below should be considered when the CTLR.MBM bit is set to 1.
Note 1. Transmit FIFO is controlled by TFCR. MCTLj of mailboxes [24] to [27] is disabled.
MCTL24 to MCTL27 cannot be used by the transmit FIFO.
Note 2. Receive FIFO is controlled by RFCR. MCTLj of mailboxes [28] to [31] is disabled.
MCTL28 to MCTL31 cannot be used by the receive FIFO.
Note 3. Refer to MIER about the FIFO interrupts.
Note 4. The corresponding bits in MKIVLR for mailboxes [24] to [31] are disabled. Set 0 to these bits.
Note 5. Transmit/receive FIFOs can be used for both data frames and remote frames.

42.2.2 Bit Configuration Register (BCR)

Address(es): CAN0.BCR 0009 0844h, CAN1.BCR 0009 1844h, CAN2.BCR 0009 2844h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	TSEG1[3:0]				—	—	BRP[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	SJW[1:0]		—	TSEG2[2:0]			—	—	—	—	—	—	—	CCLKS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CCLKS	CAN Clock Source Selection	0: PCLKB (generated by the PLL clock) 1: CANMCLK (generated by the main clock)	R/W
b7 to b1	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10 to b8	TSEG2[2:0]	Time Segment 2 Control	b10 b8 0 0 0: Setting prohibited 0 0 1: 2 Tq 0 1 0: 3 Tq 0 1 1: 4 Tq 1 0 0: 5 Tq 1 0 1: 6 Tq 1 1 0: 7 Tq 1 1 1: 8 Tq	R/W
b11	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b13, b12	SJW[1:0]	Resynchronization Jump Width Control	b13 b12 0 0: 1 Tq 0 1: 2 Tq 1 0: 3 Tq 1 1: 4 Tq	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b25 to b16	BRP[9:0]	Prescaler Division Ratio Select*1	These bits set the frequency of the CAN communication clock (fCANCLK).	R/W
b26	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b27	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b31 to b28	TSEG1[3:0]	Time Segment 1 Control	b31 b28 0 0 0 0: Setting prohibited 0 0 0 1: Setting prohibited 0 0 1 0: Setting prohibited 0 0 1 1: 4 Tq 0 1 0 0: 5 Tq 0 1 0 1: 6 Tq 0 1 1 0: 7 Tq 0 1 1 1: 8 Tq 1 0 0 0: 9 Tq 1 0 0 1: 10 Tq 1 0 1 0: 11 Tq 1 0 1 1: 12 Tq 1 1 0 0: 13 Tq 1 1 0 1: 14 Tq 1 1 1 0: 15 Tq 1 1 1 1: 16 Tq	R/W

Tq: Time Quantum

Note 1. Do not select the value less than 1 while the SCKCR3.CKSEL[2:0] bits are 010b (selecting the main clock oscillator).

For bit timing setting, refer to section 42.4, CAN Communication Speed Setting.
Set BCR before entering CAN halt mode or CAN operation mode from CAN reset mode. After the setting is made once, this register can be written to in CAN reset mode or CAN halt mode.
BCR consists of 24 bits. A 32-bit read/write access should be performed carefully not to rewrite bits b0 to b7.

CCLKS Bit (CAN Clock Source Selection)

When the CCLKS bit is 0, the peripheral module clock (PCLKB) produced by the PLL frequency synthesizer is used as the CAN clock source (fCAN).
When the CCLKS bit is 1, CANMCLK produced externally by the EXTAL pins is used as the CAN clock source (fCAN).

TSEG2[2:0] Bits (Time Segment 2 Control)

The TSEG2[2:0] bits are used to specify the length of the phase buffer segment 2 (PHASE_SEG2) with a Tq value. A value from 2 to 8 Tq can be set. Set a value smaller than that of the TSEG1[3:0] bits.

SJW[1:0] Bits (Resynchronization Jump Width Control)

The SJW[1:0] bits are used to specify the resynchronization jump width with a Tq value. A value from 1 to 4 Tq can be set. Set a value smaller than or equal to that of the TSEG2[2:0] bits.

BRP[9:0] Bits (Prescaler Division Ratio Select)

The BRP[9:0] bits are used to set the frequency of the CAN communication clock (fCANCLK). The fCANCLK cycle is 1 Tq. If the setting is P (0 to 1023), the baud rate prescaler divides fCAN by P + 1.

TSEG1[3:0] Bits (Time Segment 1 Control)

The TSEG1[3:0] bits are used to specify the total length of the propagation time segment (PROP_SEG) and phase buffer segment 1 (PHASE_SEG1) with a time quantum (Tq) value.
A value from 4 to 16 Tq can be set.

42.2.3 Mask Register k (MKRk) (k = 0 to 7)

Address(es): CAN0.MKR0 0009 0400h, CAN0.MKR1 0009 0404h, CAN0.MKR2 0009 0408h, CAN0.MKR3 0009 040Ch, CAN0.MKR4 0009 0410h, CAN0.MKR5 0009 0414h, CAN0.MKR6 0009 0418h, CAN0.MKR7 0009 041Ch, CAN1.MKR0 0009 1400h, CAN1.MKR1 0009 1404h, CAN1.MKR2 0009 1408h, CAN1.MKR3 0009 140Ch, CAN1.MKR4 0009 1410h, CAN1.MKR5 0009 1414h, CAN1.MKR6 0009 1418h, CAN1.MKR7 0009 141Ch, CAN2.MKR0 0009 2400h, CAN2.MKR1 0009 2404h, CAN2.MKR2 0009 2408h, CAN2.MKR3 0009 240Ch, CAN2.MKR4 0009 2410h, CAN2.MKR5 0009 2414h, CAN2.MKR6 0009 2418h, CAN2.MKR7 0009 241Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	SID[10:0]											EID[17:0]	
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	EID[17:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b17 to b0	EID[17:0]	Extended ID	0: Corresponding EID[17:0] bit is not compared 1: Corresponding EID[17:0] bit is compared	R/W
b28 to b18	SID[10:0]	Standard ID	0: Corresponding SID[10:0] bit is not compared 1: Corresponding SID[10:0] bit is compared	R/W
b31 to b29	—	Reserved	The read value is undefined. The write value should be 0.	R/W

For the mask function in FIFO mailbox mode, refer to section 42.6, Acceptance Filtering and Masking Functions.
Write to MKR0 to MKR7 in CAN reset mode or CAN halt mode.

EID[17:0] Bits (Extended ID)

The EID[17:0] bits are the filter mask bits for the CAN extended ID bits.
These bits are used to receive extended ID messages.
When the EID[17:0] bit is set to 0, the received ID is not compared with the mailbox ID for the corresponding EID[17:0] bit.
When the EID[17:0] bit is set to 1, the received ID is compared with the mailbox ID for the corresponding EID[17:0] bit.

SID[10:0] Bits (Standard ID)

The SID[10:0] bits are the filter mask bits corresponding to the CAN standard ID bits.
These bits are used to receive both standard ID and extended ID messages.
When the SID[10:0] bit is set to 0, the received ID is not compared with the mailbox ID for the corresponding SID[10:0] bit.
When the SID[10:0] bit is set to 1, the received ID is compared with the mailbox ID for the corresponding SID[10:0] bit.

42.2.4 FIFO Received ID Compare Registers 0 and 1 (FIDCR0 and FIDCR1)

Address(es): CAN0.FIDCR0 0009 0420h, CAN0.FIDCR1 0009 0424h, CAN1.FIDCR0 0009 1420h, CAN1.FIDCR1 0009 1424h, CAN2.FIDCR0 0009 2420h, CAN2.FIDCR1 0009 2424h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	IDE	RTR	—	SID[10:0]											EID[17:0]	
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	EID[17:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b17 to b0	EID[17:0]	Extended ID	0: Corresponding EID[17:0] bits are 0 1: Corresponding EID[17:0] bits are 1	R/W
b28 to b18	SID[10:0]	Standard ID	0: Corresponding SID[10:0] bits are 0 1: Corresponding SID[10:0] bits are 1	R/W
b29	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b30	RTR	Remote Transmission Request	0: Data frame 1: Remote frame	R/W
b31	IDE	ID Extension*1	0: Standard ID 1: Extended ID	R/W

Note 1. When the IDFM[1:0] bits are not 10b, the IDE bit should be written with 0 and read as 0.

FIDCR0 and FIDCR1 are enabled when the MBM bit in CTLR is set to 1 (FIFO mailbox mode). Bits EID[17:0], SID[10:0], RTR, and IDE in MB28 to MB31 are disabled.
For the usage of FIDCR0 and FIDCR1, refer to section 42.6, Acceptance Filtering and Masking Functions.
Write to FIDCR0 and FIDCR1 in CAN reset mode or CAN halt mode.

EID[17:0] Bits (Extended ID)

The EID[17:0] bits set the extended ID of data frames and remote frames.
These bits are used to receive extended ID messages.

SID[10:0] Bits (Standard ID)

The SID[10:0] bits set the standard ID of data frames and remote frames.
These bits are used to receive both standard ID and extended ID messages.

RTR Bit (Remote Transmission Request)

The RTR bit sets the specified frame format of data frames or remote frames.

- When both RTR bits in FIDCR0 and FIDCR1 are set to 0, only data frames can be received.
- When both RTR bits in FIDCR0 and FIDCR1 are set to 1, only remote frames can be received.
- When the RTR bits in FIDCR0 and FIDCR1 are set to 0 or 1 individually, both data frames and remote frames can be received.

IDE Bit (ID Extension)

The IDE bit sets the ID format to standard ID or extended ID. The IDE bit is enabled when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode).

- When both IDE bits in FIDCR0 and FIDCR1 are set to 0, only standard ID frames can be received.
- When both IDE bits in FIDCR0 and FIDCR1 are set to 1, only extended ID frames can be received.
- When the IDE bits in FIDCR0 and FIDCR1 are set to 0 or 1 individually, both standard ID and extended ID frames can be received.

42.2.5 Mask Invalid Register (MKIVLR)

Address(es): CAN0.MKIVLR 0009 0428h, CAN1.MKIVLR 0009 1428h, CAN2.MKIVLR 0009 2428h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	MB31 to MB0	Mask Invalid	0: Mask valid 1: Mask invalid	R/W

Each bit in MKIVLR corresponds to a mailbox.
The correspondence between the bits and mailboxes is shown below.
Bit 0 in MKIVLR corresponds to mailbox 0 (MB0) and bit 31 corresponds to mailbox 31 (MB31).*1
When a bit is set to 1, the relevant acceptance mask register becomes invalid for the corresponding mailbox. When a mask invalid bit is set to 1, a message is received by the corresponding mailbox only if the receive message ID matches the mailbox ID exactly.
Write to MKIVLR in CAN reset mode or CAN halt mode.

Note 1. Set bits 31 to 24 to 0 in FIFO mailbox mode.

42.2.6 Mailbox Register j (MBj) (j = 0 to 31)

Table 42.4 lists the CANi mailbox memory mapping, and Table 42.5 lists the CAN data frame configuration.
The value after reset of the CANi mailbox is undefined.
Write to MBj only when the related MCTLj (j = 0 to 31) is 00h and the corresponding mailbox is not processing an abort request.
See Table 42.4 for detailed register addresses.

Table 42.4 CANi Mailbox Memory Mapping

Address			Message Content
CAN0	**CAN1**	**CAN2**	**Memory Mapping**
0009 0200h + 16 × j + 0	0009 1200h + 16 × j + 0	0009 2200h + 16 × j + 0	IDE, RTR, SID10 to SID6
0009 0200h + 16 × j + 1	0009 1200h + 16 × j + 1	0009 2200h + 16 × j + 1	SID5 to SID0, EID17, EID16
0009 0200h + 16 × j + 2	0009 1200h + 16 × j + 2	0009 2200h + 16 × j + 2	EID15 to EID8
0009 0200h + 16 × j + 3	0009 1200h + 16 × j + 3	0009 2200h + 16 × j + 3	EID7 to EID0
0009 0200h + 16 × j + 4	0009 1200h + 16 × j + 4	0009 2200h + 16 × j + 4	—
0009 0200h + 16 × j + 5	0009 1200h + 16 × j + 5	0009 2200h + 16 × j + 5	Data length code (DLC[3:0])
0009 0200h + 16 × j + 6	0009 1200h + 16 × j + 6	0009 2200h + 16 × j + 6	Data byte 0
0009 0200h + 16 × j + 7	0009 1200h + 16 × j + 7	0009 2200h + 16 × j + 7	Data byte 1
0009 0200h + 16 × j + 8	0009 1200h + 16 × j + 8	0009 2200h + 16 × j + 8	Data byte 2
0009 0200h + 16 × j + 9	0009 1200h + 16 × j + 9	0009 2200h + 16 × j + 9	Data byte 3
0009 0200h + 16 × j + 10	0009 1200h + 16 × j + 10	0009 2200h + 16 × j + 10	Data byte 4
0009 0200h + 16 × j + 11	0009 1200h + 16 × j + 11	0009 2200h + 16 × j + 11	Data byte 5
0009 0200h + 16 × j + 12	0009 1200h + 16 × j + 12	0009 2200h + 16 × j + 12	Data byte 6
0009 0200h + 16 × j + 13	0009 1200h + 16 × j + 13	0009 2200h + 16 × j + 13	Data byte 7
0009 0200h + 16 × j + 14	0009 1200h + 16 × j + 14	0009 2200h + 16 × j + 14	Time stamp upper byte
0009 0200h + 16 × j + 15	0009 1200h + 16 × j + 15	0009 2200h + 16 × j + 15	Time stamp lower byte

Note: When accessing to the content of the MBj register, access to an address of a multiple of 4 (the suffix of the address is 0h, 4h, 8h, or Ch) in 32-bit units and to an even address in 16-bit units.

Table 42.5 CAN Data Frame Configuration

SID10 to SID6	SID5 to SID0	EID17 to EID16	EID15 to EID8	EID7 to EID0	DLC3 to DLC1	DATA0	DATA1	...	DATA7

The previous value of each mailbox is retained unless a new message is received.

Address(es): CAN0.MB0 to CAN0.MB31 0009 0200h to 0009 03FFh, CAN1.MB0 to CAN1.MB31 0009 1200h to 0009 13FFh, CAN2.MB0 to CAN2.MB31 0009 2200h to 0009 23FFh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	IDE	RTR	—	SID[10:0]											EID[17:0]	
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	EID[17:0]															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b17 to b0	EID[17:0]	Extended ID*1	0: Corresponding EID[17:0] bits are 0 1: Corresponding EID[17:0] bits are 1	R/W
b28 to b18	SID[10:0]	Standard ID	0: Corresponding SID[10:0] bits are 0 1: Corresponding SID[10:0] bits are 1	R/W
b29	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b30	RTR	Remote Frame Request	0: Data frame 1: Remote frame	R/W
b31	IDE	ID Extension*2	0: Standard ID 1: Extended ID	R/W

Note 1. If the mailbox has received a standard ID message, the EID bits in the mailbox are undefined.
Note 2. The IDE bit is enabled when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, it should be written with 0 and read as 0.


	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	DLC[3:0]			
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	DLC[3:0]	Data Length Code*1	b3 b0 0 0 0 0: Data length = 0 byte 0 0 0 1: Data length = 1 byte 0 0 1 0: Data length = 2 bytes 0 0 1 1: Data length = 3 bytes 0 1 0 0: Data length = 4 bytes 0 1 0 1: Data length = 5 bytes 0 1 1 0: Data length = 6 bytes 0 1 1 1: Data length = 7 bytes 1 x x x: Data length = 8 bytes	R/W
b15 to b4	—	Reserved	The read value is undefined. The write value should be 0.	R/W

x: Don't care


Note 1. If the mailbox has received a message whose data length set by the DLC[3:0] bits is less than 8 bytes, the values of DATA larger than the data length set by the DLC[3:0] bits in the mailbox are undefined.



x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	DATA0 to DATA7	Data Bytes 0 to 7*1, *2, *3	DATA0 to DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.	R/W

Note 1. If the mailbox has received a message with n bytes less than 8 bytes, the values of DATAn to DATA7 in the mailbox are undefined.
Note 2. If the mailbox has received a remote frame, the previous values of DATA0 to DATA7 in the mailbox are retained.
Note 3. DATA0 to DATA3 or DATA4 to DATA7 cannot be accessed in 32-bit units at one time. The access must be divided into 3 times: DATA0 to DATA1, DATA2 to DATA5, and DATA6 to DATA7, or 4 times: DATA0 to DATA1, DATA2 to DATA3, DATA4 to DATA5, and DATA6 to DATA7.



x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	TSL[7:0]	Time Stamp Lower Byte	Bits TSH[7:0] and TSL[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.	R/W
b15 to b8	TSH[7:0]	Time Stamp Higher Byte		R/W

EID[17:0] Bits (Extended ID)

The EID[17:0] bits set the extended ID of data frames and remote frames.

These bits are used to transmit or receive extended ID messages.

SID[10:0] Bits (Standard ID)

The SID[10:0] bits set the standard ID of data frames and remote frames.

These bits are used to transmit or receive both standard ID and extended ID messages.

RTR Bit (Remote Frame Request)

The RTR bit sets the frame format of data frames or remote frames.

- Receive mailbox receives only frames with the format specified by the RTR bit.
- Transmit mailbox transmits according to the frame format specified by the RTR bit.
- Receive FIFO mailbox receives the data frame, remote frame, or both frames specified by the RTR bit in FIDCR0 and FIDCR1.
- Transmit FIFO mailbox transmits the data frame or remote frame specified by the RTR bit in the relevant transmit message.

IDE Bit (ID Extension)

The IDE bit sets the ID format of standard IDs or extended IDs. The IDE bit is enabled when the IDFM[1:0] bits in CTLR is 10b (mixed ID mode).

- Receive mailbox receives only the ID format specified by the IDE bit.
- Transmit mailbox transmits with the ID format specified by the IDE bit.
- Receive FIFO mailbox receives messages with the standard ID and extended ID specified by the IDE bit in FIDCR0 and FIDCR1.
- Transmit FIFO mailbox transmits messages with the standard ID or extended ID specified by the IDE bit in the relevant transmit message.

DLC[3:0] Bits (Data Length Code)

The DLC[3:0] bits specify the number of bytes of data to be transmitted in data frames. When a remote frame is used to request data, this field specifies the requested number of bytes of data.
When a data frame is received, the number of bytes received is stored in this field. When a remote frame is received, this field is used to store the number requested by the frame.

42.2.7 Mailbox Interrupt Enable Register (MIER)

Address(es): CAN0.MIER 0009 042Ch, CAN1.MIER 0009 142Ch, CAN2.MIER 0009 242Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

- Normal mailbox mode

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	MB31 to MB0	Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled Bit 31 corresponds to mailbox 31 (MB31), and bit 0 corresponds to mailbox 0 (MB0).	R/W

- FIFO mailbox mode

Bit	Symbol	Bit Name	Description	R/W
b23 to b0	MB23 to MB0	Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled Bit 23 corresponds to mailbox 23 (MB23), and bit 0 corresponds to mailbox 0 (MB0).	R/W
b24	MB24	Transmit FIFO Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled	R/W
b25	MB25	Transmit FIFO Interrupt Generation Timing Control	0: Every time transmission is completed 1: When the transmit FIFO becomes empty due to completion of transmission	R/W
b27, b26	—	Reserved	The read value is undefined. The write value should be 0.	R/W
b28	MB28	Receive FIFO Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled	R/W
b29	MB29	Receive FIFO Interrupt Generation Timing Control*1	0: Every time reception is completed 1: When the receive FIFO becomes buffer warning by completion of reception	R/W
b31, b30	—	Reserved	The read value is undefined. The write value should be 0.	R/W

Note 1. No interrupt request is generated when the receive FIFO becomes buffer warning from full. “Buffer warning” indicates a state in which the third message is stored in the receive FIFO.

MIER can individually enable interrupts for each mailbox.
In normal mailbox mode (all bits) and in FIFO mailbox mode (bits 24 to 0 in MIER), each bit corresponds to the mailbox with the related number. These bits enable or disable transmission/reception complete interrupts for the corresponding mailboxes.

- Bit 0 in MIER corresponds to mailbox 0 (MB0).
- Bit 31 in MIER corresponds to mailbox 31 (MB31).

In FIFO mailbox mode, bits 29, 28, 25, and 24 of MIER specify whether transmit/receive FIFO interrupts are enabled/disabled and the timing when interrupt requests are generated.
Write to MIER only when the related MCTLj (j = 0 to 31) is 00h and the corresponding mailbox is not processing a transmission or reception abort request. In FIFO mailbox mode, change the bits in MIER for the related FIFO only when the TFE bit in TFCR is 0 and the TFEST flag is 1, and the RFE bit in RFCR is 0 and the RFEST flag in RFCR is 1.

42.2.8 Message Control Register j (MCTLj) (j = 0 to 31)

Address(es): CAN0.MCTL0 to CAN0.MCTL31 0009 0820h to 0009 083Fh, CAN1.MCTL0 to CAN1.MCTL31 0009 1820h to 0009 183Fh, CAN2.MCTL0 to CAN2.MCTL31 0009 2820h to 0009 283Fh

- Transmit mode (when the TRMREQ bit is 1 and the RECREQ bit is 0)

	b7	b6	b5	b4	b3	b2	b1	b0
	TRMREQ	RECREQ	—	ONESHOT	—	TRMABT	TRMACTIVE	SENTDATA
Value after reset:	0	0	0	0	0	0	0	0

- Receive mode (when the TRMREQ bit is 0 and the RECREQ bit is 1)

	b7	b6	b5	b4	b3	b2	b1	b0
	TRMREQ	RECREQ	—	ONESHOT	—	MSGLOST	INVALDATA	NEWDATA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SENTDATA	Transmission Complete Flag *1, *2	0: Transmission is not completed 1: Transmission is completed	R/W
	NEWDATA	Reception Complete Flag *1, *2	0: No data has been received or 0 is written to the NEWDATA flag 1: A new message is being stored or has been stored to the mailbox	R/W
b1	TRMACTIVE	Transmission-in-Progress Status Flag	(Transmit mailbox setting enabled) 0: Transmission is pending or transmission is not requested 1: From acceptance of transmission request to completion of transmission, or error/arbitration-lost	R
	INVALDATA	Reception-in-Progress Status Flag	(Receive mailbox setting enabled) 0: Message valid 1: Message being updated	R
b2	TRMABT	Transmission Abort Complete Flag *1, *2	(Transmit mailbox setting enabled) 0: Transmission has started, transmission abort failed because transmission is completed, or transmission abort is not requested 1: Transmission abort is completed	R/W
	MSGLOST	Message Lost Flag *1, *2	(Receive mailbox setting enabled) 0: Message is not overwritten or overrun 1: Message is overwritten or overrun	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	ONESHOT	One-Shot Enable *3	0: One-shot reception or one-shot transmission disabled 1: One-shot reception or one-shot transmission enabled	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	RECREQ	Receive Mailbox Request *2, *3, *4, *5	0: Not configured for reception 1: Configured for reception	R/W
b7	TRMREQ	Transmit Mailbox Request *2, *4	0: Not configured for transmission 1: Configured for transmission	R/W

Note 1. Write 0 only. Writing 1 has no effect.
Note 2. When writing 0 to bits NEWDATA, SENTDATA, MSGLOST, TRMABT, RECREQ, and TRMREQ by a program, do not use the logic operation instruction (AND). Write 0 to only the specified bit and write 1 to the other bits before using the transfer (MOV) instruction.
Note 3. To enter one-shot receive mode, write 1 to the ONESHOT bit at the same time as setting the RECREQ bit to 1.
To exit one-shot receive mode, write 0 to the ONESHOT bit after writing 0 to the RECREQ bit and confirming that it has been set to 0.
To enter one-shot transmit mode, write 1 to the ONESHOT bit at the same time as setting the TRMREQ bit to 1.
To exit one-shot transmit mode, write 0 to the ONESHOT bit after the message has been transmitted or aborted.
Note 4. Do not set both the RECREQ and TRMREQ bits to 1.
Note 5. When setting the RECREQ bit to 0, set bits MSGLOST, NEWDATA, and RECREQ to 0 simultaneously.

Write to the MCTLj in CAN operation mode or CAN halt mode.
Do not use MCTL24 to MCTL31 in FIFO mailbox mode.

SENTDATA Flag (Transmission Complete Flag)

The SENTDATA flag is set to 1 when data transmission from the corresponding mailbox is completed. The SENTDATA flag is set to 0 by writing 0 by a program.
To set the SENTDATA flag to 0, first set the TRMREQ bit to 0. Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously. To transmit a new message from the corresponding mailbox, set the SENTDATA flag to 0.

NEWDATA Flag (Reception Complete Flag)

The NEWDATA flag is set to 1 when a new message is being stored or has been stored to the mailbox. The timing for setting this bit to 1 is simultaneous with the INVALDATA flag. The NEWDATA flag is set to 0 by writing 0 by a program. The NEWDATA flag cannot be set to 0 by writing 0 by a program while the related INVALDATA flag is 1.

TRMACTIVE Flag (Transmission-in-Progress Status Flag)

The TRMACTIVE flag is set to 1 when the corresponding mailbox of the CAN module begins transmitting a message. The TRMACTIVE flag is set to 0 when the CAN module has lost CAN bus arbitration, a CAN bus error occurs, or data transmission is completed.

INVALDATA Flag (Reception-in-Progress Status Flag)

After the completion of a message reception, the INVALDATA flag is set to 1 while the received message is being updated into the corresponding mailbox. The INVALDATA flag is set to 0 immediately after the message has been stored. If the mailbox is read while the INVALDATA flag is 1, the data is undefined.

TRMABT Flag (Transmission Abort Complete Flag)

The TRMABT flag is set to 1 in the following cases:

- Following a transmission abort request, when the transmission abort is completed before starting transmission.
- Following a transmission abort request, when the CAN module detects CAN bus arbitration-lost or a CAN bus error.
- In one-shot transmission mode (RECREQ bit = 0, TRMREQ bit = 1, and ONESHOT bit = 1), when the CAN module detects CAN bus arbitration-lost or a CAN bus error.

The TRMABT flag is not set to 1 when data transmission is completed. In this case, the SENTDATA flag is set to 1. The TRMABT flag is set to 0 by writing 0 by a program.

MSGLOST Flag (Message Lost Flag)

The MSGLOST flag is set to 1 when the mailbox is overwritten or overrun by a new received message while the NEWDATA flag is 1. The MSGLOST flag is set to 1 at the end of the 6th bit of EOF. The MSGLOST flag is set to 0 by writing 0 by a program.
In both overwrite and overrun modes, the MSGLOST flag cannot be set to 0 by writing 0 by a program during five peripheral module clock (PCLKB) cycles following the sixth bit of EOF.

ONESHOT Bit (One-Shot Enable)

The ONESHOT bit can be used in the following two ways, receive mode and transmit mode.

- One-shot receive mode
  When the ONESHOT bit is set to 1 in receive mode (RECREQ bit = 1 and TRMREQ bit = 0), the mailbox receives a message only one time. (The mailbox does not behave as a receive mailbox after having received a message one time.) The behavior of flags NEWDATA and INVALDATA is the same as in normal receive mode. In one-shot receive mode, the MSGLOST flag is not set to 1. To set the ONESHOT bit to 0, first write 0 to the RECREQ bit and ensure that it has been set to 0.
- One-shot transmit mode
  When the ONESHOT bit is set to 1 in transmit mode (RECREQ bit = 0 and TRMREQ bit = 1), the CAN module transmits a message only one time. (The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration-lost occurs.) When transmission is completed, the SENTDATA flag is set to 1. If transmission is not completed due to a CAN bus error or CAN bus arbitration-lost, the TRMABT flag is set to 1. Set the ONESHOT bit to 0 after the SENTDATA or TRMABT flag is set to 1.

RECREQ Bit (Receive Mailbox Request)

The RECREQ bit selects receive modes listed in Table 42.10.
When the RECREQ bit is set to 1, the corresponding mailbox is configured for reception of a data frame or a remote frame.
When the RECREQ bit is set to 0, the corresponding mailbox is not configured for reception of a data frame or a remote frame.
Due to hardware protection, the RECREQ bit cannot be set to 0 by writing 0 by a program during the following period.

- Hardware protection is started
  From the acceptance filter processing (the beginning of CRC field)

- Hardware protection is released
  – For the mailbox that is specified to receive the incoming message, after the received data is stored into the mailbox or a CAN bus error occurs (i.e. maximum period of hardware protection is from the beginning of CRC field to the end of the 7th bit of EOF)
  – For the other mailboxes, after the acceptance filter processing
  – If no mailbox is specified to receive the message, after the acceptance filter processing
  When setting the RECREQ bit to 1, do not set the TRMREQ bit to 1. To change the configuration of a mailbox from transmission to reception, first abort the transmission and then set flags SENTDATA and TRMABT to 0 before changing to reception.

TRMREQ Bit (Transmit Mailbox Request)

The TRMREQ bit selects transmit modes listed in Table 42.10.
When the TRMREQ bit is set to 1, the corresponding mailbox is configured for transmission of a data frame or a remote frame.
When the TRMREQ bit is set to 0, the corresponding mailbox is not configured for transmission of a data frame or a remote frame.
If the TRMREQ bit is changed from 1 to 0 to cancel the corresponding transmission request, either the TRMABT or SENTDATA flag is set to 1. When setting the TRMREQ bit to 1, do not set the RECREQ bit to 1. To change the configuration of a mailbox from reception to transmission, first abort the reception and then set flags NEWDATA and MSGLOST to 0 before changing to transmission.

42.2.9 Receive FIFO Control Register (RFCR)

Address(es): CAN0.RFCR 0009 0848h, CAN1.RFCR 0009 1848h, CAN2.RFCR 0009 2848h

	b7	b6	b5	b4	b3	b2	b1	b0
	RFEST	RFWST	RFFST	RFMLF	RFUST[2:0]			RFE
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RFE	Receive FIFO Enable	0: Receive FIFO disabled 1: Receive FIFO enabled	R/W
b3 to b1	RFUST[2:0]	Receive FIFO Unread Message Number Status Flag	b3 b1 0 0 0: No unread message 0 0 1: 1 unread message 0 1 0: 2 unread messages 0 1 1: 3 unread messages 1 0 0: 4 unread messages 1 0 1: Reserved 1 1 0: Reserved 1 1 1: Reserved	R
b4	RFMLF	Receive FIFO Message Lost Flag	0: No receive FIFO message lost has occurred 1: Receive FIFO message lost has occurred	R/W
b5	RFFST	Receive FIFO Full Status Flag	0: Receive FIFO is not full 1: Receive FIFO is full (4 unread messages)	R
b6	RFWST	Receive FIFO Buffer Warning Status Flag	0: Receive FIFO is not buffer warning 1: Receive FIFO is buffer warning (3 unread messages)	R
b7	RFEST	Receive FIFO Empty Status Flag	0: Unread message in receive FIFO 1: No unread message in receive FIFO	R

Write to RFCR in CAN operation mode or CAN halt mode.

RFE Bit (Receive FIFO Enable)

When the RFE bit is set to 1, the receive FIFO is enabled.

When the RFE bit is set to 0, the receive FIFO is disabled for reception and becomes empty (RFEST flag = 1). Write 0 to the RFE bit simultaneously with setting the RFMLF flag.

Do not set this bit to 1 in normal mailbox mode (MBM bit in CTLR = 0). Due to hardware protection, the RFE bit is not set to 0 by writing 0 by a program during the following period.

- Hardware protection is started
  - From the acceptance filter processing (the beginning of CRC field)
- Hardware protection is released
  - If the receive FIFO is specified to receive the incoming message, after the received data is stored into the receive FIFO or a CAN bus error occurs (i.e. maximum period of hardware protection is from the beginning of CRC field to the end of 7th bit of EOF)
  - If the receive FIFO is not specified to receive the message, after the acceptance filter processing

RFUST[2:0] Flags (Receive FIFO Unread Message Number Status Flag)

The RFUST[2:0] flags indicate the number of unread messages in the receive FIFO.

The value of the RFUST[2:0] flags is initialized to 000b when the RFE bit is set to 0.

RFMLF Flag (Receive FIFO Message Lost Flag)

The RFMLF flag is set to 1 (receive FIFO message lost has occurred) when the receive FIFO receives a new message and the receive FIFO is full. The timing for setting this bit to 1 is at the end of the 6th bit of EOF.
The RFMLF flag is set to 0 by writing 0 by a program (writing 1 has no effect). In both overwrite and overrun modes, the RFMLF flag cannot be set to 0 (receive FIFO message lost has not occurred) by writing 0 by a program due to hardware protection during five peripheral module clock (PCLKB) cycles following the sixth bit of EOF, if the receive FIFO is full and determined to receive a message.

RFFST Flag (Receive FIFO Full Status Flag)

The RFFST flag is set to 1 (receive FIFO is full) when the number of unread messages in the receive FIFO is 4. The RFFST flag is 0 (receive FIFO is not full) when the number of unread messages in the receive FIFO is less than 4. The RFFST flag is set to 0 when the RFE bit is 0.

RFWST Flag (Receive FIFO Buffer Warning Status Flag)

The RFWST flag is set to 1 (receive FIFO is buffer warning) when the number of unread messages in the receive FIFO is 3. The RFWST flag is 0 (receive FIFO is not buffer warning) when the number of unread messages in the receive FIFO is less than 3 or equal to 4. The RFWST flag is set to 0 when the RFE bit is 0.

RFEST Flag (Receive FIFO Empty Status Flag)

The RFEST flag is set to 1 (no unread message in receive FIFO) when the number of unread messages in the receive FIFO is 0. The RFEST flag is set to 1 when the RFE bit is set to 0. The RFEST flag is set to 0 (unread message in receive FIFO) when the number of unread messages in the receive FIFO is one or more.

Figure 42.2 shows the receive FIFO mailbox operation.




Figure 42.2 Receive FIFO Mailbox Operation (Bits 29 and 28 in MIER = 01b or 11b)

42.2.10 Receive FIFO Pointer Control Register (RFPCR)

Address(es): CAN0.RFPCR 0009 0849h, CAN1.RFPCR 0009 1849h, CAN2.RFPCR 0009 2849h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Description	R/W
b7 to b0	The CPU-side pointer for the receive FIFO is incremented by writing FFh to RFPCR.	W

When the receive FIFO is not empty, write FFh to RFPCR by a program to increment the CPU-side pointer for the receive FIFO to the next mailbox location.
Do not write to RFPCR when the RFE bit in RFCR is 0 (receive FIFO disabled).
Both the CAN-side pointer and the CPU-side pointer are incremented when a new message is received and the RFFST flag is 1 (receive FIFO is full) in overwrite mode. When the RFMLF flag is 1 in this condition, the CPU-side pointer cannot be incremented by writing to RFPCR by a program.

42.2.11 Transmit FIFO Control Register (TFCR)

Address(es): CAN0.TFCR 0009 084Ah, CAN1.TFCR 0009 184Ah, CAN2.TFCR 0009 284Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	TFEST	TFFST	—	—	TFUST[2:0]			TFE
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TFE	Transmit FIFO Enable	0: Transmit FIFO disabled 1: Transmit FIFO enabled	R/W
b3 to b1	TFUST[2:0]	Transmit FIFO Unsent Message Number Status Flag	b3 b2 b1 0 0 0: No unsent message 0 0 1: 1 unsent message 0 1 0: 2 unsent messages 0 1 1: 3 unsent messages 1 0 0: 4 unsent messages 1 0 1: Reserved 1 1 0: Reserved 1 1 1: Reserved	R
b5, b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	TFFST	Transmit FIFO Full Status Flag	0: Transmit FIFO is not full 1: Transmit FIFO is full (4 unsent messages)	R
b7	TFEST	Transmit FIFO Empty Status Flag	0: Unsent message in transmit FIFO 1: No unsent message in transmit FIFO	R

Write to TFCR in CAN operation mode or CAN halt mode.

TFE Bit (Transmit FIFO Enable)

When the TFE bit is set to 1, the transmit FIFO is enabled.
When the TFE bit is set to 0, the transmit FIFO becomes empty (TFEST flag = 1) and then unsent messages from the transmit FIFO are lost as described below:

- Immediately if a message from the transmit FIFO is not scheduled for the next transmission or during transmission
- Following the completion of transmission, a CAN bus error, CAN bus arbitration-lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission

Before setting the TFE bit to 1 again, ensure that the TFEST flag has been set to 1. After setting the TFE bit to 1, write transmit data into MB24.
Do not set the TFE bit to 1 in normal mailbox mode (MBM bit in CTLR = 0).

TFUST[2:0] Flags (Transmit FIFO Unsent Message Number Status Flag)

The TFUST[2:0] flags indicate the number of unsent messages in the transmit FIFO.
The TFUST[2:0] flags are set to 000b after TFE bit is cleared to 0 and transmission is aborted or completed.

TFFST Flag (Transmit FIFO Full Status Flag)

The TFFST flag is set to 1 (transmit FIFO is full) when the number of unsent messages in the transmit FIFO is 4. The TFFST flag is set to 0 (transmit FIFO is not full) when the number of unsent messages in the transmit FIFO is less than 4. The TFFST flag is set to 0 when transmission from the transmit FIFO has been aborted.

TFEST Flag (Transmit FIFO Empty Status Flag)

The TFEST flag is set to 1 (no message in transmit FIFO) when the number of unsent messages in the transmit FIFO is 0. The TFEST flag is set to 1 when transmission from the transmit FIFO has been aborted. The TFEST flag is set to 0 (message in transmit FIFO) when the number of unsent messages in the transmit FIFO is not 0.

Figure 42.3 shows the transmit FIFO mailbox operation.




Figure 42.3 Transmit FIFO Mailbox Operation (Bits 25 and 24 in MIER = 01b or 11b)

42.2.12 Transmit FIFO Pointer Control Register (TFPCR)

Address(es): CAN0.TFPCR 0009 084Bh, CAN1.TFPCR 0009 184Bh, CAN2.TFPCR 0009 284Bh

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Description	R/W
b7 to b0	The CPU-side pointer for the transmit FIFO is incremented by writing FFh to TFPCR.	W

When the transmit FIFO is not full, write FFh to TFPCR by a program to increment the CPU-side pointer for the transmit FIFO to the next mailbox location.
Do not write to TFPCR when the TFE bit in TFCR is 0 (transmit FIFO disabled).

42.2.13 Status Register (STR)

Address(es): CAN0.STR 0009 0842h, CAN1.STR 0009 1842h, CAN2.STR 0009 2842h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	RECST	TRMST	BOST	EPST	SLPST	HLTST	RSTST	EST	TABST	FMLST	NMLST	TFST	RFST	SDST	NDST
Value after reset:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	NDST	NEWDATA Status Flag	0: No mailbox with NEWDATA flag = 1 1: Mailbox(es) with NEWDATA flag = 1	R
b1	SDST	SENTDATA Status Flag	0: No mailbox with SENTDATA flag = 1 1: Mailbox(es) with SENTDATA flag = 1	R
b2	RFST	Receive FIFO Status Flag	0: No message in receive FIFO (empty) 1: Message in receive FIFO	R
b3	TFST	Transmit FIFO Status Flag	0: Transmit FIFO is full 1: Transmit FIFO is not full	R
b4	NMLST	Normal Mailbox Message Lost Status Flag	0: No mailbox with MSGLOST flag = 1 1: Mailbox(es) with MSGLOST flag = 1	R
b5	FMLST	FIFO Mailbox Message Lost Status Flag	0: RFMLF flag = 0 1: RFMLF flag = 1	R
b6	TABST	Transmission Abort Status Flag	0: No mailbox with TRMABT flag = 1 1: Mailbox(es) with TRMABT flag = 1	R
b7	EST	Error Status Flag	0: No error occurred 1: Error occurred	R
b8	RSTST	CAN Reset Status Flag	0: Not in CAN reset mode 1: In CAN reset mode	R
b9	HLTST	CAN Halt Status Flag	0: Not in CAN halt mode 1: In CAN halt mode	R
b10	SLPST	CAN Sleep Status Flag	0: Not in CAN sleep mode 1: In CAN sleep mode	R
b11	EPST	Error-Passive Status Flag	0: Not in error-passive state 1: In error-passive state	R
b12	BOST	Bus-Off Status Flag	0: Not in bus-off state 1: In bus-off state	R
b13	TRMST	Transmit Status Flag (transmitter)	0: Bus idle or reception in progress 1: Transmission in progress or in bus-off state	R
b14	RECST	Receive Status Flag (receiver)	0: Bus idle or transmission in progress 1: Reception in progress	R
b15	—	Reserved	The read value is 0.	R

NDST Flag (NEWDATA Status Flag)

The NDST flag is set to 1 when at least one NEWDATA flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The NDST flag is set to 0 when all NEWDATA flags are 0.

SDST Flag (SENTDATA Status Flag)

The SDST flag is set to 1 when at least one SENTDATA flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The SDST flag is set to 0 when all SENTDATA flags are 0.

RFST Flag (Receive FIFO Status Flag)

The RFST flag is set to 1 when the receive FIFO is not empty. The RFST flag is set to 0 when the receive FIFO is empty or normal mailbox mode is selected.

TFST Flag (Transmit FIFO Status Flag)

The TFST flag is set to 1 when the transmit FIFO is not full. The TFST flag is set to 0 when the transmit FIFO is full or normal mailbox mode is selected.

NMLST Flag (Normal Mailbox Message Lost Status Flag)

The NMLST flag is set to 1 when at least one MSGLOST flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The NMLST flag is set to 0 when all MSGLOST flags are 0.

FMLST Flag (FIFO Mailbox Message Lost Status Flag)

The FMLST flag is set to 1 when the RFMLF flag in RFCR is 1 regardless of the value of MIER. The FMLST flag is set to 0 when the RFMLF flag is 0.

TABST Flag (Transmission Abort Status Flag)

The TABST flag is set to 1 when at least one TRMABT flag in MCTLj (j = 0 to 31) is 1 regardless of the value of MIER. The TABST flag is set to 0 when all TRMABT flags are 0.

EST Flag (Error Status Flag)

The EST flag is set to 1 when at least one error is detected by EIFR regardless of the value of EIER. The EST flag is set to 0 when no error is detected by EIFR.

RSTST Flag (CAN Reset Status Flag)

The RSTST flag is set to 1 when the CAN module is in CAN reset mode. The RSTST flag is 0 when the CAN module is not in CAN reset mode. Even when the state is changed from CAN reset mode to CAN sleep mode, the RSTST flag remains 1.

HLTST Flag (CAN Halt Status Flag)

The HLTST flag is set to 1 when the CAN module is in CAN halt mode. The HLTST flag is set to 0 when the CAN module is not in CAN halt mode. Even when the state is changed from CAN halt mode to CAN sleep mode, the HLTST flag remains 1.

SLPST Flag (CAN Sleep Status Flag)

The SLPST flag is set to 1 when the CAN module is in CAN sleep mode. The SLPST flag is set to 0 when the CAN module is not in CAN sleep mode.

EPST Flag (Error-Passive Status Flag)

The EPST flag is set to 1 when the value of TECR or RECR exceeds 127 and the CAN module is in the error-passive state ($128 \leq TEC < 256$ or $128 \leq REC < 256$). The EPST flag is set to 0 when the CAN module is not in the error-passive state.

BOST Flag (Bus-Off Status Flag)

The BOST flag is set to 1 when the value of TECR exceeds 255 and the CAN module is in the bus-off state ($TEC \geq 256$). The BOST flag is set to 0 when the CAN module is not in the bus-off state.

TRMST Flag (Transmit Status Flag (transmitter))


The TRMST flag is set to 1 when the CAN module performs as a transmitter node or is in the bus-off state. The TRMST flag is set to 0 when the CAN module performs as a receiver node or is in the bus-idle state.

RECST Flag (Receive Status Flag (receiver))

The RECST flag is set to 1 when the CAN module performs as a receiver node. The RECST flag is set to 0 when the CAN module performs as a transmitter node or is in the bus-idle state.

42.2.14 Mailbox Search Mode Register (MSMR)

Address(es): CAN0.MSMR 0009 0853h, CAN1.MSMR 0009 1853h, CAN2.MSMR 0009 2853h



Bit	Symbol	Bit Name	Description	R/W
b1, b0	MBSM[1:0]	Mailbox Search Mode Select	b1 b0 0 0: Receive mailbox search mode 0 1: Transmit mailbox search mode 1 0: Message lost search mode 1 1: Channel search mode	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Write to MSMR in CAN operation mode or CAN halt mode.

MBSM[1:0] Bits (Mailbox Search Mode Select)

The MBSM[1:0] bits select the search mode for the mailbox search function.

When the MBSM[1:0] bits are 00b, receive mailbox search mode is selected. In this mode, the search targets are the NEWDATA flag in MCTLj (j = 0 to 31) for the normal mailbox and the RFEST flag in RFCR.

When the MBSM[1:0] bits are 01b, transmit mailbox search mode is selected. In this mode, the search target is the SENTDATA flag in MCTLj.

When the MBSM[1:0] bits are 10b, message lost search mode is selected. In this mode, the search targets are the MSGLOST flag in MCTLj for the normal mailbox and the RFMLF flag in RFCR.

When the MBSM[1:0] bits are 11b, channel search mode is selected. In this mode, the search target is CSSR. Refer to section 42.2.16, Channel Search Support Register (CSSR).

42.2.15 Mailbox Search Status Register (MSSR)

Address(es): CAN0.MSSR 0009 0852h, CAN1.MSSR 0009 1852h, CAN2.MSSR 0009 2852h

	b7	b6	b5	b4	b3	b2	b1	b0
	SEST	—	—	MBNST[4:0]				
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	MBNST[4:0]	Search Result Mailbox Number Status Flag	These bits output the smallest mailbox number that is searched in each mode of MSMR.	R
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	SEST	Search Result Status Flag	0: Search result found 1: No search result	R

MBNST[4:0] Flags (Search Result Mailbox Number Status Flag)

The MBNST[4:0] flags output the smallest mailbox number that is searched in each mode of MSMR. In receive mailbox search mode, transmit mailbox search mode, and message lost search mode, the value of the mailbox i.e., the search result to be output, is updated as described below:

- When the NEWDATA, SENTDATA or MSGLOST flag for the output mailbox is set to 0
- When the NEWDATA, SENTDATA or MSGLOST flag for a higher-priority mailbox is set to 1

If the MBSM[1:0] bits are set to 00b (receive mailbox search mode) or 10b (message lost search mode), the receive FIFO (mailbox [28]) is output when the receive FIFO is not empty and there are no unread received messages or no lost messages in any of the normal mailboxes (mailboxes [0] to [23]). If the MBSM[1:0] bits are set to 01b (transmit mailbox search mode), the transmit FIFO (mailbox [24]) is not output. Table 42.6 lists the behavior of the MBNST[4:0] flags in FIFO mailbox mode.

In channel search mode, the MBNST[4:0] flags output the corresponding channel number. After MSSR is read by a program, the next target channel number is output.

SEST Flag (Search Result Status Flag)

The SEST flag is set to 1 (no search result) when no corresponding mailbox is found after searching all mailboxes. For example, in transmit mailbox search mode, the SEST flag is set to 1 when no SENTDATA flag for mailboxes is 1. The SEST flag is set to 0 when at least one SENTDATA flag is 1. When the SEST flag is 1, the value of the MBNST[4:0] flags is undefined.

Table 42.6 Behavior of MBNST[4:0] Flags in FIFO Mailbox Mode

MBSM[1:0] Bits	Mailbox [24] (Transmit FIFO)	Mailbox [28] (Receive FIFO)
00b	Mailbox [24] is not output.	Mailbox [28] is output when no MCTLj.NEWDATA flag for the normal mailboxes is set to 1 (new message is being stored or has been stored to the mailbox) and the receive FIFO is not empty.
01b		Mailbox [28] is not output.
10b		Mailbox [28] is output when no MCTLj.MSGLOST flag for the normal mailboxes is set to 1 (message is overwritten or overrun) and the RFCR.RFMLF bit is set to 1 (receive FIFO message lost has occurred) in the receive FIFO.
11b		Mailbox [28] is not output.

42.2.16 Channel Search Support Register (CSSR)

Address(es): CAN0.CSSR 0009 0851h, CAN1.CSSR 0009 1851h, CAN2.CSSR 0009 2851h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

Bit	Description	R/W
b7 to b0	When the value for the channel search is input, the channel number is output to MSSR.	R/W

The bits in CSSR, which are set to 1, are encoded by an 8/3 encoder (the LSB position has the higher priority) and output to the MBNST[4:0] flags in MSSR.
MSSR outputs the updated value whenever MSSR is read by a program.
Write to CSSR only when the MSMR.MBSM[1:0] bits are 11b (channel search mode). Write to CSSR in CAN operation mode or CAN halt mode.

Figure 42.4 shows the write and read of CSSR and MSSR.




Figure 42.4 Write and Read of CSSR and MSSR

The value of CSSR is also updated whenever MSSR is read. When read, the value prior to conversion by the 8/3 encoder can be read.

42.2.17 Acceptance Filter Support Register (AFSR)

Address(es): CAN0.AFSR 0009 0856h, CAN1.AFSR 0009 1856h, CAN2.AFSR 0009 2856h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

Bit	Description	R/W
b15 to b0	After the standard ID of a received message is written, the value converted for data table search can be read.	R/W

Note: Write to AFSR in CAN operation mode or CAN halt mode.

The acceptance filter support unit (ASU) can be used for data table (8 bits × 256) search. In the data table, all standard IDs created by the user are set to be valid/invalid in bit units. When AFSR is written with data in 16-bit units including the SID[10:0] bit in MBj (j = 0 to 31), in which a received standard ID is stored, a decoded row (byte offset) position and column (bit) position for data table search can be read. The ASU can be used for standard (11-bit) IDs only.
The ASU is enabled in the following cases:

- When the ID to receive cannot be masked by the acceptance filter
  (Example) IDs to receive: 078h, 087h, and 111h
- When there are too many IDs to receive and software filtering time is expected to be shortened
  It should be noted that AFSR cannot be set in CAN reset mode.

Figure 42.5 shows the write and read of AFSR.




Figure 42.5 Write and Read of AFSR

42.2.18 Error Interrupt Enable Register (EIER)

Address(es): CAN0.EIER 0009 084Ch, CAN1.EIER 0009 184Ch, CAN2.EIER 0009 284Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	BLIE	OLIE	ORIE	BORIE	BOEIE	EPIE	EWIE	BEIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BEIE	Bus Error Interrupt Enable	0: Bus error interrupt disabled 1: Bus error interrupt enabled	R/W
b1	EWIE	Error-Warning Interrupt Enable	0: Error-warning interrupt disabled 1: Error-warning interrupt enabled	R/W
b2	EPIE	Error-Passive Interrupt Enable	0: Error-passive interrupt disabled 1: Error-passive interrupt enabled	R/W
b3	BOEIE	Bus-Off Entry Interrupt Enable	0: Bus-off entry interrupt disabled 1: Bus-off entry interrupt enabled	R/W
b4	BORIE	Bus-Off Recovery Interrupt Enable	0: Bus-off recovery interrupt disabled 1: Bus-off recovery interrupt enabled	R/W
b5	ORIE	Overrun Interrupt Enable	0: Receive overrun interrupt disabled 1: Receive overrun interrupt enabled	R/W
b6	OLIE	Overload Frame Transmit Interrupt Enable	0: Overload frame transmit interrupt disabled 1: Overload frame transmit interrupt enabled	R/W
b7	BLIE	Bus Lock Interrupt Enable	0: Bus lock interrupt disabled 1: Bus lock interrupt enabled	R/W

EIER is used to enable or disable the error interrupt individually for each error interrupt source in EIFR.
Write to EIER in CAN reset mode.

BEIE Bit (Bus Error Interrupt Enable)

When the BEIE bit is 0, no error interrupt request is generated even if the BEIF flag in EIFR is set to 1. When the BEIE bit is 1, an error interrupt request is generated if the BEIF flag is set to 1.

EWIE Bit (Error-Warning Interrupt Enable)

When the EWIE bit is 0, no error interrupt request is generated even if the EWIF flag in EIFR is set to 1. When the EWIE bit is 1, an error interrupt request is generated if the EWIF flag is set to 1.

EPIE Bit (Error-Passive Interrupt Enable)

When the EPIE bit is 0, no error interrupt request is generated even if the EPIF flag in EIFR is set to 1. When the EPIE bit is 1, an error interrupt request is generated if the EPIF flag is set to 1.

BOEIE Bit (Bus-Off Entry Interrupt Enable)

When the BOEIE bit is 0, no error interrupt request is generated even if the BOEIF flag in EIFR is set to 1. When the BOEIE bit is 1, an error interrupt request is generated if the BOEIF flag is set to 1.

BORIE Bit (Bus-Off Recovery Interrupt Enable)

When the BORIE bit is 0, an error interrupt request is not generated even if the BORIF flag in EIFR is set to 1. When the BORIE bit is set to 1, an error interrupt request is generated if the BORIF flag is set to 1.

ORIE Bit (Overrun Interrupt Enable)

When the ORIE bit is 0, an error interrupt request is not generated even if the ORIF flag in EIFR is set to 1. When the ORIE bit is 1, an error interrupt request is generated if the ORIF flag is set to 1.

OLIE Bit (Overload Frame Transmit Interrupt Enable)

When the OLIE bit is 0, no error interrupt request is generated even if the OLIF flag in EIFR is set to 1. When the OLIE bit is 1, an error interrupt request is generated if the OLIF flag is set to 1.

BLIE Bit (Bus Lock Interrupt Enable)

When the BLIE bit is 0, no error interrupt request is generated even if the BLIF flag in EIFR is set to 1. When the BLIE bit is 1, an error interrupt request is generated if the BLIF flag is set to 1.

42.2.19 Error Interrupt Factor Judge Register (EIFR)

Address(es): CAN0.EIFR 0009 084Dh, CAN1.EIFR 0009 184Dh, CAN2.EIFR 0009 284Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	BLIF	OLIF	ORIF	BORIF	BOEIF	EPIF	EWIF	BEIF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BEIF	Bus Error Detect Flag	0: No bus error detected 1: Bus error detected	R/W
b1	EWIF	Error-Warning Detect Flag	0: No error-warning detected 1: Error-warning detected	R/W
b2	EPIF	Error-Passive Detect Flag	0: No error-passive detected 1: Error-passive detected	R/W
b3	BOEIF	Bus-Off Entry Detect Flag	0: No bus-off entry detected 1: Bus-off entry detected	R/W
b4	BORIF	Bus-Off Recovery Detect Flag	0: No bus-off recovery detected 1: Bus-off recovery detected	R/W
b5	ORIF	Receive Overrun Detect Flag	0: No receive overrun detected 1: Receive overrun detected	R/W
b6	OLIF	Overload Frame Transmission Detect Flag	0: No overload frame transmission detected 1: Overload frame transmission detected	R/W
b7	BLIF	Bus Lock Detect Flag	0: No bus lock detected 1: Bus lock detected	R/W

If an event corresponding to each bit occurs, the corresponding bit in EIFR is set to 1 regardless of the setting of EIER. To set each bit to 0, write 0 by a program. If the set timing occurs simultaneously with the clear timing by the program, the bit becomes 1.

When a single bit is set to 0 by a program, do not use the logic operation instruction (AND) – use the transfer instruction (MOV) to ensure that only the specified bit is set to 0 and the other bits are set to 1. Writing 1 has no effect to these bit values.

BEIF Flag (Bus Error Detect Flag)

The BEIF flag is set to 1 when a bus error is detected.

EWIF Flag (Error-Warning Detect Flag)

The EWIF flag is set to 1 when the value of the receive error counter (REC) or transmit error counter (TEC) exceeds 95. The EWIF flag is set to 1 only when the REC or TEC initially exceeds 95. Thus, if 0 is written to the EWIF flag by a program while the REC or TEC remains greater than 95, the EWIF flag is not set to 1 until the REC and TEC go below 95 and then REC or TEC exceeds 95 again.

EPIF Flag (Error-Passive Detect Flag)

The EPIF flag is set to 1 when the CAN error state becomes error-passive (the REC (receive error counter) or TEC (transmit error counter) value exceeds 127).
The EPIF flag is set to 1 only when the REC or TEC initially exceeds 127. Thus, if 0 is written by a program while the REC or TEC remains greater than 127, the EPIF flag is not set to 1 until the REC and TEC go below 127 and then REC or TEC exceeds 127 again.

BOEIF Flag (Bus-Off Entry Detect Flag)

The BOEIF flag is set to 1 when the CAN error state becomes bus-off (the TEC (transmit error counter) value exceeds 255). The BOEIF flag is also set to 1 when the BOM[1:0] bits in CTLR are 01b (entry to CAN halt mode automatically at bus-off entry) and the CAN module becomes the bus-off state.

BORIF Flag (Bus-Off Recovery Detect Flag)

The BORIF flag is set to 1 when the CAN module recovers from the bus-off state normally by detecting 11 consecutive bits 128 times in the following conditions:

- When the BOM[1:0] bits in CTLR are 00b
- When the BOM[1:0] bits in CTLR are 10b
- When the BOM[1:0] bits in CTLR are 11b

However, the BORIF flag is not set to 1 if the CAN module recovers from the bus-off state in the following conditions:

- When the CANM[1:0] bits in CTLR are set to 01b or 11b (CAN reset mode)
- When the RBOC bit in CTLR is set to 1 (forcible return from bus-off)
- When the BOM[1:0] bits in CTLR are set to 01b
- When the BOM[1:0] bits in CTLR are set to 11b and the CANM[1:0] bits in CTLR are set to 10b (CAN halt mode) before normal recovery occurs

Table 42.7 lists the behavior of BOEIF and BORIF flags according to the CTLR.BOM[1:0] bit setting.

Table 42.7 Behavior of BOEIF and BORIF Flags according to CTLR.BOM[1:0] Bit Setting

BOM[1:0] Bits	BOEIF Flag	BORIF Flag
00b	Set to 1 on entry to the bus-off state.	Set to 1 on exit from the bus-off state.
01b		Do not set to 1.
10b		Set to 1 on exit from the bus-off state.
11b		Set to 1 if normal bus-off recovery occurs before the CANM[1:0] bits are set to 10b (CAN halt mode).

ORIF Flag (Receive Overrun Detect Flag)

The ORIF flag is set to 1 when a receive overrun occurs. This flag is not to set to 1 in overwrite mode.
In overwrite mode, a reception complete interrupt request is generated if an overwrite condition occurs and the ORIF flag is not set to 1.
In normal mailbox mode, if an overrun occurs in any of mailboxes [0] to [31] in overrun mode, this flag is set to 1. In

FIFO mailbox mode, if an overrun occurs in any of mailboxes [0] to [23] or the receive FIFO in overrun mode, this flag is set to 1.

OLIF Flag (Overload Frame Transmission Detect Flag)

The OLIF flag is set to 1 if the transmitting condition of an overload frame is detected when the CAN module performs transmission or reception.

BLIF Flag (Bus Lock Detect Flag)

The BLIF flag is set to 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF flag is set to 1, a bus lock is detected again under either of the following conditions:

- After this flag is set to 0 from 1, recessive bits are detected
- After this flag is set to 0 from 1, the CAN module enters CAN reset mode or CAN halt mode and then enters CAN operation mode again (internal reset).

42.2.20 Receive Error Count Register (RECR)

Address(es): CAN0.RECR 0009 084Eh, CAN1.RECR 0009 184Eh, CAN2.RECR 0009 284Eh

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Description	R/W
b7 to b0	Receive error count function RECR increments or decrements the counter value according to the error status of the CAN module during reception.	R

RECR indicates the value of the receive error counter.

Refer to the ISO 11898-1 Standards about the increment/decrement conditions of the receive error counter.

The value of RECR in the bus-off state is undefined.

42.2.21 Transmit Error Count Register (TECR)

Address(es): CAN0.TECR 0009 084Fh, CAN1.TECR 0009 184Fh, CAN2.TECR 0009 284Fh

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Description	R/W
b7 to b0	Transmit error count function TECR increments or decrements the counter value according to the error status of the CAN module during transmission.	R

TECR indicates the value of the transmit error counter.
Refer to the ISO 11898-1 Standards about the increment/decrement conditions of the transmit error counter.
The value of TECR in the bus-off state is undefined.

42.2.22 Error Code Store Register (ECSR)

Address(es): CAN0.ECSR 0009 0850h, CAN1.ECSR 0009 1850h, CAN2.ECSR 0009 2850h

	b7	b6	b5	b4	b3	b2	b1	b0
	EDPM	ADEF	BE0F	BE1F	CEF	AEF	FEF	SEF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SEF	Stuff Error Flag*1, *2	0: No stuff error detected 1: Stuff error detected	R/W
b1	FEF	Form Error Flag*1, *2	0: No form error detected 1: Form error detected	R/W
b2	AEF	ACK Error Flag*1, *2	0: No ACK error detected 1: ACK error detected	R/W
b3	CEF	CRC Error Flag*1, *2	0: No CRC error detected 1: CRC error detected	R/W
b4	BE1F	Bit Error (recessive) Flag*1, *2	0: No bit error (recessive) detected 1: Bit error (recessive) detected	R/W
b5	BE0F	Bit Error (dominant) Flag*1, *2	0: No bit error (dominant) detected 1: Bit error (dominant) detected	R/W
b6	ADEF	ACK Delimiter Error Flag*1, *2	0: No ACK delimiter error detected 1: ACK delimiter error detected	R/W
b7	EDPM	Error Display Mode Select*3, *4	0: Output of first detected error code 1: Output of accumulated error code	R/W

Note 1. Writing 1 has no effect to these flag values.
Note 2. To write 0 to SEF, FEF, AEF, CEF, BE1F, BE0F, and ADEF flags, do not use the logic operation instruction (AND). Use the transfer (MOV) instruction to ensure that only the specified flag is set to 0 and the other flags are set to 1.
Note 3. Write to the EDPM bit in CAN reset mode or CAN halt mode.
Note 4. If more than one error condition is detected simultaneously, all related flags are set to 1.

ECSR can be used to monitor whether an error has occurred on the CAN bus.
Refer to the ISO 11898-1 Standards to check the generation conditions of each error.

To set each flag except for the EDPM bit to 0, write 0 by a program. If the timing at which each flag is set to 1 and the timing at which 0 is written by a program are the same, the relevant flag is set to 1.

SEF Flag (Stuff Error Flag)

The SEF flag is set to 1 when a stuff error is detected.

FEF Flag (Form Error Flag)

The FEF flag is set to 1 when a form error is detected.

AEF Flag (ACK Error Flag)

The AEF flag is set to 1 when an ACK error is detected.

CEF Flag (CRC Error Flag)

The CEF flag is set to 1 when a CRC error is detected.

BE1F Flag (Bit Error (recessive) Flag)

The BE1F flag is set to 1 when a recessive bit error is detected.

BE0F Flag (Bit Error (dominant) Flag)

The BE0F flag is set to 1 when a dominant bit error is detected.

ADEF Flag (ACK Delimiter Error Flag)

The ADEF flag is set to 1 when a form error is detected with the ACK delimiter during transmission.

EDPM Bit (Error Display Mode Select)

The EDPM bit selects the output mode of ECSR. When the EDPM bit is set to 0, ECSR outputs the first error code. When the EDPM bit is set to 1, ECSR outputs the accumulated error code.

42.2.23 Time Stamp Register (TSR)

Address(es): CAN0.TSR 0009 0854h, CAN1.TSR 0009 1854h, CAN2.TSR 0009 2854h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Description	R/W
b15 to b0	Free-running counter value for the time stamp function	R

Note: Read TSR in 16-bit units.

When TSR is read, the value of the time stamp counter (16-bit free-running counter) at that moment is read.
The value of the time stamp counter reference clock is a multiple of 1 bit time, as configured by the TSPS[1:0] bits in CTLR.
The time stamp counter stops in CAN sleep mode and CAN halt mode, and is initialized in CAN reset mode.
The time stamp counter value is stored to bits TSL[7:0] and TSH[7:0] in MBj when a received message is stored in a receive mailbox.

42.2.24 Test Control Register (TCR)

Address(es): CAN0.TCR 0009 0858h, CAN1.TCR 0009 1858h, CAN2.TCR 0009 2858h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	TSTM[1:0]		TSTE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TSTE	CAN Test Mode Enable	0: CAN test mode disabled 1: CAN test mode enabled	R/W
b2, b1	TSTM[1:0]	CAN Test Mode Select	b2 b1 0 0: Other than CAN test mode 0 1: Listen-only mode 1 0: Self-test mode 0 (external loopback) 1 1: Self-test mode 1 (internal loopback)	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

TCR controls the CAN test mode. Write to TCR in CAN halt mode only.

(1) Listen-Only Mode

The ISO 11898-1 Standards recommend an optional bus monitoring mode. In listen-only mode, valid data frames and valid remote frames can be received. However, only recessive bits can be sent on the CAN bus, and the ACK bit, overload flag, and active error flag cannot be sent.

Listen-only mode can be used for baud rate detection.

Do not request transmission from any mailboxes in listen-only mode.

Figure 42.6 shows the connection when listen-only mode is selected (i = 0 to 2).




Figure 42.6 Connection when Listen-Only Mode is Selected (i = 0 to 2)

(2) Self-Test Mode 0 (External Loopback))

Self-test mode 0 is provided for CAN transceiver tests.
In self-test mode 0, the protocol controller treats its own transmitted messages as messages received via the CAN transceiver and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.
Connect the CTXi and CRXi pins to the transceiver.
Figure 42.7 shows the connection when self-test mode 0 is selected (i = 0 to 2).




Figure 42.7 Connection when Self-Test Mode 0 is Selected (i = 0 to 2)

(3) Self-Test Mode 1 (Internal Loopback)

Self-test mode 1 is provided for self-test functions.
In self-test mode 1, the protocol controller treats its transmitted messages as received messages and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.
In self-test mode 1, the protocol controller performs an internal feedback from the internal CTXi pin to the internal CRXi pin. The input value of the external CRXi pin is ignored. The external CTXi pin outputs only recessive bits. The CTXi and CRXi pins do not need to be connected to the CAN bus or any external device.
Figure 42.8 shows the connection when self-test mode 1 is selected (i = 0 to 2).





Figure 42.8 Connection when Self-Test Mode 1 is Selected (i = 0 to 2)

42.3 Operating Mode

The CAN module has the following four operating modes.

- CAN reset mode
- CAN halt mode
- CAN operation mode
- CAN sleep mode

Figure 42.9 shows the transition between CAN operating modes.



CANM, SLPM, BOM, RBOC: Bits in CTLR

Note 1. The transition timing from the bus-off state to CAN halt mode depends on the setting of the CTLR.BOM[1:0] bits.
When the CTLR.BOM[1:0] bits are 01b, the state transition timing is immediately after entering the bus-off state.
When the CTLR.BOM[1:0] bits are 10b, the state transition timing is at the end of the bus-off state.
When the CTLR.BOM[1:0] bits are 11b, the state transition timing is at the setting of the CTLR.CANM[1:0] bits to 10b (CAN halt mode).
Note 2. Change the CTLR.SLPM bit to set or cancel CAN sleep mode.
Note 3. While the CAN bus is locked at the dominant level, the CAN module does not enter CAN halt mode. In that case, enter CAN reset mode.

Figure 42.9 Transition between CAN Operating Modes

42.3.1 CAN Reset Mode

CAN reset mode is provided for CAN communication configuration.
When the CTLR.CANM[1:0] bits are set to 01b or 11b, the CAN module enters CAN reset mode. Then, the STR.RSTST flag is set to 1. Do not change the CTLR.CANM[1:0] bits until the RSTST flag is set to 1. Set BCR before exiting CAN reset mode to any other modes.
The following registers are initialized to their reset values after entering CAN reset mode, and their initial values are retained during CAN reset mode:

- MCTLj
- STR (except for the SLPST and TFST flags)
- EIFR
- RECR
- TECR
- TSR
- MSSR
- MSMR
- RFCR
- TFCR
- TCR
- ECSR (except for the EDPM bit)

The following registers retain their previous values even after entering CAN reset mode.

- CTLR
- STR (only the SLPST and TFST flags)
- MIER
- EIER
- BCR
- CSSR
- ECSR (only the EDPM bit)
- MBj
- MKR0 to MKR7
- FIDCR0 and FIDCR1
- MKIVLR
- AFSR
- RFPCR
- TFPCR

42.3.2 CAN Halt Mode

CAN halt mode is used for mailbox configuration and test mode setting.

When the CTLR.CANM[1:0] bits are set to 10b, CAN halt mode is selected. Then the STR.HLTST flag is set to 1. Do not change the CTLR.CANM[1:0] bits until the HLTST flag is set to 1.

See Table 42.8 for the state transition conditions when transmitting or receiving.

All registers except for RSTST, HLTST, and SLPST flags in STR remain unchanged when the CAN enters CAN halt mode.

Do not change CTLR (except for bits CANM[1:0] and SLPM) and EIER in CAN halt mode. BCR can be changed in CAN halt mode only when listen-only mode is selected for automatic baud rate detection.

Table 42.8 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-Off
CAN reset mode (forcible transition) CANM[1:0] = 11b	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode without waiting for the end of message transmission.	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN reset mode CANM[1:0] = 01b	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode after waiting for the end of message transmission.*1, *4	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception.*2, *3	CAN module enters CAN halt mode after waiting for the end of message transmission.*1, *2, *4	[When the BOM[1:0] bits are 00b] A halt request from a program will be accepted only after bus-off recovery. [When the BOM[1:0] bits are 01b] CAN module automatically enters CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program). [When the BOM[1:0] bits are 10b] CAN module automatically enters CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program). [When the BOM[1:0] bits are 11b] CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off.

CANM[1:0], BOM[1:0]: Bits in CTLR

Note 1. If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. In a case that the CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.

Note 2. If the CAN bus is locked at the dominant level, the program can detect this state by monitoring the EIFR.BLIF flag. While the CAN bus is locked at the dominant level, the CAN module does not enter CAN halt mode. In that case, enter CAN reset mode.

Note 3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN module transits to CAN halt mode. However, while the CAN bus is locked at the dominant level, the CAN module does not enter CAN halt mode.

Note 4. If a CAN bus error or arbitration-lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN module transits to the requested operating mode. However, while the CAN bus is locked at the dominant level, the CAN module does not enter CAN halt mode.

42.3.3 CAN Sleep Mode

CAN sleep mode is used for reducing current consumption by stopping the clock supply to the CAN module. After a reset from an MCU pin or software reset, the CAN module starts from CAN sleep mode.
When the SLPM bit in CTLR is set to 1, the CAN module enters CAN sleep mode. Then, the SLPST flag in STR is set to 1. Do not change the value of the SLPM bit until the SLPST flag is set to 1. The other registers remain unchanged when the CAN module enters CAN sleep mode.
Write to the SLPM bit in CAN reset mode and CAN halt mode. Do not change any registers (except for the SLPM bit) during CAN sleep mode. Read operation is still allowed.
When the SLPM bit is set to 0, the CAN module is released from CAN sleep mode. When the CAN module exits CAN sleep mode, the other registers remain unchanged.

42.3.4 CAN Operation Mode (Excluding Bus-Off State)

CAN operation mode is used for CAN communication.
When the CANM[1:0] bits in CTLR are set to 00b, the CAN module enters CAN operation mode.
Then RSTST and HLTST flags in STR are set to 0. Do not change the value of the CANM[1:0] until bits RSTST and HLTST flags are set to 0.
If 11 consecutive recessive bits are detected after entering CAN operation mode, the CAN module is in the following states:

- The CAN module becomes an active node on the network, thus enabling transmission and reception of CAN messages.
- Error monitoring of the CAN bus, such as receive and transmit error counters, is performed.

During CAN operation mode, the CAN module may be in one of the following three sub-modes, depending on the status of the CAN bus.

- Idle mode: Transmission or reception is not being performed.
- Receive mode: A CAN message sent by another node is being received.
- Transmit mode:A CAN message is being transmitted. The CAN module receives a message transmitted by the local node simultaneously when self-test mode 0 (TSTM[1:0] bits in TCR = 10b) or self-test mode 1 (TSTM[1:0] bits = 11b) is selected.

Figure 42.10 shows the sub-modes of CAN operation mode.




Figure 42.10 Sub-Modes of CAN Operation Mode

42.3.5 CAN Operation Mode (Bus-Off State)

The CAN module enters the bus-off state according to the increment/decrement rules for the transmit/error counters in the CAN Specifications.
The following cases apply when the CAN module is recovering from the bus-off state. When the CAN module is in the bus-off state, the values of the CAN-related registers, except for STR, EIFR, RECR, TECR and TSR, remain unchanged.

(1) When bits BOM[1:0] in CTLR are 00b (normal mode)

The CAN module enters the error-active state after it has completed the recovery from the bus-off state and CAN communication is enabled. The BORIF flag in EIFR is set to 1 (bus-off recovery detected) at this time.

(2) When bit RBOC in CTLR is set to 1 (forcible return from bus-off)

The CAN module enters the error-active state when it is in the bus-off state and the RBOC bit is set to 1. CAN communication is enabled again after 11b consecutive recessive bits are detected. The BORIF flag is not set to 1 at this time.

(3) When bits BOM[1:0] are 01b (automatic transition to CAN halt mode at bus-off entry)

The CAN module enters CAN halt mode when it reaches the bus-off state. The BORIF flag is not set to 1 at this time.

(4) When bits BOM[1:0] are 10b (automatic transition to CAN halt mode at bus-off end)

The CAN module enters CAN halt mode when it has completed the recovery from bus-off. The BORIF flag is set to 1 at this time.

(5) When bits BOM[1:0] are 11b (automatic transition to CAN halt mode by a program) and bits CANM[1:0] in CTLR are set to 10b (CAN halt mode) during bus-off state

The CAN module enters CAN halt mode when it is in the bus-off state and the CANM[1:0] bits are set to 10b (CAN halt mode). The BORIF flag is not set to 1 at this time.
If the CANM[1:0] bits are not set to 10b during bus-off, the same behavior as (1) applies.

42.4 CAN Communication Speed Setting

The following description explains about CAN communication speed setting.

42.4.1 CAN Clock Setting

The CAN module has a CAN clock selector.
The CAN clock can be set by the CCLKS bit and the BRP[9:0] bits in BCR.
Figure 42.11 shows a block diagram of the CAN clock generator.




Figure 42.11 Block Diagram of CAN Clock Generator

42.4.2 Bit Timing Setting

The bit time consists of the following three segments.
Figure 42.12 shows the bit timing.




Figure 42.12 Bit Timing

42.4.3 Bit Rate

The bit rate depends on the division value of fCAN (CAN clock), the division value of the baud rate prescaler, and the number of Tq of 1 bit time.

$$\text{Bit rate [bps]} = \frac{\text{fCAN}}{\text{Baud rate prescaler division value*1 x number of Tq of 1 bit time}} = \frac{\text{fCANCLK}}{\text{Number of Tq of 1 bit time}}$$

Note 1. Division value of baud rate prescaler = P + 1 (P: 0 to 1023)
P: Setting of the BRP[9:0] bits in BCR

Table 42.9 lists bit rate examples.

Table 42.9 Bit Rate Examples

fCAN	50 MHz		48 MHz		40 MHz		32 MHz	
Bit Rate	Number of Tq	P + 1	Number of Tq	P + 1	Number of Tq	P + 1	Number of Tq	P + 1
1 Mbps	10Tq 25Tq	5 2	8Tq 12Tq 16Tq	6 4 3	10Tq 20Tq	4 2	8Tq 16Tq	4 2
500 kbps	10Tq 25Tq	10 4	8Tq 12Tq 16Tq	12 8 6	10Tq 20Tq	8 4	8Tq 16Tq	8 4
250 kbps	10Tq 25Tq	20 8	8Tq 12Tq 16Tq	24 16 12	10Tq 20Tq	16 8	8Tq 16Tq	16 8
125 kbps	10Tq 25Tq	40 16	8Tq 12Tq 16Tq	48 32 24	10Tq 20Tq	32 16	8Tq 16Tq	32 16
83.3 kbps	10Tq 25Tq	60 24	8Tq 12Tq 16Tq	72 48 36	8Tq 10Tq 16Tq 20Tq	60 48 30 24	8Tq 16Tq	48 24
33.3 kbps	10Tq 25Tq	150 60	8Tq 12Tq 16Tq	180 120 90	8Tq 10Tq 20Tq	150 120 60	8Tq 10Tq 16Tq 20Tq	120 96 60 48

42.5 Mailbox and Mask Register Structure

Figure 42.13 shows the structure of MBj.
There are 32 mailboxes with the same structure.




Figure 42.13 Structure of MBj (j = 0 to 31)

Figure 42.14 shows the structure of MKRk.
There are eight mask registers with the same structure.




Figure 42.14 Structure of MKRk (k = 0 to 7)

Figure 42.15 shows the structure of FIDCR0 and FIDCR1.
There are two FIFO received ID compare registers with the same structure.




Figure 42.15 Structure of FIDCRn (n = 0, 1)

42.6 Acceptance Filtering and Masking Functions

The acceptance filtering function and masking function allows the user to select and receive messages with a specified range of multiple IDs for mailboxes.
Registers MKR0 to MKR7 can perform masking of the standard ID and the extended ID of 29 bits.

- MKR0 corresponds to mailboxes [0] to [3]
- MKR1 corresponds to mailboxes [4] to [7]
- MKR2 corresponds to mailboxes [8] to [11]
- MKR3 corresponds to mailboxes [12] to [15]
- MKR4 corresponds to mailboxes [16] to [19]
- MKR5 corresponds to mailboxes [20] to [23]
- MKR6 corresponds to mailboxes [24] to [27] in normal mailbox mode and the receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.
- MKR7 corresponds to mailboxes [28] to [31] in normal mailbox mode and the receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.

MKIVLR disables acceptance filtering individually for each mailbox.
The IDE bit in MBj is valid when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode).
The RTR bit in MBj selects a data frame or a remote frame.

In FIFO mailbox mode, normal mailboxes (mailboxes [0] to [23]) use the single corresponding register among MKR0 to MKR5 for acceptance filtering. Receive FIFO mailboxes (mailboxes [28] to [31]) use two registers MKR6 and MKR7 for acceptance filtering.
Also, the receive FIFO uses two registers FIDCR0 and FIDCR1 for ID comparison. Bits EID[17:0], SID[10:0], RTR, and IDE in MB28 to MB31 for the receive FIFO are disabled. As acceptance filtering depends on the result of two logic AND operations, two ranges of IDs can be received into the receive FIFO.
MKIVLR is disabled for the receive FIFO.

If both the standard ID and extended ID are set in the IDE bits in FIDCR0 and FIDCR1 individually, both ID formats are received.
If both the data frame and remote frame are set in the RTR bits in FIDCR0 and FIDCR1 individually, both data and remote frames are received.
When combination with two ranges of IDs is not necessary, set the same mask value and the same ID into both the FIFO ID and mask register.
Figure 42.16 shows the correspondence between mask registers and mailboxes. Figure 42.17 shows acceptance filtering.





Figure 42.16 Correspondence between Mask Registers and Mailboxes



Note 1. The settings of FIDCR0 and FIDCR1 are used in FIFO mailbox mode.
Note 2. Invalid in FIFO mailboxes.

Figure 42.17 Acceptance Filtering

42.7 Reception and Transmission

Table 42.10 lists how to make the CAN communication mode settings.

Table 42.10 Setting of CAN Receive Mode and CAN Transmit Mode

MCTLj. TRMREQ	MCTLj. RECREQ	MCTLj. ONESHOT	Communication Mode of Mailbox
0	0	0	Mailbox disabled or transmission being aborted.
0	0	1	Can be configured only when transmission or reception from a mailbox programmed in one-shot mode is aborted.
0	1	0	Configured as a receive mailbox for a data frame or a remote frame.
0	1	1	Configured as a one-shot receive mailbox for a data frame or a remote frame.
1	0	0	Configured as a transmit mailbox for a data frame or a remote frame.
1	0	1	Configured as a one-shot transmit mailbox for a data frame or a remote frame.
1	1	0	Do not set.
1	1	1	Do not set.

j = 0 to 31

When a mailbox is configured as a receive mailbox or a one-shot receive mailbox, note the following:

1. Before a mailbox is configured as a receive mailbox or a one-shot receive mailbox, set MCTLj to 00h.
2. A received message is stored into the first mailbox that matches the condition according to the result of receive mode setting and acceptance filtering. Upon deciding the mailbox to store the received message, the mailbox with the smaller number has higher priority.
3. In CAN operation mode, when the CAN module transmits a message whose ID matches with the ID/mask set of a mailbox configured to receive messages, the CAN module never receives the transmitted data. In self-test mode, however, the CAN module will receive its transmitted data. In this case, the CAN module returns ACK.

When configuring a mailbox as a transmit mailbox or a one-shot transmit mailbox, note the following:

4. Before a mailbox is configured as a transmit mailbox or a one-shot transmit mailbox, ensure that MCTLj is 00h and that there is no pending abort process.

42.7.1 Reception

Figure 42.18 shows an operation example of data frame reception in overwrite mode.
This example shows the operation of overwriting the first message when the CAN module receives two consecutive CAN messages which match the receiving conditions of MCTLj (j = 0 to 31).




Figure 42.18 Operation Example of Data Frame Reception in Overwrite Mode

1. When an SOF is detected on the CAN bus, the RECST flag in STR is set to 1 (reception in progress) if the CAN module has no message ready to start transmission.
2. The acceptance filter processing starts at the beginning of the CRC field to select the receive mailbox.
3. After a message has been received, the NEWDATA flag in MCTLj for the receive mailbox is set to 1 (new message is being stored or has been stored to the mailbox). The INVALDATA flag in MCTLj is set to 1 (message is being updated) at the same time, and then the INVALDATA flag is set to 0 (message valid) again after the complete message is transferred to the mailbox.
4. When the interrupt enable bit in MIER for the receive mailbox is 1 (interrupt enabled), the CANi reception complete interrupt request is generated. This interrupt (CANi reception complete interrupt) is generated when the INVALDATA flag is set to 0.
5. After reading the message from the mailbox, the NEWDATA flag needs to be set to 0 by a program.
6. In overwrite mode, if the next CAN message has been received into a mailbox whose NEWDATA flag is still set to 1, the MSGLOST flag in MCTLj is set to 1 (message has been overwritten). The new received message is transferred to the mailbox. The CANi reception complete interrupt request is generated the same as in 4.

Figure 42.19 shows the operation example of data frame reception in overrun mode.
This example shows the operation of overrunning the second message when the CAN module receives two consecutive CAN messages which match the receiving conditions of MCTLj (j = 0 to 31).




Figure 42.19 Operation Example of Data Frame Reception in Overrun Mode

1. to 5. are the same as in overwrite mode.

6. In overrun mode, if the next CAN message has been received before the NEWDATA flag in MCTLj is set to 0, the MSGLOST flag in MCTLj is set to 1 (message has been overrun). The new received message is discarded and a CANi error interrupt request is generated if the corresponding interrupt enable bit in EIER is set to 1 (interrupt enabled).

42.7.2 Transmission

Figure 42.20 shows an operation example of data frame transmission.




Figure 42.20 Operation Example of Data Frame Transmission

1. When a TRMREQ bit in MCTLj (j = 0 to 31) is set to 1 (transmit mailbox) in the bus-idle state, the mailbox scan processing starts to decide the highest-priority mailbox for transmission. Once the transmit mailbox is decided, the TRMACTIVE flag in MCTLj is set to 1 (from acceptance of transmission request to completion of transmission, or error/arbitration-lost), the TRMST flag in STR is set to 1 (transmission in progress), and the CAN module starts transmission.*1
2. If other TRMREQ bits are set, the transmission scan processing starts with the CRC delimiter for the next transmission.
3. If transmission is completed without losing arbitration, the SENTDATA flag in MCTLj is set to 1 (transmission completed) and the TRMACTIVE flag is set to 0 (transmission is pending or transmission is not requested). If the interrupt enable bit in MIER is 1 (interrupt enabled), the CANi transmission complete interrupt request is generated.
4. When requesting the next transmission from the same mailbox, set SENTDATA flag and TRMREQ bit to 0, then set the TRMREQ bit to 1 after checking that SENTDATA flag and TRMREQ bit have been set to 0.

Note 1. If arbitration is lost after the CAN module starts transmission, the TRMACTIVE flag is set to 0. The transmission scan processing is performed again to search for the highest-priority transmit mailbox from the beginning of the CRC delimiter. If an error occurs either during transmission or following the arbitration-lost, the transmission scan processing is performed again to search for the highest-priority transmit mailbox from the start of the error delimiter.

42.8 CAN Interrupt

The CAN module provides the following CAN interrupts for each channel. Table 42.11 lists CAN interrupts.

- CANi reception complete interrupt (mailboxes 0 to 31) [RXMi]
- CANi transmission complete interrupt (mailboxes 0 to 31) [TXMi]
- CANi receive FIFO interrupt [RXFi]
- CANi transmit FIFO interrupt [TXFi]
- CANi error interrupt [ERSi]

There are eight types of interrupt sources for the CANi error interrupts. These sources can be determined by checking EIFR.

- Bus error
- Error-warning
- Error-passive
- Bus-off entry
- Bus-off recovery
- Receive overrun
- Overload frame transmission
- Bus lock

Table 42.11 CAN Interrupts

Module	Interrupt Symbol	Interrupt Source	Source Flag
CANi	ERSi	Bus lock detected	EIFR.BLIF
		Overload frame transmission detected	EIFR.OLIF
		Overrun detected	EIFR.ORIF
		Bus-off recovery detected	EIFR.BORIF
		Bus-off entry detected	EIFR.BOEIF
		Error-passive detected	EIFR.EPIF
		Error-warning detected	EIFR.EWIF
		Bus error detected	EIFR.BEIF
	RXFi	Receive FIFO message received (MIER[29] = 0)	RFCR.RFUST[2:0]
		Receive FIFO warning (MIER[29] = 1)	
	TXFi	Transmit FIFO message transmission completed (MIER[25] = 0)	TFCR.TFUST[2:0]
		FIFO last message transmission completed (MIER[25] = 1)	
	RXMi	Mailbox 0 to 31 message received	MCTL0.NEWDATA to MCTL31.NEWDATA
	TXMi	Mailbox 0 to 31 message transmission completed	MCTL0.SENTDATA to MCTL31.SENTDATA

i = 0 to 2

42.9 Usage Notes

42.9.1 Setting for the Module-Stop State

Module stop control register B (MSTPCRB) can be used to enable or disable operation of the CAN module. The CAN module is stopped after a reset. The registers become accessible on release from the module-stop state. For details, refer to section 11, Low Power Consumption.

43. Serial Peripheral Interface (RSPIc)

In this section, “PCLK” is used to refer to PCLKA.

43.1 Overview

This MCU includes three channels of Serial Peripheral Interface (RSPI).
The RSPI channels are capable of high-speed, full-duplex or simplex (transmit-only) synchronous serial communications with multiple processors and peripheral devices.
Table 43.1 lists the specifications of the RSPI, and Figure 43.1 shows a block diagram of the RSPI.
In this section, x indicates A, B or C, and i indicates 0 to 3. Also, m as used with the RSPI command registers (SPCMDm) indicates 0 to 7.


Table 43.1 RSPI Specifications (1/2)

Item	Description
Number of channels	Three channels
RSPI transfer functions	• Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method). • Communication mode: Full-duplex or simplex (transmit-only) can be selected. • Switching of the polarity of RSPCK • Switching of the phase of RSPCK
Data format	• MSB first/LSB first selectable • Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. • 128-bit transmit/receive buffers • Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits). • Byte swapping of transmit and receive data is selectable.
Bit rate	• In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096). • In slave mode, the minimum PCLK clock divided by 4 can be input as RSPCK (the maximum frequency of RSPCK is that of PCLK divided by 4). Width at high level: 2 cycles of PCLK; width at low level: 2 cycles of PCLK
Buffer configuration	• Double buffer configuration for the transmit/receive buffers • 128 bits for the transmit/receive buffers
Error detection	• Mode fault error detection • Overrun error detection*1 • Parity error detection • Underrun error detection
SSL control function	• Four SSL pins (SSLx0 to SSLx3) for each channel • In single-master mode, SSLx0 to SSLx3 pins are output. • In multi-master mode: SSLx0 pin for input, and SSLx1 to SSLx3 pins for either output or unused. • In slave mode: SSLx0 pin for input, and SSLx1 to SSLx3 pins for unused. • Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Controllable wait for next-access SSL output assertion (next-access delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) • Function for changing SSL polarity
Control in master transfer	• A transfer of up to eight commands can be executed sequentially in looped execution. • For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB first, burst, RSPCK delay, SSL negation delay, and next-access delay • A transfer can be initiated by writing to the transmit buffer. • MOSI signal value specifiable in SSL negation • RSPCK auto-stop function

Table 43.1 RSPI Specifications (2/2)

Item	Description
Interrupt sources	• Interrupt sources Receive buffer full interrupt Transmit buffer empty interrupt Error interrupt (mode fault, overrun, underrun, or parity error) Idle interrupt
Event link function (output)	• The following events can be output to the event link controller. (RSPI0) Receive buffer full event Transmit buffer empty event Error event (mode fault, overrun, underrun, or parity error) Idle event Transmit end event
Others	• Function for initializing the RSPI • Loopback mode
Low power consumption function	Module stop state can be set.

Note 1. In master reception and when the RSPCK auto-stop function is enabled, an overrun error does not occur because the transfer clock is stopped at the timing of overrun error detection.



SPCR: RSPI control register
SPCR2: RSPI control register 2
SSLP: RSPI slave select polarity register
SPPCR: RSPI pin control register
SPSR: RSPI status register
SPDR: RSPI data register
SPSCR: RSPI sequence control register
SPSSR: RSPI sequence status register
SPDCR: RSPI data control register
SPCKD: RSPI clock delay register
SSLND: RSPI slave select negation delay register
SPND: RSPI next-access delay register
SPCMD: RSPI command registers 0 to 7 (eight registers)
SPDCR2: RSPI data control register 2
SPBR: RSPI bit rate register
SPTX: RSPI transmit buffer
SPRX: RSPI receive buffer

Note 1. Event output is supported by RSPI0 only.

Figure 43.1 RSPI Block Diagram

Table 43.2 lists the I/O pins used in the RSPI.
The RSPI automatically switches the I/O direction of the SSLx0 pin. SSLx0 is set as an output when the RSPI is a single master and as an input when the RSPI is a multi-master or a slave. Pins RSPCKx, MOSIx, and MISOx are automatically set as inputs or outputs according to the setting of master or slave and the level input on the SSLx0 pin.
Refer to section 43.3.2, Controlling RSPI Pins for details.

Table 43.2 RSPI Pin Configuration

Channel	Pin Name	I/O	Function
RSPI0	RSPCKA	I/O	Clock I/O
	MOSIA	I/O	Master transmit data I/O
	MISOA	I/O	Slave transmit data I/O
	SSLA0	I/O	Slave selection I/O
	SSLA1	Output	Slave selection output
	SSLA2	Output	Slave selection output
	SSLA3	Output	Slave selection output
RSPI1	RSPCKB	I/O	Clock I/O
	MOSIB	I/O	Master transmit data I/O
	MISOB	I/O	Slave transmit data I/O
	SSLB0	I/O	Slave selection I/O
	SSLB1	Output	Slave selection output
	SSLB2	Output	Slave selection output
	SSLB3	Output	Slave selection output
RSPI2	RSPCKC	I/O	Clock I/O
	MOSIC	I/O	Master transmit data I/O
	MISOC	I/O	Slave transmit data I/O
	SSLC0	I/O	Slave selection I/O
	SSLC1	Output	Slave selection output
	SSLC2	Output	Slave selection output
	SSLC3	Output	Slave selection output

43.2 Register Descriptions

43.2.1 RSPI Control Register (SPCR)

Address(es): RSPI0.SPCR 000D 0100h, RSPI1.SPCR 000D 0140h, RSPI2.SPCR 000D 0300h

	b7	b6	b5	b4	b3	b2	b1	b0
	SPRIE	SPE	SPTIE	SPEIE	MSTR	MODFEN	TXMD	SPMS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SPMS	RSPI Mode Select*1	0: SPI operation (4-wire method) 1: Clock synchronous operation (3-wire method)	R/W
b1	TXMD	Communications Operating Mode Select*1	0: Full-duplex communications (enables the receiver) 1: Transmit-only simplex communications (disables the receiver)	R/W
b2	MODFEN	Mode Fault Error Detection Enable *1	0: Disables the detection of mode fault error 1: Enables the detection of mode fault error	R/W
b3	MSTR	RSPI Master/Slave Mode Select*1	0: Slave mode 1: Master mode	R/W
b4	SPEIE	Error Interrupt Enable	0: Disables the generation of error interrupt requests 1: Enables the generation of error interrupt requests	R/W
b5	SPTIE	Transmit Buffer Empty Interrupt Enable	0: Disables the generation of transmit buffer empty interrupt requests 1: Enables the generation of transmit buffer empty interrupt requests	R/W
b6	SPE	RSPI Function Enable	0: Disables the RSPI function 1: Enables the RSPI function	R/W
b7	SPRIE	Receive Buffer Full Interrupt Enable	0: Disables the generation of receive buffer full interrupt requests 1: Enables the generation of receive buffer full interrupt requests	R/W

Note 1. Do not change the values of the MSTR, MODFEN, TXMD, and SPMS bits while the SPE bit is 1.

SPMS Bit (RSPI Mode Select)

The SPMS bit selects SPI operation (4-wire method) or clock synchronous operation (3-wire method).
The SSLx0 to SSLx3 pins are not used in clock synchronous operation. The RSPCKx, MOSIx, and MISOx pins handle communications. If clock synchronous operation is to proceed in master mode (SPCR.MSTR = 1), the SPCMDm.CPHA bit can be set to either 0 or 1. Set the CPHA bit to 1 if clock synchronous operation is to proceed in slave mode (SPCR.MSTR = 0). Do not set the CPHA bit to 0 when clock synchronous operation is to proceed in slave mode (SPCR.MSTR = 0).

TXMD Bit (Communications Operating Mode Select)

The TXMD bit selects full-duplex communications or transmit-only simplex communications.
When performing communications with the TXMD bit set to 1, the RSPI performs only transmit operations and not receive operations (refer to section 43.3.6, Communications Operating Mode).
When the TXMD bit is set to 1, receive buffer full interrupt requests cannot be used.

MODFEN Bit (Mode Fault Error Detection Enable)

The MODFEN bit enables or disables the detection of mode fault error (refer to section 43.3.9, Error Detection). In addition, the RSPI determines the I/O direction of the SSLx0 to SSLx3 pins based on combinations of the MODFEN and MSTR bits (refer to section 43.3.2, Controlling RSPI Pins).

MSTR Bit (RSPI Master/Slave Mode Select)

The MSTR bit selects master/slave mode of the RSPI. According to MSTR bit settings, the RSPI determines the direction of pins RSPCKx, MOSIx, MISOx, and SSLx0 to SSLx3.

SPEIE Bit (Error Interrupt Enable)

The SPEIE bit enables or disables the generation of error interrupt requests when the RSPI detects a mode fault error or underrun error and sets the SPSR.MODF flag to 1, when the RSPI detects an overrun error and sets the SPSR.OVRF flag to 1, or when the RSPI detects a parity error and sets the SPSR.PERF flag to 1 (refer to section 43.3.9, Error Detection).

SPTIE Bit (Transmit Buffer Empty Interrupt Enable)

The SPTIE bit enables or disables the generation of transmit buffer empty interrupt requests when the RSPI detects when the transmit buffer is empty.

A transmit buffer empty interrupt request when transmission starts is generated by setting the SPE and SPTIE bits to 1 at the same time or by setting the SPE bit to 1 after setting the SPTIE bit to 1.

Note that a transmit buffer interrupt is generated when the SPTIE bit is 1 even if the RSPI function is disabled (the SPTIE bit is changed to 0).

SPE Bit (RSPI Function Enable)

The SPE bit enables or disables the RSPI function.

When the SPSR.MODF flag is 1, the SPE bit cannot be set to 1. For details, refer to section 43.3.9, Error Detection.

Setting the SPE bit to 0 disables the RSPI function, and initializes a part of the module function. For details, refer to section 43.3.10, Initializing RSPI. Furthermore, a transmit buffer empty interrupt request is generated by the state of the SPE bit changing from 0 to 1 or from 1 to 0.

SPRIE Bit (Receive Buffer Full Interrupt Enable)

If the RSPI has detected a receive buffer full write after completion of a serial transfer, the SPRIE bit enables or disables the generation of a receive buffer full interrupt request.

43.2.2 RSPI Slave Select Polarity Register (SSLP)

Address(es): RSPI0.SSLP 000D 0101h, RSPI1.SSLP 000D 0141h, RSPI2.SSLP 000D 0301h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	SSL3P	SSL2P	SSL1P	SSL0P
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SSL0P	SSL0 Signal Polarity Setting	0: SSL0 signal is active low 1: SSL0 signal is active high	R/W
b1	SSL1P	SSL1 Signal Polarity Setting	0: SSL1 signal is active low 1: SSL1 signal is active high	R/W
b2	SSL2P	SSL2 Signal Polarity Setting	0: SSL2 signal is active low 1: SSL2 signal is active high	R/W
b3	SSL3P	SSL3 Signal Polarity Setting	0: SSL3 signal is active low 1: SSL3 signal is active high	R/W
b7 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: Do not change the SSLP register while the SPCR.SPE bit is 1.

43.2.3 RSPI Pin Control Register (SPPCR)

Address(es): RSPI0.SPPCR 000D 0102h, RSPI1.SPPCR 000D 0142h, RSPI2.SPPCR 000D 0302h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	MOIFE	MOIFV	—	—	SPLP2	SPLP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SPLP	RSPI Loopback	0: Normal mode 1: Loopback mode (data is inverted for transmission)	R/W
b1	SPLP2	RSPI Loopback 2	0: Normal mode 1: Loopback mode (data is not inverted for transmission)	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	MOIFV	MOSI Idle Fixed Value	0: The level output on the MOSIx pin during MOSI idling corresponds to low 1: The level output on the MOSIx pin during MOSI idling corresponds to high	R/W
b5	MOIFE	MOSI Idle Value Fixing Enable	0: MOSI output value equals final data from previous transfer 1: MOSI output value equals the value set in the MOIFV bit	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note: Do not change the SPPCR register while the SPCR.SPE bit is 1.

SPLP Bit (RSPI Loopback)

The SPLP bit selects the mode of the RSPI pins.

When the SPLP bit is set to 1, the RSPI shuts off the path between the MISOx pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIx pin and the shift register if the SPCR.MSTR bit is 0, and connects (inverts) the input path and output path for the shift register (loopback mode).

SPLP2 Bit (RSPI Loopback 2)

The SPLP2 bit selects the mode of the RSPI pins.

When the SPLP2 bit is set to 1, the RSPI shuts off the path between the MISOx pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIx pin and the shift register if the SPCR.MSTR bit is 0, and connects the input path and output path for the shift register (loopback mode).

MOIFV Bit (MOSI Idle Fixed Value)

If the MOIFE bit is 1 in master mode, the MOIFV bit determines the MOSIx pin output value during the SSL negation period (including the SSL retention period during a burst transfer).

MOIFE Bit (MOSI Idle Value Fixing Enable)

The MOIFE bit fixes the MOSIx output value when the RSPI in master mode is in an SSL negation period (including the SSL retention period during a burst transfer). When the MOIFE bit is 0, the RSPI outputs the last data from the previous serial transfer during the SSL negation period to the MOSIx pin. When the MOIFE bit is 1, the RSPI outputs the fixed value set in the MOIFV bit to the MOSIx pin.

43.2.4 RSPI Status Register (SPSR)

Address(es): RSPI0.SPSR 000D 0103h, RSPI1.SPSR 000D 0143h, RSPI2.SPSR 000D 0303h

	b7	b6	b5	b4	b3	b2	b1	b0
	SPRF	—	SPTEF	UDRF	PERF	MODF	IDLNF	OVRF
Value after reset:	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	OVRF	Overrun Error Flag	0: No overrun error occurs 1: An overrun error occurs	R/(W) *1
b1	IDLNF	Idle Flag	0: RSPI is in the idle state 1: RSPI is in the transfer state	R
b2	MODF	Mode Fault Error Flag	0: Neither a mode fault error nor an underrun error occurs 1: A mode fault error or an underrun error occurs	R/(W) *1
b3	PERF	Parity Error Flag	0: No parity error occurs 1: A parity error occurs	R/(W) *1
b4	UDRF	Underrun Error Flag	This flag is used with the MODF flag to check the state in terms of mode fault errors and underrun errors. b4 b2 0 0: Neither a mode fault error nor an underrun error occurs 0 1: A mode fault error occurs 1 1: An underrun error occurs	R/(W) *1, *2
b5	SPTEF	Transmit Buffer Empty Flag	0: Transmit buffer has valid data 1: Transmit buffer has no valid data	R*3
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	SPRF	Receive Buffer Full Flag	0: Receive buffer has no valid data 1: Receive buffer has valid data	R*3

Note 1. Only 0 can be written to clear the flag after reading 1.
Note 2. Clear the MODF and UDRF flags at the same time.
Note 3. The write value should be 1.

OVRF Flag (Overrun Error Flag)

The OVRF flag indicates the occurrence of an overrun error. In master mode (when the SPCR.MSTR bit is 1) and when the RSPCK clock auto-stop function is enabled (the SPCR2.SCKASE bit is 1), an overrun error does not occur; accordingly this flag does not become 1. For details, refer to section 43.3.9.1, Overrun Error.

[Setting condition]

- When the next data reception ends while the SPCR.TXMD bit is 0 and the receive buffer is full.

[Clearing condition]

- When the SPSR register is read while the OVRF flag is 1, and then 0 is written to the OVRF flag.

IDLNF Flag (Idle Flag)

The IDLNF flag indicates the transfer status of the RSPI.

[Setting condition]

Master mode

- When both of the conditions in master mode under the [Clearing condition] below are not satisfied.

Slave mode

- When the SPCR.SPE bit is set to 1 (enables the RSPI function).

[Clearing condition]

Master mode

- When the SPCR.SPE bit is set to 0 (disables the RSPI function)
- When all of the following conditions are satisfied.
  1. The transmit buffer is empty (the SPTEF flag is 1)
  2. The SPSSR.SPCP[2:0] bits are 000b
  3. The transmission of the last bit has been completed and the time specified by the SSLND.SLNDL[2:0] and SPND.SPNDL[2:0] bits has elapsed

Slave mode

- When the SPCR.SPE bit is set to 0 (disables the RSPI function).

MODF Flag (Mode Fault Error Flag)

Indicates the occurrence of a mode fault error or an underrun error. The UDRF flag indicates whether the error is a mode fault error or an underrun error.

[Setting condition]

Multi-master mode

- When the input level of the SSLxi pin changes to the active level while the SPCR.MSTR bit is 1 (master mode) and the SPCR.MODFEN bit is 1 (mode fault error detection is enabled), the RSPI detects a mode fault error.

Slave mode

- When the SSLxi pin is negated before the RSPCK cycle necessary for data transfer ends while the SPCR.MSTR bit is 0 (slave mode) and the SPCR.MODFEN bit is 1 (mode fault error detection is enabled), the RSPI detects a mode fault error.
- When the serial transfer starts while the SPCR.SPE bit is 1 (enables the RSPI function) and the transmit data are not ready for output, the RSPI detects an underrun error.

The active level of the SSLxi signal is determined by the SSLP.SSLiP bit (SSLi signal polarity setting bit).

[Clearing condition]

- When the SPSR register is read while the MODF flag is 1, and then 0 is written to the MODF flag.

PERF Flag (Parity Error Flag)

Indicates the occurrence of a parity error.

[Setting condition]

- When a data reception ends while the SPCR.TXMD bit is 0 and the SPCR2.SPPE bit is 1, the RSPI detects a parity error.

[Clearing condition]

- When the SPSR register is read while the PERF flag is 1, and then 0 is written to the PERF flag.

UDRF Flag (Underrun Error Flag)

Indicates the occurrence of an underrun error. When this flag becomes 1, the MODF flag becomes 1 too. When the MODF flag is 1 and this flag is 0, the error is a mode fault error.

[Setting condition]

- When the serial transfer starts while the SPCR.MSTR bit is 0 (slave mode), the SPCR.SPE bit is 1 (enables the RSPI function), and the transmit data are not ready for output, the RSPI detects an underrun error

[Clearing condition]

- When 0 is written to the UDRF flag after reading the SPSR register while the UDRF flag is 1

SPTEF Flag (Transmit Buffer Empty Flag)

Indicates whether the transmit buffer (SPTX) in the RSPI data register has valid data.

[Setting condition]

- When the SPCR.SPE bit is set to 0 (disables the RSPI function).
- When the number of frames of transmit data specified by the SPDCR.SPFC[1:0] bits have been transferred from the transmit buffer to the shift register.

[Clearing condition]

- When the number of frames of transmit data specified by the SPDCR.SPFC[1:0] bits is written to the SPDR register.

The SPDR register can be set only when the SPTEF flag is 1. The data in the transmit buffer is not updated when the SPDR register is set while the SPTEF flag is 0.

SPRF Flag (Receive Buffer Full Flag)

Indicates whether the receive buffer (SPRX) in the RSPI data register has valid data.

[Setting condition]

- When the number of frames of receive data specified by the SPDCR.SPFC[1:0] bits is transferred from shift register to the receive buffer (SPRX) while the SPCR.TXMD bit is 0 (full duplex) and the SPRF flag is 0.
  Note that the SPRF flag does not become 1 when the OVRF flag is 1.

[Clearing condition]

- When all of the received data are read from the SPDR register.

43.2.5 RSPI Data Register (SPDR)

- When accessing in longword size

Address(es): RSPI0.SPDR 000D 0104h, RSPI1.SPDR 000D 0144h, RSPI2.SPDR 000D 0304h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When accessing in word size

Address(es): RSPI0.SPDR.H 000D 0104h, RSPI1.SPDR.H 000D 0144h, RSPI2.SPDR.H 000D 0304h


	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	H															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When accessing in byte size

Address(es): RSPI0.SPDR.HH 000D 0104h, RSPI1.SPDR.HH 000D 0144h, RSPI2.SPDR.HH 000D 0304h

	b7	b6	b5	b4	b3	b2	b1	b0
	HH							
Value after reset:	0	0	0	0	0	0	0	0

The SPDR register is the interface with the buffers that hold data for transmission and reception by the RSPI.
When accessing in longwords (the SPLW bit is 1 and the SPBYT bit is 0), access the SPDR register in 32-bit units.
When accessing in words (the SPLW bit is 0 and the SPBYT bit is 0), access the SPDR.H register in 16-bit units.
When accessing in bytes (the SPBYT bit is 1), access the SPDR.HH register in 8-bit units.
The transmit buffer (SPTX) and receive buffer (SPRX) are independent but are both mapped to the SPDR register.
Figure 43.2 shows the Configuration of the SPDR Register.



Note 1. The destination buffer and stage for access is automatically switched by hardware.

Figure 43.2 Configuration of the SPDR Register

The transmit and receive buffers each have four stages. The number of stages to be used is selectable by the number of frames specification bits in the RSPI data control register (SPDCR.SPFC[1:0]). The eight stages of the buffer are all mapped to the single address of the SPDR register.

Data written to the SPDR register are written to a transmit-buffer stage (SPTXn) (n = 0 to 3) and then transmitted from the buffer. The receive buffer holds received data on completion of reception. The receive buffer is not updated if an overrun is generated.

Furthermore, if the data length is other than 32 bits, bits not referred to in SPTXn (n = 0 to 3) are stored in the corresponding bits in SPRXn. For example, if the data length is 9 bits, received data are stored in the SPRXn[8:0] bits and the SPTXn[31:9] bits are stored in the SPRXn[31:9] bits.

(1) Bus Interface

The SPDR register is the interface with 32-bit wide transmit and receive buffers, each of which has four stages, for a total of 32 bytes. In other words, the 32 bytes are mapped to the 4-byte address space for the SPDR register. Furthermore, the unit of access for the SPDR register is selected by the SPDCR.SPLW bit and the SPDCR.SPBYT bit.
Data for transmission should be flush with the LSB end of the register. Received data are stored flush with the LSB end.
Operations involved in writing to and reading from the SPDR register are described below.

(a) Writing

Data written to the SPDR register are written to a transmit buffer (SPTXn). This is not influenced by the value of the SPDCR.SPRDTD bit unlike when reading from the SPDR register.
The transmit buffer includes a transmit buffer write pointer which is automatically updated to indicate the next stage each time data are written to the SPDR register.
Figure 43.3 shows the configuration of the bus interface with the transmit buffer in the case of writing to the SPDR register.




Figure 43.3 Configuration of the SPDR Register (Writing)

The sequence for switching the transmit buffer write pointer differs with the setting of the number of frames specification bits in the RSPI data control register (SPDCR.SPFC[1:0]).

- Settings of the SPFC[1:0] bits and sequence of switching the pointer among SPTX0 to SPTX3.
  When the SPFC[1:0] bits are 00b: SPTX0 → SPTX0 → SPTX0 → …
  When the SPFC[1:0] bits are 01b: SPTX0 → SPTX1 → SPTX0 → SPTX1 → …
  When the SPFC[1:0] bits are 10b: SPTX0 → SPTX1 → SPTX2 → SPTX0 → SPTX1 → …
  When the SPFC[1:0] bits are 11b: SPTX0 → SPTX1 → SPTX2 → SPTX3 → SPTX0 → SPTX1 → …

When 1 is written to the RSPI function enable bit in the RSPI control register (SPCR.SPE) while the bit's current value is 0, SPTX0 will be the destination the next time writing proceeds.
When writing to the transmit buffer (SPTXn) after generation of the transmit buffer empty interrupt (after the SPSR.SPTEF flag becomes 1), write the number of frames set by the number of frames specification bits (SPFC[1:0]) in the RSPI data control register (SPDCR). Even if the number of frames is written to the transmit buffer (SPTXn), the value of the buffer is not updated after completion of the writing and before generation of the next transmit buffer empty interrupt (while the SPSR.SPTEF flag is 0).

(b) Reading

The SPDR register can be read to read the value of a receive buffer (SPRXn) or a transmit buffer (SPTXn). The setting of the RSPI receive/transmit data select bit in the RSPI data control register (SPDCR.SPRDTD) selects whether reading is of the receive or transmit buffer.

The sequence of reading the SPDR register is controlled by independent pointers, receive buffer read pointer and transmit buffer read pointer.

Figure 43.4 shows the configuration of the bus interface with the receive and transmit buffers in the case of reading from the SPDR register.




Figure 43.4 Configuration of the SPDR Register (Reading)

Reading the receive buffer switches the receive buffer read pointer to the next buffer automatically.

The sequence of switching the receive buffer read pointer is the same as that for the transmit buffer write pointer. However, when 1 is written to the RSPI function enable bit in the RSPI control register (SPCR.SPE) while the bit's current value is 0, SPRX0 will be indicated by the buffer read pointer the next time reading proceeds.

The transmit buffer read pointer is updated when writing to the SPDR register, and not updated when reading from the transmit buffer. When reading from the transmit buffer, the value most recently written to the SPDR register is read. However, after generation of the transmit buffer empty interrupt, the values read from the transmit buffer are all 0 in the interval after completion of writing the number of frames of data specified in the number of frames specification bits (SPDCR.SPFC[1:0]) and before generation of the next buffer empty interrupt (while the SPSR.SPTEF flag is 0).

43.2.6 RSPI Sequence Control Register (SPSCR)

Address(es): RSPI0.SPSCR 000D 0108h, RSPI1.SPSCR 000D 0148h, RSPI2.SPSCR 000D 0308h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SPSLN[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SPSLN[2:0]	RSPI Sequence Length Specification	b2 b0 Sequence Length — Referenced SPCMD0 to SPCMD7 registers (No.) 0 0 0: 1 — 0→0→… 0 0 1: 2 — 0→1→0→… 0 1 0: 3 — 0→1→2→0→… 0 1 1: 4 — 0→1→2→3→0→… 1 0 0: 5 — 0→1→2→3→4→0→… 1 0 1: 6 — 0→1→2→3→4→5→0→… 1 1 0: 7 — 0→1→2→3→4→5→6→0→… 1 1 1: 8 — 0→1→2→3→4→5→6→7→0→… The order in which the SPCMD0 to SPCMD7 registers are to be referenced is changed according to the sequence length that is set in these bits. The relationship among the setting of these bits, sequence length, and the SPCMD0 to SPCMD7 registers referenced by the RSPI is shown above. However, the RSPI in slave mode references the SPCMD0 register.	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPSCR register sets the sequence length when the RSPI operates in master mode. When changing the SPSCR.SPSLN[2:0] bits while both the SPCR.MSTR and SPCR.SPE bits are 1, the bits should be changed while the SPSR.IDLNF flag is 0.

SPSLN[2:0] Bits (RSPI Sequence Length Specification)

The SPSLN[2:0] bits specify a sequence length when the RSPI in master mode performs sequential operations. The RSPI in master mode changes the SPCMD0 to SPCMD7 registers to be referenced and the order in which they are referenced according to the sequence length that is set in the SPSLN[2:0] bits.
In slave mode, the SPCMD0 register is referred.

43.2.7 RSPI Sequence Status Register (SPSSR)

Address(es): RSPI0.SPSSR 000D 0109h, RSPI1.SPSSR 000D 0149h, RSPI2.SPSSR 000D 0309h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	SPECM[2:0]			—	SPCP[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SPCP[2:0]	RSPI Command Pointer	b2 b0 0 0 0: SPCMD0 0 0 1: SPCMD1 0 1 0: SPCMD2 0 1 1: SPCMD3 1 0 0: SPCMD4 1 0 1: SPCMD5 1 1 0: SPCMD6 1 1 1: SPCMD7	R
b3	—	Reserved	This bit is read as 0.	R
b6 to b4	SPECM[2:0]	RSPI Error Command	b6 b4 0 0 0: SPCMD0 0 0 1: SPCMD1 0 1 0: SPCMD2 0 1 1: SPCMD3 1 0 0: SPCMD4 1 0 1: SPCMD5 1 1 0: SPCMD6 1 1 1: SPCMD7	R
b7	—	Reserved	This bit is read as 0.	R

The SPSSR register indicates the sequence control status when the RSPI operates in master mode.
Any writing to the SPSSR register is ignored.

SPCP[2:0] Bits (RSPI Command Pointer)


The SPCP[2:0] bits indicate the SPCMDm register that is currently pointed to by the pointer during sequence control by the RSPI.
For the RSPI's sequence control, refer to section 43.3.11.1, Master Mode Operation.

SPECM[2:0] Bits (RSPI Error Command)

The SPECM[2:0] bits indicate the SPCMDm register that is specified by the SPCP[2:0] bits when an error is detected during sequence control by the RSPI. The RSPI updates the SPECM[2:0] bits only when an error is detected. If both the SPSR.OVRF and SPSR.MODF flags are 0 and there is no error, the values of the SPECM[2:0] bits have no meaning.
For the RSPI's error detection function, refer to section 43.3.9, Error Detection. For the RSPI's sequence control, refer to section 43.3.11.1, Master Mode Operation.

43.2.8 RSPI Bit Rate Register (SPBR)

Address(es): RSPI0.SPBR 000D 010Ah, RSPI1.SPBR 000D 014Ah, RSPI2.SPBR 000D 030Ah



The SPBR register sets the bit rate in master mode. Do not change the SPBR register while both the SPCR.MSTR and SPCR.SPE bits are 1.

When the RSPI is used in slave mode, the bit rate depends on the bit rate of the input clock (bit rate satisfying the electrical characteristics should be used) regardless of the settings of the SPBR register and the SPCMDm.BRDV[1:0] bits (bit rate division setting bits).
The bit rate is determined by combinations of the SPBR setting and the SPCMDm.BRDV[1:0] bit setting. The equation for calculating the bit rate is given below. In the equation, n denotes an SPBR setting (0, 1, 2, …, 255), and N denotes a BRDV[1:0] bit setting (0, 1, 2, 3).

$$\text{Bit rate} = \frac{f(PCLK)}{2 \times (n+1) \times 2^{N}}$$

Table 43.3 lists examples of the relationship among the SPBR settings, the BRDV[1:0] settings, and bit rates.
Use the bit rate that meets electrical characteristics based on the AC specifications of the target device.

Table 43.3 Relationship among SPBR Settings, BRDV[1:0] Settings, and Bit Rates

SPBR (n)	BRDV[1:0] Bits (N)	Division Ratio	Bit Rate							
			PCLK = 32 MHz	PCLK = 36 MHz	PCLK = 40 MHz	PCLK = 50 MHz	PCLK = 60 MHz	PCLK = 80 MHz	PCLK = 100 MHz	PCLK = 120 MHz
0	0	2	16.0 Mbps	18.0 Mbps	20.0 Mbps	25.0 Mbps	30.0 Mbps	40.0 Mbps	—	—
1	0	4	8.00 Mbps	9.00 Mbps	10.0 Mbps	12.5 Mbps	15.0 Mbps	20.0 Mbps	25.0 Mbps	30.0 Mbps
2	0	6	5.33 Mbps	6.00 Mbps	6.67 Mbps	8.33 Mbps	10.0 Mbps	13.3 Mbps	16.7 Mbps	20.0 Mbps
3	0	8	4.00 Mbps	4.50 Mbps	5.00 Mbps	6.25 Mbps	7.50 Mbps	10.0 Mbps	12.5 Mbps	15.0 Mbps
4	0	10	3.20 Mbps	3.60 Mbps	4.00 Mbps	5.00 Mbps	6.00 Mbps	8.00 Mbps	10.0 Mbps	12.0 Mbps
5	0	12	2.67 Mbps	3.00 Mbps	3.33 Mbps	4.16 Mbps	5.00 Mbps	6.67 Mbps	8.33 Mbps	10.0 Mbps
5	1	24	1.33 Mbps	1.50 Mbps	1.67 Mbps	2.08 Mbps	2.50 Mbps	3.33 Mbps	4.17 Mbps	5.00 Mbps
5	2	48	667 kbps	750 kbps	833 kbps	1.04 Mbps	1.25 Mbps	1.67 Mbps	2.08 Mbps	2.50 Mbps
5	3	96	333 kbps	375 kbps	417 kbps	521 kbps	625 kbps	833 kbps	1.04 Mbps	1.25 Mbps
255	3	4096	7.81 kbps	8.80 kbps	9.78 kbps	12.2 kbps	14.6 kbps	19.5 kbps	24.4 kbps	29.3 kbps

43.2.9 RSPI Data Control Register (SPDCR)

Address(es): RSPI0.SPDCR 000D 010Bh, RSPI1.SPDCR 000D 014Bh, RSPI2.SPDCR 000D 030Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	SPBYT	SPLW	SPRDTD	—	—	SPFC[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	SPFC[1:0]	Number of Frames Specification	b1 b0 0 0: 1 frame 0 1: 2 frames 1 0: 3 frames 1 1: 4 frames	R/W
b3, b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SPRDTD	RSPI Receive/Transmit Data Select	0: The SPDR values are read from the receive buffer 1: The SPDR values are read from the transmit buffer (but only if the transmit buffer is empty)	R/W
b5	SPLW	RSPI Longword Access/ Word Access Specification*1	0: The SPDR register is accessed in words 1: The SPDR register is accessed in longwords	R/W
b6	SPBYT	RSPI Byte Access Specification	0: The SPDR register is accessed in words or longwords (the SPLW bit is enabled) 1: The SPDR register is accessed in bytes (the SPLW bit is disabled)	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Set the SPBYT bit to 0, when accessing the SPDR register in words or longwords.

Up to four frames can be transmitted or received in one round of transmission or reception activation. The amount of data in each transfer is controlled by the combination of the SPCMDm.SPB[3:0] bits, the SPSCR.SPSLN[2:0] bits, and the SPDCR.SPFC[1:0] bits.

When changing the SPDCR.SPFC[1:0] bits while the SPCR.SPE bit is 1, the bits should be changed while the SPSR.IDLNF flag is 0.

SPFC[1:0] Bits (Number of Frames Specification)

The SPFC[1:0] bits specify the number of frames that can be stored in the SPDR register (per transfer activation). Up to four frames can be transmitted or received in one round of transmission or reception, and the amount of data is determined by the combination of the SPSCR.SPSLN[2:0] bits, and the SPDCR.SPFC[1:0] bits. Furthermore, the setting of the SPFC[1:0] bits adjusts the number of frames for generation of receive buffer full interrupt, and start of transmission or generation of transmit buffer empty interrupts.

When the number of frames of transmit data specified by SPFC[1:0] bits is written to the SPDR register, the SPSR.SPTEF flag becomes 0 and transmission starts. Then, when the specified number of frames of transmit data has been transferred to the shift register, the SPTEF flag becomes 1 and the RSPI transmit buffer empty interrupt is generated.

When the number of frames specified by the SPFC[1:0] bits are received, the SPSR.SPRF flag becomes 1 and the receive buffer full interrupt is generated.

Table 43.4 lists the frame configurations that can be stored in the SPDR register and examples of combinations of settings for transmission and reception. Do not select the combinations of settings other than those shown in the examples.

Table 43.4 Settable Combinations of SPSLN[2:0] Bits and SPFC[1:0] Bits

Setting	SPSLN[2:0]	SPFC[1:0]	Number of Frames in a Single Sequence	Number of Frames at which Transmit Buffer or Receive Buffer Status Becomes “Has Valid Data”
1-1	000b	00b	1	1
1-2	000b	01b	2	2
1-3	000b	10b	3	3
1-4	000b	11b	4	4
2-1	001b	01b	2	2
2-2	001b	11b	4	4
3	010b	10b	3	3
4	011b	11b	4	4
5	100b	00b	5	1
6	101b	00b	6	1
7	110b	00b	7	1
8	111b	00b	8	1

SPRDTD Bit (RSPI Receive/Transmit Data Select)

The SPRDTD bit selects whether the SPDR register reads values from the receive buffer or from the transmit buffer.
If reading is from the transmit buffer, the value written to the SPDR register immediately beforehand is read.
When reading the transmit buffer, do so before writing of the number of frames set in the SPFC[1:0] bits is finished and after generation of the transmit buffer empty interrupt (While the SPSR.SPTEF flag is 1).
For details, refer to section 43.2.5, RSPI Data Register (SPDR).

SPLW Bit (RSPI Longword Access/Word Access Specification)

The SPLW bit specifies the access width for the SPDR register. This bit setting is enabled when the SPBYT bit is 0.
Access to the SPDR register in words when the SPLW bit is 0 and in longwords when the SPLW bit is 1.
Also, when the SPLW bit is 0, set the SPCMDm.SPB[3:0] bits (RSPI data length setting bits) to 8 to 16 bits. Do not select 20, 24, or 32 bits.

SPBYT Bit (RSPI Byte Access Specification)

The SPBYT bit specifies the access width for the SPDR register. Access to the SPDR register according to the SPLW bit setting when the SPBYT bit is 0. Access to the SPDR register in bytes when the SPBYT bit is 1.
When the SPBYT bit is 1, set the SPCMDm.SPB[3:0] bits (RSPI data length setting bits) to 8 bits. Do not select 9 to 16, 20,24, or 32 bits.

43.2.10 RSPI Clock Delay Register (SPCKD)

Address(es): RSPI0.SPCKD 000D 010Ch, RSPI1.SPCKD 000D 014Ch, RSPI2.SPCKD 000D 030Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SCKDL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SCKDL[2:0]	RSPCK Delay Setting	b2 b0 0 0 0: 1 RSPCK 0 0 1: 2 RSPCK 0 1 0: 3 RSPCK 0 1 1: 4 RSPCK 1 0 0: 5 RSPCK 1 0 1: 6 RSPCK 1 1 0: 7 RSPCK 1 1 1: 8 RSPCK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPCKD register sets a period from the beginning of SSLxi signal assertion to RSPCK oscillation (RSPCK delay) when the SPCMDm.SCKDEN bit is 1. Do not change the SPCKD register while both the SPCR.MSTR and SPCR.SPE bits are 1.

SCKDL[2:0] Bits (RSPCK Delay Setting)

The SCKDL[2:0] bits set an RSPCK delay value when the SPCMDm.SCKDEN bit is 1.
When using the RSPI in slave mode, set the SCKDL[2:0] bits to 000b.

43.2.11 RSPI Slave Select Negation Delay Register (SSLND)

Address(es): RSPI0.SSLND 000D 010Dh, RSPI1.SSLND 000D 014Dh, RSPI2.SSLND 000D 030Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SLNDL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SLNDL[2:0]	SSL Negation Delay Setting	b2 b0 0 0 0: 1 RSPCK 0 0 1: 2 RSPCK 0 1 0: 3 RSPCK 0 1 1: 4 RSPCK 1 0 0: 5 RSPCK 1 0 1: 6 RSPCK 1 1 0: 7 RSPCK 1 1 1: 8 RSPCK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SSLND register sets a period (SSL negation delay) from the transmission of a final RSPCK edge to the negation of the SSLxi signal during a serial transfer by the RSPI in master mode. Do not change the SSLND register while both the SPCR.MSTR and SPCR.SPE bits are 1.

SLNDL[2:0] Bits (SSL Negation Delay Setting)

The SLNDL[2:0] bits set an SSL negation delay value when the SPCMDm.SLNDEN bit is 1.
When using the RSPI in slave mode, set the SLNDL[2:0] bits to 000b.

43.2.12 RSPI Next-Access Delay Register (SPND)

Address(es): RSPI0.SPND 000D 010Eh, RSPI1.SPND 000D 014Eh, RSPI2.SPND 000D 030Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SPNDL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SPNDL[2:0]	RSPI Next-Access Delay Setting	b2 b0 0 0 0: 1 RSPCK + 2 PCLK 0 0 1: 2 RSPCK + 2 PCLK 0 1 0: 3 RSPCK + 2 PCLK 0 1 1: 4 RSPCK + 2 PCLK 1 0 0: 5 RSPCK + 2 PCLK 1 0 1: 6 RSPCK + 2 PCLK 1 1 0: 7 RSPCK + 2 PCLK 1 1 1: 8 RSPCK + 2 PCLK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

SPND sets a non-active period (next-access delay) of the SSLxi signal after termination of a serial transfer when the SPCMDm.SPNDEN bit is 1. Do not change the SPND register while both the SPCR.MSTR and SPCR.SPE bits are 1.

SPNDL[2:0] Bits (RSPI Next-Access Delay Setting)

The SPNDL[2:0] bits set a next-access delay when the SPCMDm.SPNDEN bit is 1.
When using the RSPI in slave mode, set the SPNDL[2:0] bits to 000b.

43.2.13 RSPI Control Register 2 (SPCR2)

Address(es): RSPI0.SPCR2 000D 010Fh, RSPI1.SPCR2 000D 014Fh, RSPI2.SPCR2 000D 030Fh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	SCKASE	PTE	SPIIE	SPOE	SPPE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SPPE	Parity Enable*1	0: Does not add the parity bit to transmit data and does not check the parity bit of receive data 1: Adds the parity bit to transmit data and checks the parity bit of receive data	R/W
b1	SPOE	Parity Mode*1	0: Selects even parity for use in transmission and reception 1: Selects odd parity for use in transmission and reception	R/W
b2	SPIIE	Idle Interrupt Enable	0: Disables the generation of idle interrupt requests 1: Enables the generation of idle interrupt requests	R/W
b3	PTE	Parity Self-Diagnosis	0: Disables the self-diagnosis function of the parity circuit 1: Enables the self-diagnosis function of the parity circuit	R/W
b4	SCKASE	RSPCK Auto-Stop Function Enable*1	0: Disables the RSPCK auto-stop function 1: Enables the RSPCK auto-stop function	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Do not change the SPPE, SPOE, and SCKASE bits while the SPCR.SPE bit is 1.

SPPE Bit (Parity Enable)

The SPPE bit enables or disables the parity function.

SPOE Bit (Parity Mode)

The SPOE bit specifies odd or even parity.

When even parity is set, parity bit addition is performed so that the total number of 1-bits in the transmit/receive character plus the parity bit is even. Similarly, when odd parity is set, parity bit addition is performed so that the total number of 1-bits in the transmit/receive character plus the parity bit is odd.

The SPOE bit is valid only when the SPPE bit is 1.

SPIIE Bit (Idle Interrupt Enable)

The SPIIE bit enables or disables the generation of idle interrupt requests when the RSPI being in the idle state is detected and the SPSR.IDLNF flag is set to 0.

PTE Bit (Parity Self-Diagnosis)

The PTE bit enables the self-diagnosis function of the parity circuit in order to check whether the parity function is operating correctly.

SCKASE Bit (RSPCK Auto-Stop Function Enable)

The SCKASE bit enables or disables the RSPCK auto-stop function. When this function is enabled, the RSPCK clock is stopped before an overrun error occurs when data is received in master mode. For details, refer to section 43.3.9.1, Overrun Error.

43.2.14 RSPI Command Register m (SPCMDm) (m = 0 to 7)

Address(es): RSPI0.SPCMD0 000D 0110h, RSPI0.SPCMD1 000D 0112h, RSPI0.SPCMD2 000D 0114h, RSPI0.SPCMD3 000D 0116h, RSPI0.SPCMD4 000D 0118h, RSPI0.SPCMD5 000D 011Ah, RSPI0.SPCMD6 000D 011Ch, RSPI0.SPCMD7 000D 011Eh, RSPI1.SPCMD0 000D 0150h, RSPI1.SPCMD1 000D 0152h, RSPI1.SPCMD2 000D 0154h, RSPI1.SPCMD3 000D 0156h, RSPI1.SPCMD4 000D 0158h, RSPI1.SPCMD5 000D 015Ah, RSPI1.SPCMD6 000D 015Ch, RSPI1.SPCMD7 000D 015Eh, RSPI2.SPCMD0 000D 0310h, RSPI2.SPCMD1 000D 0312h, RSPI2.SPCMD2 000D 0314h, RSPI2.SPCMD3 000D 0316h, RSPI2.SPCMD4 000D 0318h, RSPI2.SPCMD5 000D 031Ah, RSPI2.SPCMD6 000D 031Ch, RSPI2.SPCMD7 000D 031Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB[3:0]				SSLKP	SSLA[2:0]			BRDV[1:0]		CPOL	CPHA
Value after reset:	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	CPHA	RSPCK Phase Setting	0: Data sampling on odd edge, data variation on even edge 1: Data variation on odd edge, data sampling on even edge	R/W
b1	CPOL	RSPCK Polarity Setting	0: RSPCK is low when idle 1: RSPCK is high when idle	R/W
b3, b2	BRDV[1:0]	Bit Rate Division Setting	b3 b2 0 0: These bits select the base bit rate 0 1: These bits select the base bit rate divided by 2 1 0: These bits select the base bit rate divided by 4 1 1: These bits select the base bit rate divided by 8	R/W
b6 to b4	SSLA[2:0]	SSL Signal Assertion Setting	b6 b4 0 0 0: SSL0 0 0 1: SSL1 0 1 0: SSL2 0 1 1: SSL3 1 x x: Setting prohibited	R/W
b7	SSLKP	SSL Signal Level Keeping	0: Negates all SSL signals upon completion of transfer 1: Keeps the SSL signal level from the end of transfer until the beginning of the next access (burst transfer)	R/W
b11 to b8	SPB[3:0]	RSPI Data Length Setting	b11 b8 0100 to 0111: 8 bits 1 0 0 0: 9 bits 1 0 0 1: 10 bits 1 0 1 0: 11 bits 1 0 1 1: 12 bits 1 1 0 0: 13 bits 1 1 0 1: 14 bits 1 1 1 0: 15 bits 1 1 1 1: 16 bits 0 0 0 0: 20 bits 0 0 0 1: 24 bits 0010, 0011: 32 bits	R/W
b12	LSBF	RSPI LSB First	0: MSB first 1: LSB first	R/W
b13	SPNDEN	RSPI Next-Access Delay Enable	0: A next-access delay of 1 RSPCK + 2 PCLK 1: A next-access delay is equal to the setting of the RSPI next-access delay register (SPND)	R/W
b14	SLNDEN	SSL Negation Delay Setting Enable	0: An SSL negation delay of 1 RSPCK 1: An SSL negation delay is equal to the setting of the RSPI slave select negation delay register (SSLND)	R/W
b15	SCKDEN	RSPCK Delay Setting Enable	0: An RSPCK delay of 1 RSPCK 1: An RSPCK delay is equal to the setting of the RSPI clock delay register (SPCKD)	R/W

x: Don’t care

The SPCMDm register is used to set a transfer format for the RSPI in master mode. Each channel has eight RSPI command registers (SPCMD0 to SPCMD7). Some of the bits in the SPCMD0 register is used to set a transfer mode for the RSPI in slave mode. The RSPI in master mode sequentially references the SPCMDm register according to the settings in the SPSCR.SPSLN[2:0] bits, and executes the serial transfer that is set in the referenced SPCMDm register. SPCMDm register should be set while the transmit buffer is empty (data for the next transfer is not set) and before setting of the data that is to be transmitted when that SPCMDm register is referenced.
An SPCMDm register that is referenced by the RSPI in master mode can be checked by means of the SPSSR.SPCP[2:0] bits. Do not change the SPCMDm register while the SPCR.MSTR bit is 0 and the SPCR.SPE bit is 1.

CPHA Bit (RSPCK Phase Setting)

The CPHA bit sets an RSPCK phase of the RSPI in master mode or slave mode. Data communications between RSPI modules require the same RSPCK phase setting between the modules.

CPOL Bit (RSPCK Polarity Setting)

The CPOL bit sets an RSPCK polarity of the RSPI in master mode or slave mode. Data communications between RSPI modules require the same RSPCK polarity setting between the modules.

BRDV[1:0] Bits (Bit Rate Division Setting)

The BRDV[1:0] bits are used to determine the bit rate. A bit rate is determined by combinations of the settings in the BRDV[1:0] bits and the SPBR register (refer to section 43.2.8, RSPI Bit Rate Register (SPBR)). The settings in the SPBR register determine the base bit rate. The settings in the BRDV[1:0] bits are used to select a bit rate which is obtained by dividing the base bit rate by 1, 2, 4, or 8. In the SPCMDm register, different BRDV[1:0] bit settings can be specified. This enables execution of serial transfers at a different bit rate for each command.

SSLA[2:0] Bits (SSL Signal Assertion Setting)

The SSLA[2:0] bits control the SSLxi signal assertion when the RSPI performs serial transfers in master mode.
Setting the SSLA[2:0] bits controls the assertion for the SSLxi signal. When an SSLxi signal is asserted, its polarity is determined by the set value in the corresponding SSLP. When the SSLA[2:0] bits are set to 000b in multi-master mode, serial transfers are performed with all the SSL signals in the negated state (as the SSLx0 pin acts as input).
When using the RSPI in slave mode, set the SSLA[2:0] bits to 000b.

SSLKP Bit (SSL Signal Level Keeping)

When the RSPI in master mode performs a serial transfer, the SSLKP bit specifies whether the SSLxi signal level for the current command is to be kept or negated between the SSL negation timing associated with the current command and the SSL assertion timing associated with the next command.
Setting the SSLKP bit to 1 enables a burst transfer. For details, refer to section 43.3.11.1, Master Mode Operation (4) Burst Transfer.
When using the RSPI in slave mode, the SSLKP bit should be set to 0.

SPB[3:0] Bits (RSPI Data Length Setting)

The SPB[3:0] bits set a transfer data length for the RSPI in master mode or slave mode. When the SPDCR.SPBYT is 1, set the SPB[3:0] bits to 0100b (8 bits). When the SPBYT bit is 0 and the SPDCR.SPLW bit is 0, set the SPB[3:0] bits to 0100b (8 bits) to 1111b (16 bits).

LSBF Bit (RSPI LSB First)

The LSBF bit sets the data format of the RSPI in master mode or slave mode to MSB first or LSB first.

SPNDEN Bit (RSPI Next-Access Delay Enable)

The SPNDEN bit sets the period from the time the RSPI in master mode terminates a serial transfer and sets the SSLxi signal inactive until the RSPI enables the SSLxi signal assertion for the next access (next-access delay). If the SPNDEN bit is 0, the RSPI sets the next-access delay to 1 RSPCK + 2 PCLK. If the SPNDEN bit is 1, the RSPI inserts a next-access delay in compliance with the SPND setting.

When using the RSPI in slave mode, the SPNDEN bit should be set to 0.

SLNDEN Bit (SSL Negation Delay Setting Enable)

The SLNDEN bit sets the period from the time the RSPI in master mode stops RSPCK oscillation until the RSPI sets the SSLxi signal inactive (SSL negation delay). If the SLNDEN bit is 0, the RSPI sets the SSL negation delay to 1 RSPCK. If the SLNDEN bit is 1, the RSPI negates the SSL signal at an SSL negation delay in compliance with the SSLND setting.

When using the RSPI in slave mode, the SLNDEN bit should be set to 0.

SCKDEN Bit (RSPCK Delay Setting Enable)

The SCKDEN bit sets the period from the point when the RSPI in master mode activates the SSLxi signal until the RSPCK starts oscillation (RSPI clock delay). If the SCKDEN bit is 0, the RSPI sets the RSPCK delay to 1 RSPCK. If the SCKDEN bit is 1, the RSPI starts the oscillation of RSPCK at an RSPCK delay in compliance with the SPCKD setting.

When using the RSPI in slave mode, the SCKDEN bit should be set to 0.

43.2.15 RSPI Data Control Register 2 (SPDCR2)

Address(es): RSPI0.SPDCR2 000D 0120h, RSPI1.SPDCR2 000D 0160h, RSPI2.SPDCR2 000D 0320h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	BYSW
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BYSW	Byte Swap	0: Byte swapping of SPDR data disabled 1: Byte swapping of SPDR data enabled	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to enable or disable byte swapping of transmit and receive data.
The SPCR.SPE bit should be 0 when rewriting this register.

BYSW Bit (Byte Swap)

On transmit, this bit specifies that data bytes written in the SPDR register will be swapped before being transmitted. On receive, this bit specifies that received bytes will be swapped before the data is transferred to the SPDR register. This bit setting is enabled when the SPDCR.SPBYT bit is 0.
When using byte swap, set the SPCMD.SPB[3:0] bits to 1111b (16 bits), 0010b (32 bits), or 0011b (32 bits). Also, set the SPCR2.SPPE bit to 0 (parity bit not added). For details, refer to sections 43.3.4.3 Byte Swap Transmission and 43.3.4.4 Byte Swap Reception.

43.3 Operation

In this section, the serial transfer period means a period from the beginning of driving valid data to the fetching of the final valid data.

43.3.1 Overview of RSPI Operations

The RSPI is capable of synchronous serial transfers in slave mode (SPI operation), single-master mode (SPI operation), multi-master mode (SPI operation), slave mode (clock synchronous operation), and master mode (clock synchronous operation). A particular mode of the RSPI can be selected by using the MSTR, MODFEN, and SPMS bits in SPCR. Table 43.5 lists the relationship between RSPI modes and SPCR settings, and a description of each mode.

Table 43.5 Relationship between RSPI Modes and SPCR Settings and Description of Each Mode

	SPI Operation			**Clock Synchronous Operation**	
Mode	**Slave**	**Single-Master**	**Multi-Master**	**Slave**	**Master**
MSTR bit setting	0	1	1	0	1
MODFEN bit setting	0 or 1	0	1	0	0
SPMS bit setting	0	0	0	1	1
RSPCKx signal	Input	Output	Output/Hi-Z	Input	Output
MOSIx signal	Input	Output	Output/Hi-Z	Input	Output
MISOx signal	Output/Hi-Z	Input	Input	Output	Input
SSLx0 signal	Input	Output	Input	Hi-Z*1	Hi-Z*1
SSLx1 to SSLx3 signals	Hi-Z*1	Output	Output/Hi-Z	Hi-Z*1	Hi-Z*1
SSL polarity change function	Supported	Supported	Supported	—	—
Transfer rate	Up to PCLK/4	Up to PCLK/2	Up to PCLK/2	Up to PCLK/4	Up to PCLK/2
Clock source	RSPCK input	On-chip baud rate generator	On-chip baud rate generator	RSPCK input	On-chip baud rate generator
Clock polarity	Two				
Clock phase	Two	Two	Two	One (CPHA = 1)	Two
First transfer bit	MSB/LSB				
Transfer data length	8 to 16, 20, 24, 32 bits				
Burst transfer	Possible (CPHA = 1)	Possible (CPHA = 0,1)	Possible (CPHA = 0,1)	—	—
RSPCK delay control	Not supported	Supported	Supported	Not supported	Supported
SSL negation delay control	Not supported	Supported	Supported	Not supported	Supported
Next-access delay control	Not supported	Supported	Supported	Not supported	Supported
Transfer activation method	SSL input active or RSPCK oscillation	Transmit buffer is written to when a transmit buffer empty interrupt request is generated or the SPTEF flag is 1	Transmit buffer is written to when a transmit buffer empty interrupt request is generated or the SPTEF flag is 1	RSPCK oscillation	Transmit buffer is written to when a transmit buffer empty interrupt request is generated or the SPTEF flag is 1
Sequence control	Not supported	Supported	Supported	Not supported	Supported
Transmit buffer empty detection	Supported				
Receive buffer full detection	Supported*2				
Overrun error detection	Supported*2	Supported*2, *4	Supported*2, *4	Supported*2	Supported*2, *4
Underrun error detection	Supported	Not supported	Not supported	Supported	Not supported
Parity error detection	Supported*2, *3				
Mode fault error detection	Supported (MODFEN = 1)	Not supported	Supported	Not supported	Not supported

Note 1. This function is not supported in this mode.
Note 2. When the SPCR.TXMD bit is 1, the detections of receiver buffer full, overrun error, and parity error are not performed.
Note 3. When the SPCR2.SPPE bit is 0, the detection of parity error is not performed.
Note 4. When the SPCR2.SCKASE bit is 1, the detection of overrun error is not performed.

43.3.2 Controlling RSPI Pins

According to the MSTR, MODFEN, and SPMS bits in SPCR and the ODRn.Bi bit for I/O ports, the RSPI can switch pin states. Table 43.6 lists the relationship between pin states and bit settings. Setting the ODRn.Bi bit for an I/O port to 0 selects CMOS output; setting it to 1 selects open-drain output.

Table 43.6 Relationship between Pin States and Bit Settings

Mode	Pin	Pin State*2	
		ODRn.Bi Bit for I/O Ports = 0	ODRn.Bi Bit for I/O Ports = 1
Single-master mode (SPI operation) (MSTR = 1, MODFEN = 0, SPMS = 0)	RSPCKx	CMOS output	Open-drain output
	SSLx0 to SSLx3	CMOS output	Open-drain output
	MOSIx	CMOS output	Open-drain output
	MISOx	Input	Input
Multi-master mode (SPI operation) (MSTR = 1, MODFEN = 1, SPMS = 0)	RSPCKx*3	CMOS output/Hi-Z	Open-drain output/Hi-Z
	SSLx0	Input	Input
	SSLx1 to SSLx3*3	CMOS output/Hi-Z	Open-drain output/Hi-Z
	MOSIx*3	CMOS output/Hi-Z	Open-drain output/Hi-Z
	MISOx	Input	Input
Slave mode (SPI operation) (MSTR = 0, SPMS = 0)	RSPCKx	Input	Input
	SSLx0	Input	Input
	SSLx1 to SSLx3*5	Hi-Z*1	Hi-Z*1
	MOSIx	Input	Input
	MISOx*4	CMOS output/Hi-Z	Open-drain output/Hi-Z
Master mode (Clock synchronous operation) (MSTR = 1, MODFEN = 0, SPMS = 1)	RSPCKx	CMOS output	Open-drain output
	SSLx0 to SSLx3*5	Hi-Z*1	Hi-Z*1
	MOSIx	CMOS output	Open-drain output
	MISOx	Input	Input
Slave mode (Clock synchronous operation) (MSTR = 0, SPMS = 1)	RSPCKx	Input	Input
	SSLx0 to SSLx3*5	Hi-Z*1	Hi-Z*1
	MOSIx	Input	Input
	MISOx	CMOS output	Open-drain output

Note 1. This function is not supported in this mode.
Note 2. RSPI settings are not reflected in the multiplex pins for which the RSPI function is not selected.
Note 3. When SSLx0 is at the active level, the pin state is Hi-Z.
Note 4. When SSLx0 is at the non-active level or the SPCR.SPE bit is 0, the pin state is Hi-Z.
Note 5. These pins are available for use as I/O port pins.

The RSPI in single-master mode (SPI operation) or multi-master mode (SPI operation) determines MOSI signal values during the SSL negation period (including the SSL retention period during a burst transfer) according to MOIFE and MOIFV bit settings in SPPCR, as listed in Table 43.7.

Table 43.7 MOSI Signal Value Determination during SSL Negation Period

MOIFE Bit	MOIFV Bit	MOSIx Signal Value during SSL Negation Period
0	0, 1	Final data from previous transfer
1	0	Low
1	1	High

43.3.3 RSPI System Configuration Examples

43.3.3.1 Single Master/Single Slave (with This MCU Acting as Master)

Figure 43.5 shows a single-master/single-slave RSPI system configuration example when this MCU is used as a master. In the single-master/single-slave configuration, the SSLx0 to SSLx3 output of this MCU (master) are not used. The SSL input of the SPI slave is fixed to the low level, and the SPI slave is maintained in a select state.*1
This MCU (master) drives the RSPCKx and MOSIx. The SPI slave drives the MISO.

Note 1. In the transfer format corresponding to the case where the SPCMDm.CPHA bit is 0, there are slave devices for which the SSL signal cannot be fixed to the active level. In situations where the SSL signal cannot be fixed, the SSLxi output of this MCU should be connected to the SSL input of the slave device.




Figure 43.5 Single-Master/Single-Slave Configuration Example (This MCU = Master)

43.3.3.2 Single Master/Single Slave (with This MCU Acting as Slave)

Figure 43.6 shows a single-master/single-slave RSPI system configuration example when this MCU is used as a slave. When this MCU is to operate as a slave, the SSLx0 pin is used as SSL input. The SPI master drives the RSPCK and MOSI. This MCU (slave) drives the MISOx.*1

In the single-slave configuration in which the SPCMDm.CPHA bit is set to 1, the SSLx0 input of this MCU (slave) is fixed to the low level, this MCU (slave) is maintained in a select state, and in this manner it is possible to execute serial transfer (Figure 43.7).

Note 1. When SSLx0 is at the non-active level, the pin state is Hi-Z.




Figure 43.6 Single-Master/Single-Slave Configuration Example (This MCU = Slave, CPHA = 0)




Figure 43.7 Single-Master/Single-Slave Configuration Example (This MCU = Slave, CPHA = 1)

43.3.3.3 Single Master/Multi-Slave (with This MCU Acting as Master)

Figure 43.8 shows a single-master/multi-slave RSPI system configuration example when this MCU is used as a master. In the example of Figure 43.8, the RSPI system is comprised of this MCU (master) and four slaves (SPI slave 0 to SPI slave 3).

The RSPCKx and MOSIx outputs of this MCU (master) are connected to the RSPCK and MOSI inputs of SPI slave 0 to SPI slave 3. The MISO outputs of SPI slave 0 to SPI slave 3 are all connected to the MISOx input of this MCU (master). SSLx0 to SSLx3 outputs of this MCU (master) are connected to the SSL inputs of SPI slave 0 to SPI slave 3, respectively.

This MCU (master) drives RSPCKx, MOSIx, and SSLx0 to SSLx3. Of the SPI slave 0 to SPI slave 3, the slave that receives low-level input into the SSL input drives MISO.




Figure 43.8 Single-Master/Multi-Slave Configuration Example (This MCU = Master)

43.3.3.4 Single Master/Multi-Slave (with This MCU Acting as Slave)

Figure 43.9 shows a single-master/multi-slave RSPI system configuration example when this MCU is used as a slave. In the example of Figure 43.9, the RSPI system is comprised of an SPI master and two MCUs (slave X and slave Y).
The SPCK and MOSI outputs of the SPI master are connected to the RSPCKx and MOSIx inputs of the MCUs (slave X and slave Y). The MISOx outputs of the MCUs (slave X and slave Y) are all connected to the MISO input of the SPI master. SSLX and SSLY outputs of the SPI master are connected to the SSLx0 inputs of the MCUs (slave X and slave Y), respectively.
The SPI master drives SPCK, MOSI, SSLX, and SSLY. Of the MCUs (slave X and slave Y), the slave that receives low-level input into the SSLx0 input drives MISOx.




Figure 43.9 Single-Master/Multi-Slave Configuration Example (This MCU = Slave)

43.3.3.5 Multi-Master/Multi-Slave (with This MCU Acting as Master)

Figure 43.10 shows a multi-master/multi-slave RSPI system configuration example when this MCU is used as a master. In the example of Figure 43.10, the RSPI system is comprised of two MCUs (master X and master Y) and two SPI slaves (SPI slave 1 and SPI slave 2).

The RSPCKx and MOSIx outputs of the MCUs (master X and master Y) are connected to the RSPCK and MOSI inputs of SPI slaves 1 and 2. The MISO outputs of SPI slaves 1 and 2 are connected to the MISOx inputs of the MCUs (master X and master Y). Any generic port Y output from this MCU (master X) is connected to the SSLx0 input of this MCU (master Y). Any generic port X output of this MCU (master Y) is connected to the SSLx0 input of this MCU (master X). The SSLx1 and SSLx2 outputs of the MCUs (master X and master Y) are connected to the SSL inputs of the SPI slaves 1 and 2. In this configuration example, since the system can be comprised solely of SSLx0 input, and SSLx1 and SSLx2 outputs for slave connections, the SSLx3 output of this MCU is not required.

This MCU drives RSPCKx, MOSIx, SSLx1, and SSLx2 when the SSLx0 input level is high. When the SSLx0 input level is low, this MCU detects a mode fault error, sets RSPCKx, MOSIx, SSLx1, and SSLx2 to Hi-Z, and releases the RSPI bus right to the other master. Of the SPI slaves 1 and 2, the slave that receives low-level input into the SSL input drives MISO.




Figure 43.10 Multi-Master/Multi-Slave Configuration Example (This MCU = Master)

43.3.3.6 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Master)

Figure 43.11 shows a master (clock synchronous operation)/slave (clock synchronous operation) RSPI system configuration example when this MCU is used as a master. In the master (clock synchronous operation)/slave (clock synchronous operation) configuration, SSLx0 to SSLx3 of this MCU (master) are not used.
This MCU (master) drives the RSPCKx and MOSIx. The SPI slave drives the MISO.




Figure 43.11 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) Configuration Example (This MCU = Master)

43.3.3.7 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) (with This MCU Acting as Slave)

Figure 43.12 shows a master (clock synchronous operation)/slave (clock synchronous operation) RSPI system configuration example when this MCU is used as a slave. When this MCU is to operate as a slave (clock synchronous operation), this MCU (slave) drives the MISOx and the SPI master drives the SPCK and MOSI. In addition, SSLx0 to SSLx3 of this MCU (slave) are not used.
Only in the single-slave configuration in which the SPCMDm.CPHA bit is set to 1, this MCU (slave) can execute serial transfer.




Figure 43.12 Master (Clock Synchronous Operation)/Slave (Clock Synchronous Operation) Configuration Example (This MCU = Slave, CPHA = 1)

43.3.4 Data Format

The RSPI's data format depends on the settings in RSPI command register m (SPCMDm) (m = 0 to 7) and the parity enable bit in RSPI control register 2 (SPCR2.SPPE) and RSPI data control register 2 (SPDCR2). Regardless of whether the MSB or LSB is first, the RSPI treats the range from the LSB bit in the RSPI data register (SPDR) to the selected data length as transfer data.
The format of one frame of data before or after transfer is shown below.

(a) With Parity Disabled

When parity is disabled, transmission or reception of data proceeds with the length in bits selected in the RSPI data length setting bits in RSPI command register m (SPCMDm.SPB[3:0]).

(b) With Parity Enabled

When parity is enabled, transmission or reception of data proceeds with the length in bits selected in the RSPI data length setting bits in RSPI command register m (SPCMDm.SPB[3:0]). In this case, however, the last bit is a parity bit.




Figure 43.13 Outline of the Data Format (with Parity Disabled/Enabled)

43.3.4.1 When Parity is Disabled (SPCR2.SPPE = 0)

When parity is disabled, data for transmission are copied to the shift register with no prior processing. A description of the connection between the RSPI data register (SPDR) and the shift register in terms of the combination of MSB or LSB first and data length is given below.

(1) MSB First Transfer (32-Bit Data)

Figure 43.14 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity disabled, an RSPI data length of 32 bits, and MSB first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are copied to the shift register. Data for transmission are shifted out from the shift register in order from T31, through T30, and so on to T00.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R31 to R00 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer.




Figure 43.14 MSB First Transfer (32-Bit Data, Parity Disabled)

(2) MSB First Transfer (24-Bit Data)

Figure 43.15 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity disabled, 24 bits as the RSPI data length for an example that is not 32 bits, and MSB first selected.
In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are copied to the shift register. Data for transmission are shifted out from the shift register in order from T23, through T22, and so on to T00.
In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R23 to R00 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.



Figure 43.15 MSB First Transfer (24-Bit Data, Parity Disabled)

(3) LSB First Transfer (32-Bit Data)

Figure 43.16 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity disabled, an RSPI data length of 32 bits, and LSB first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are reordered bit by bit to obtain the order T00 to T31 for copying to the shift register. Data for transmission are shifted out from the shift register in order from T00, through T01, and so on to T31.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R00 to R31 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer.




Figure 43.16 LSB First Transfer (32-Bit Data, Parity Disabled)

(4) LSB First Transfer (24-Bit Data)

Figure 43.17 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity disabled, 24 bits as the RSPI data length for an example that is not 32 bits, and LSB first selected.

In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are reordered bit by bit to obtain the order T00 to T23 for copying to the shift register. Data for transmission are shifted out from the shift register in order from T00, through T01, and so on to T23.

In reception, received data are shifted in bit by bit through bit 8 of the shift register. When bits R00 to R23 have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.




Figure 43.17 LSB First Transfer (24-Bit Data, Parity Disabled)

43.3.4.2 When Parity is Enabled (SPCR2.SPPE = 1)

When parity is enabled, the lowest-order bit of the data for transmission becomes a parity bit. Hardware calculates the value of the parity bit.

(1) MSB First Transfer (32-Bit Data)

Figure 43.18 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity enabled, an RSPI data length of 32 bits, and MSB first selected.

In transmission, the value of the parity bit (P) is calculated from bits T31 to T01. This replaces the final bit, T00, and the whole is copied to the shift register. Data are transmitted in the order T31, T30, …, T01, and P.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R31 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R31 to P are checked by judging the parity.




Figure 43.18 MSB First Transfer (32-Bit Data, Parity Enabled)

(2) MSB First Transfer (24-Bit Data)

Figure 43.19 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity enabled, 24 bits as the RSPI data length for an example that is not 32 bits, and MSB first selected.
In transmission, the value of the parity bit (P) is calculated from bits T23 to T01. This replaces the final bit, T00, and the whole is copied to the shift register. Data are transmitted in the order T23, T22, …, T01, and P.
In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R23 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R23 to P are checked by judging the parity. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.




Figure 43.19 MSB First Transfer (24-Bit Data, Parity Enabled)

(3) LSB First Transfer (32-Bit Data)

Figure 43.20 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity enabled, an RSPI data length of 32 bits, and LSB first selected.

In transmission, the value of the parity bit (P) is calculated from bits T30 to T00. This replaces the final bit, T31, and the whole is copied to the shift register. Data are transmitted in the order T00, T01, …, T30, and P.

In reception, received data are shifted in bit by bit through bit 0 of the shift register. When bits R00 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P are checked by judging the parity.




Figure 43.20 LSB First Transfer (32-Bit Data, Parity Enabled)

(4) LSB First Transfer (24-Bit Data)

Figure 43.21 shows details of operations by the RSPI data register (SPDR) and the shift register in transfer with parity enabled, 24 bits as the RSPI data length for an example that is not 32 bits, and LSB first selected.
In transmission, the value of the parity bit (P) is calculated from bits T22 to T00. This replaces the final bit, T23, and the whole is copied to the shift register. Data are transmitted in the order T00, T01, …, T22, and P.
In reception, received data are shifted in bit by bit through bit 8 of the shift register. When bits R00 to P have been collected after input of the required number of cycles of RSPCK, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P are checked by judging the parity. At this time, the upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 at the time of transmission leads to 0 being set in the upper 8 bits of the receive buffer.




Figure 43.21 LSB First Transfer (24-Bit Data, Parity Enabled)

43.3.4.3 Byte Swap Transmission

When the SPDCR2.BYSW bit is 1 (byte swapping of SPDR data enabled), data bytes written in the transmit buffer (SPDR) will be swapped (in 8 bit units) when the data is transferred to the shift register. Figure 43.22 shows data transfer between the SPDR register and the shift register when data length is 32 bits.




Figure 43.22 Transmit Data Handling in MSB/LSB First with Byte Swapping Enabled/Disabled

43.3.4.4 Byte Swap Reception

When the SPDCR2.BYSW bit is 1 (byte swapping of SPDR data enabled), data bytes in the shift register will be swapped (in 8 bit units) when the data is transferred to the receive buffer (SPDR). Figure 43.23 shows data transfer between the shift register and the SPDR register when data length is 32 bits.




Figure 43.23 Receive Data Handling in MSB/LSB First with Byte Swapping Enabled/Disabled

43.3.5 Transfer Format

43.3.5.1 CPHA = 0

Figure 43.24 shows a sample transfer format for the serial transfer of 8-bit data when the SPCMDm.CPHA bit is 0. Note that clock synchronous operation (the SPCR.SPMS bit is 1) should not performed when the RSPI operates in slave mode (SPCR.MSTR = 0) and the CPHA bit is 0. In Figure 43.24, RSPCKx (CPOL = 0) indicates the RSPCKx signal waveform when the SPCMDm.CPOL bit is 0; RSPCKx (CPOL = 1) indicates the RSPCKx signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the RSPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the RSPI settings. For details, refer to section 43.3.2, Controlling RSPI Pins.

When the SPCMDm.CPHA bit is 0, the driving of valid data to the MOSIx and MISOx signals commences at an SSLxi signal assertion timing. The first RSPCKx signal change timing that occurs after the SSLxi signal assertion becomes the first transfer data fetch timing. After this timing, data is sampled at every 1 RSPCK cycle. The change timing for MOSIx and MISOx signals is 1/2 RSPCK cycles after the transfer data fetch timing. The CPOL bit setting does not affect the RSPCKx signal operation timing; it only affects the signal polarity.

t1 denotes a period from an SSLxi signal assertion to RSPCKx oscillation (RSPCK delay). t2 denotes a period from the termination of RSPCKx oscillation to an SSLxi signal negation (SSL negation delay). t3 denotes a period in which SSLxi signal assertion is suppressed for the next transfer after the end of serial transfer (next-access delay). t1, t2, and t3 are controlled by a master device running on the RSPI system. For a description of t1, t2, and t3 when the RSPI of this MCU is in master mode, refer to section 43.3.11.1, Master Mode Operation.




Figure 43.24 RSPI Transfer Format (CPHA = 0)

43.3.5.2 CPHA = 1

Figure 43.25 shows a sample transfer format for the serial transfer of 8-bit data when the SPCMDm.CPHA bit is 1. However, when the SPCR.SPMS bit is 1, the SSLxi signals are not used, and only the three signals RSPCKx, MOSIx, and MISOx handle communications. In Figure 43.25, RSPCK (CPOL = 0) indicates the RSPCKx signal waveform when the SPCMDm.CPOL bit is 0; RSPCKx (CPOL = 1) indicates the RSPCKx signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the RSPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the RSPI mode (master or slave). For details, refer to section 43.3.2, Controlling RSPI Pins.

When the SPCMDm.CPHA bit is 1, the driving of invalid data to the MISOx signal commences at an SSLxi signal assertion timing. The output of valid data to the MOSIx and MISOx signals commences at the first RSPCKx signal change timing that occurs after the SSLxi signal assertion. After this timing, data is updated at every 1 RSPCK cycle. The transfer data fetch timing is 1/2 RSPCK cycles after the data update timing. The SPCMDm.CPOL bit setting does not affect the RSPCKx signal operation timing; it only affects the signal polarity.

t1, t2, and t3 are the same as those in the case of CPHA = 0. For a description of t1, t2, and t3 when the RSPI of this MCU is in master mode, refer to section 43.3.11.1, Master Mode Operation.




Figure 43.25 RSPI Transfer Format (CPHA = 1)

43.3.6 Communications Operating Mode

Full-duplex communications or transmit-only simplex communications can be selected by the SPCR.TXMD bit. ‘SPDR access’ shown in Figure 43.26 and Figure 43.27 indicate the condition of access to the SPDR register, where ‘W’ denotes a write cycle.

43.3.6.1 Full-Duplex Communications (SPCR.TXMD = 0)

Figure 43.26 shows an example of operation when the SPCR.TXMD bit is set to 0. In the example in Figure 43.26, the RSPI performs an 8-bit serial transfer in which the SPDCR.SPFC[1:0] bits are 00b, the SPCMDm.CPHA bit is 1, and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKx waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 43.26 Operation Example of SPCR.TXMD = 0

The operation of the flags at timings shown in steps (1) and (2) in the figure is described below.

(1) When a serial transfer ends with the receive buffer of the SPDR register empty, the RSPI generates a receive buffer full interrupt request (SPRI) (sets the SPSR.SPRF flag to 1) and copies the received data in the shift register to the receive buffer.

(2) When a serial transfer ends with the receive buffer of the SPDR register holding data that was received in the previous serial transfer, the RSPI sets the SPSR.OVRF flag to 1 and discards the received data in the shift register.

When full-duplex communications (SPCR.TXMD = 0) is selected, reception occurs simultaneously with transmit operations. As such, the SPRF and OVRF flags in the SPSR register become 1 at the timing described in (1) and (2), respectively, according to the state of the receive buffer.

43.3.6.2 Transmit-only Simplex Communications (SPCR.TXMD = 1)

Figure 43.27 shows an example of operation when the SPCR.TXMD bit is set to 1. In the example in Figure 43.27, the RSPI performs an 8-bit serial transfer in which the SPDCR.SPFC[1:0] bits are 00b, the SPCMDm.CPHA bit is 1, and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKx waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 43.27 Operation Example of SPCR.TXMD = 1

The operation of the flags at timings shown in steps (1) to (3) in the figure is described below.

(1) Make sure there is no data left in the receive buffer and the SPSR.SPRF, OVRF flags are 0 before entering the mode of transmit-only simplex communications (SPCR.TXMD = 1).

(2) When a serial transfer ends with the receive buffer of the SPDR register empty, if the mode of transmit-only simplex communications is selected (SPCR.TXMD = 1), the SPRF flag remains 0 and the RSPI does not copy the data from the shift register to the receive buffer.

(3) Since the receive buffer of the SPDR register does not hold data that was received in the previous serial transfer, even when a serial transfer ends, the SPSR.OVRF flag retains the value of 0, and the data in the shift register is not copied to the receive buffer.

When performing transmit-only simplex communications (SPCR.TXMD = 1), the RSPI transmits data but does not receive data. Therefore, the SPSR.SPRF, OVRF flags remain 0 at the timings of (1) to (3).

43.3.7 Transmit Buffer Empty/Receive Buffer Full Interrupts

Figure 43.28 shows an example of operation of the transmit buffer empty interrupt (SPTI) and the receive buffer full interrupt (SPRI). 'SPDR access' shown in Figure 43.28 indicates the condition of access to the SPDR register, where 'W' denotes a write cycle, and 'R' a read cycle. In the example in Figure 43.28, the RSPI performs an 8-bit serial transfer in which the SPCR.TXMD bit is 0, the SPDCR.SPFC[1:0] bits are 00b, the SPCMDm.CPHA bit is 1, and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKx waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 43.28 Operation Example of SPTI and SPRI Interrupts

The operation of the interrupts at timings shown in steps (1) to (5) in the figure is described below.

(1) When transmit data is written to the SPDR register when the transmit buffer of the SPDR register is empty (data for the next transfer is not set), the RSPI writes data to the transmit buffer and sets the SPSR.SPTEF flag to 0.

(2) If the shift register is empty, the RSPI copies the data from the transmit buffer to the shift register and generates a transmit buffer empty interrupt request (SPTI) and sets the SPSR.SPTEF flag to 1. How a serial transfer is started depends on the mode of the RSPI. For details, refer to section 43.3.11, SPI Operation, and section 43.3.12, Clock Synchronous Operation.

(3) When transmit data is written to the SPDR register in the transmit buffer empty interrupt routine or in the transmit buffer empty detecting process by polling the SPTEF flag, the data is transferred to the transmit buffer and the SPSR.SPTEF flag becomes 0. Because the data being transmitted is stored in the shift register, the RSPI does not copy the data from the transmit buffer to the shift register.

(4) When the serial transfer ends with the receive buffer of the SPDR register being empty, the RSPI copies the receive data from the shift register to the receive buffer, generates a receive buffer full interrupt request (SPRI), and sets the SPSR.SPRF flag to 1. Since the shift register becomes empty upon completion of serial transfer, when the transmit buffer had been full before the serial transfer ended, the RSPI sets the SPSR.SPTEF flag to 1 and copies the data from the transmit buffer to the shift register. Even when received data is not copied from the shift register to the receive buffer in an overrun error status, upon completion of the serial transfer, the RSPI determines that the shift register is empty, thus data transfer from the transmit buffer to the shift register is enabled.

(5) When the SPDR register is read in the receive buffer full interrupt routine or in the receive buffer full detecting process by polling the SPRF flag, the receive data can be read. When the receive data is read, the SPRF flag becomes 0.

If transmit data is written to the SPDR register while the transmit buffer holds data that has not yet been transmitted (the SPTEF flag is 0), the RSPI does not update the data in the transmit buffer. Transmit data should be written to the SPDR register in the transmit buffer empty interrupt request routine or in the transmit buffer empty detecting process by polling the SPTEF flag. To use a transmit buffer empty interrupt, set the SPTIE bit in SPCR to 1.
When setting the SPCR.SPE bit to 0 (RSPI disabled), the SPCR.SPTIE bit should also be set to 0. Otherwise (if the SPCR.SPE bit is 0 and the SPCR.SPTIE is 1), a transmit buffer empty interrupt request will occur.
When serial transfer ends with the receive buffer being full (the SPRF flag is 1), the RSPI does not copy data from the shift register to the receive buffer, and detects an overrun error (refer to section 43.3.9, Error Detection). To prevent a receive data overrun error, read the received data using a receive buffer full interrupt request before the next serial transfer ends. To use an receive buffer full interrupt, set the SPCR.SPRIE bit to 1.
Transmit and receive interrupts or the corresponding IRn.IR flags (where n is the interrupt vector number) in the ICU can be used to confirm the states of the transmit and receive buffers. Refer to section 15, Interrupt Controller (ICUD), for the interrupt vector numbers. The status of the transmit and receive buffers can be also confirmed by the SPTEF and SPRF flags.

43.3.8 Idle Interrupt

When the SPSR.IDLNF flag becomes 0 while the SPCR2.SPIIE bit is 1, an idle interrupt request (SPII) is generated.
In master mode, the IDLNF flag is 0 before transmission. Therefore, write data in the transmit buffer and set the SPIIE bit to 1 after the IDLNF flag becomes 1 so that an idle interrupt is not generated at this time. When the SSLx0 signal is negated after the transmission is completed and the next data is not supplied until next-access delay time (t3) elapses, the IDLNF flag becomes 0.

43.3.9 Error Detection

In the normal RSPI serial transfer, the data written to the transmit buffer of the SPDR register is transmitted, and the received data can be read from the receive buffer of the SPDR register. If access is made to the SPDR register, depending on the status of the transmit/receive buffer or the status of the RSPI at the beginning or end of serial transfer, in some cases non-normal transfers can be executed.

If a non-normal transfer operation occurs, the RSPI detects the event as an underrun error, overrun error, parity error, or mode fault error. Table 43.8 lists the relationship between non-normal transfer operations and the RSPI's error detection function.

Table 43.8 Relationship between Non-Normal Transfer Operations and RSPI Error Detection Function

	Occurrence Condition	RSPI Operation	Error Detection
1	The SPDR register is written when the transmit buffer is full.	• The contents of the transmit buffer are kept. • Missing write data.	None
2	The SPDR register is read when the receive buffer is empty.	If reception has completed, then the received data is output to the bus. Otherwise, data received previously is output instead.	None
3	Serial transfer is started when transmit data is still not loaded on the shift register while the RSPI is used in slave mode.	• Serial transfer is suspended • Transmit/receive data is missing • The MISO signal output is disabled • RSPI function is disabled	Underrun error
4	Serial transfer terminates when the receive buffer is full.	• The contents of the receive buffer are kept. • Missing receive data.	Overrun error
5	An incorrect parity bit is received when performing full-duplex communications with the parity function enabled.	The parity error flag is set.	Parity error
6	The SSLx0 input signal is asserted when the serial transfer is idle in multi-master mode.	• Driving of the RSPCKx, MOSIx, SSLx1 to SSLx3 output signals is stopped. • RSPI function is disabled.	Mode fault error
7	The SSLx0 input signal is asserted during serial transfer in multi-master mode.	• Serial transfer is suspended. • Missing transmit/receive data. • Driving of the RSPCKx, MOSIx, SSLx1 to SSLx3 output signals is stopped. • RSPI function is disabled.	Mode fault error
8	The SSLx0 input signal is negated during serial transfer in slave mode.	• Serial transfer is suspended. • Missing transmit/receive data. • Driving of the MISOx output signal is stopped. • RSPI function is disabled.	Mode fault error

On operation 1 described in Table 43.8, the RSPI does not detect an error. To prevent data omission during the writing to the SPDR register, the SPDR register should be written when a transmit buffer empty interrupt request occurs or while the SPSR.SPTEF flag is 1.

Likewise, the RSPI does not detect an error on operation 2. To prevent extraneous data from being read, the SPDR register should be read when a receive buffer full interrupt request occurs or while the SPSR.SPRF flag is 1.

An underrun error shown in 3 is described in section 43.3.9.4, Underrun Error. An overrun error shown in 4 is described in section 43.3.9.1, Overrun Error. A parity error shown in 5 is described in section 43.3.9.2, Parity Error. A mode fault error shown in 6 to 8 is described in section 43.3.9.3, Mode Fault Error.

For the transmit and receive interrupts, refer to section 43.3.7, Transmit Buffer Empty/Receive Buffer Full Interrupts.

43.3.9.1 Overrun Error

If a serial transfer ends when the receive buffer of the SPDR register is full, the RSPI detects an overrun error, and sets the SPSR.OVRF flag to 1. When the OVRF flag is 1, the RSPI does not copy data from the shift register to the receive buffer so that the data prior to the occurrence of the error is retained in the receive buffer. To set the OVRF flag to 0, write 0 to the OVRF flag after the CPU has read the SPSR register with the OVRF flag set to 1.
Figure 43.29 shows an example of operations of the SPRF and OVRF flags. 'SPSR access' and 'SPDR access' shown in Figure 43.29 indicate the condition of accesses to the SPSR and SPDR registers, respectively, where 'W' denotes a write cycle, and 'R' a read cycle. In the example in Figure 43.29, the RSPI performs an 8-bit serial transfer in which the SPCMDm.CPHA bit is 1 and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKx waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 43.29 Operation Example of the SPRF and OVRF Flags

The operation of the flags at the timing shown in steps (1) to (4) in the figure is described below.

(1) If a serial transfer terminates with the receive buffer full (the SPRF flag is 1), the RSPI detects an overrun error, and sets the OVRF flag to 1. The RSPI does not copy the data in the shift register to the receive buffer. Even if the SPPE bit is 1, parity errors are not detected. In master mode, the RSPI copies the pointer value to the SPCMDm register to the SPSSR.SPECM[2:0] bits.

(2) When the SPDR register is read, the RSPI outputs the data in the receive buffer. At this time the SPRF flag becomes 0. Even if the receive buffer becomes empty, the OVRF flag does not become 0.

(3) If the serial transfer ends with the OVRF flag being 1 (an overrun error occurs), the RSPI does not copy the data in the shift register to the receive buffer (the SPRF flag remains 0). A receive buffer full interrupt is not generated. Even if the SPPE bit is 1, parity errors are not detected. When in master mode, the RSPI does not update the SPSSR.SPECM[2:0] bits. When in an overrun error state and the RSPI does not copy the received data from the shift register to the receive buffer, upon termination of the serial transfer, the RSPI determines that the shift register is empty; in this manner, data transfer from the transmit buffer to the shift register is enabled.

(4) If 0 is written to the OVRF flag after the SPSR register is read when the OVRF flag is 1, the OVRF flag is set to 0.

The occurrence of an overrun can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. When executing a serial transfer, measures should be taken to ensure the early detection of overrun errors, such as reading the SPSR register immediately after the SPDR register is read. When the RSPI is used in master mode, the pointer value to the SPCMDm register at the occurrence of the error can be checked by reading the SPSSR.SPECM[2:0] bits.
If an overrun error occurs and the OVRF flag is set to 1, normal reception operations cannot be performed until the OVRF flag is set to 0.

When the RSPCK auto-stop function is enabled in master mode, an overrun error does not occur. Figure 43.30 and Figure 43.31 show the clock stop waveform when a serial transfer continues while the receive buffer is full in master mode.




Figure 43.30 Clock Stop Waveform When a Serial Transfer Continues While the Receive Buffer is Full in Master Mode (CPHA = 1)




Figure 43.31 Clock Stop Waveform When a Serial Transfer Continues While the Receive Buffer is Full in Master Mode (CPHA = 0)

The operation of the flags at the timings shown in steps (1) and (2) in the figure is described below.

(1) When the receive buffer is full, an overrun error does not occur because the RSPCK clock is stopped.

(2) If the SPDR register is read while the clock is stopped, data in the receive buffer can be read. The RSPCK clock restarts after reading the receive buffer (after the SPRF flag becomes 0).

43.3.9.2 Parity Error

If full-duplex communication is performed with the SPCR.TXMD bit set to 0 and the SPCR2.SPPE bit set to 1, when serial transfer ends, the RSPI checks whether there are parity errors. Upon detecting a parity error in the received data, the RSPI sets the SPSR.PERF flag to 1. Since the RSPI does not copy the data in the shift register to the receive buffer when the SPSR.OVRF flag is set to 1, parity error detection is not performed for the received data. To set the PERF flag to 0, write 0 to the PERF flag after the SPSR register is read with the PERF flag set to 1.
Figure 43.32 shows an example of operation of the OVRF and PERF flags. 'SPSR access' shown in Figure 43.32 indicates the condition of access to the SPSR register, where 'W' denotes a write cycle, and 'R' a read cycle. In the example of Figure 43.32, full-duplex communication is performed while the SPCR.TXMD bit is 0 and the SPCR2.SPPE bit is 1. The RSPI performs an 8-bit serial transfer in which the SPCMDm.CPHA bit is 1 and the SPCMDm.CPOL bit is 0. The numbers given under the RSPCKx waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 43.32 Operation Example of PERF Flag

The operation of the flags at the timing shown in steps (1) to (3) in the figure is described below.

(1) If a serial transfer terminates with the RSPI not detecting an overrun error, the RSPI copies the data in the shift register to the receive buffer. The RSPI judges the received data at this timing, and sets the PERF flag to 1 if a parity error is detected. In master mode, the RSPI copies the pointer value to the SPCMDm register to the SPSSR.SPECM[2:0] bits.

(2) If 0 is written to the PERF flag after the SPSR register is read when the PERF flag is 1, the PERF flag is set to 0.

(3) When the RSPI detects an overrun error and serial transfer is terminated, the data in the shift register is not copied to the receive buffer. The RSPI does not perform parity error detection at this timing.

The occurrence of a parity error can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. When executing a serial transfer, measures should be taken to ensure the early detection of parity errors, such as reading the SPSR register. When the RSPI is used in master mode, the pointer value to the SPCMDm register at the occurrence of the error can be checked by reading the SPSSR.SPECM[2:0] bits.

43.3.9.3 Mode Fault Error

The RSPI operates in multi-master mode when the SPCR.MSTR bit is 1, the SPCR.SPMS bit is 0, and the SPCR.MODFEN bit is 1. If the active level is input with respect to the SSLx0 input signal of the RSPI in multi-master mode, the RSPI detects a mode fault error irrespective of the status of the serial transfer, and sets the SPSR.MODF flag to 1. Upon detecting the mode fault error, the RSPI copies the value of the pointer to the SPCMDm register to the SPSSR.SPECM[2:0] bits. The active level of the SSLx0 signal is determined by the SSLP.SSL0P bit.

When the MSTR bit is 0, the RSPI operates in slave mode. The RSPI detects a mode fault error if the MODFEN bit of the RSPI in slave mode is 1, and the SPMS bit is 0, and if the SSLx0 input signal is negated during the serial transfer period (from the time the driving of valid data is started to the time the final valid data is fetched).

Upon detecting a mode fault error, the RSPI stops driving of the output signals and clears the SPCR.SPE bit to 0 (refer to section 43.3.10, Initializing RSPI). In the case of multi-master configuration, detection of a mode fault error is used to stop driving of the output signals and the RSPI function, which allows the master right to be released.

The occurrence of a mode fault error can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. Detecting mode fault errors without utilizing the error interrupt requires polling of the SPSR register. When using the RSPI in master mode, the pointer value to the SPCMDm register at the occurrence of the error can be checked by reading the SPSSR.SPECM[2:0] bits.

When the MODF flag is 1, writing of the value 1 to the SPE bit is ignored by the RSPI. To enable the RSPI function after the detection of a mode fault error, set the MODF flag to 0. When setting the MODF flag to 0, the SPE bit becomes 1.

43.3.9.4 Underrun Error

If a serial transfer is started when the SPCR.SPE bit is 1 (RSPI function is enabled) and transmit data is still not loaded on the shift register while RSPI operates in slave mode (the SPCR.MSTR bit is 0), the RSPI detects an underrun error, and sets the SPSR.MODF and SPSR.UDRF flags to 1. Upon detecting an underrun error, the RSPI stops driving of the output signals and clears the SPCR.SPE bit to 0. Clearing of the SPE bit disables the RSPI function. (Refer to section 43.3.10, Initializing RSPI). The occurrence of an underrun error can be checked either by reading the SPSR register or by using an error interrupt and reading the SPSR register. Detecting underrun errors without utilizing the error interrupt requires polling of the SPSR register. When the MODF flag is 1, writing of the value 1 to the SPE bit is ignored by the RSPI. To enable the RSPI function after the detection of an underrun error, set the MODF flag to 0. When setting the MODF flag to 0, the SPE bit becomes 1.

43.3.10 Initializing RSPI

If 0 is written to the SPCR.SPE bit or the RSPI sets the SPE bit to 0 because of the detection of a mode fault error or an underrun error, the RSPI disables the RSPI function, and initializes some of the module functions. When a system reset is generated, the RSPI initializes all of the module functions. The following describes initialization by the clearing of the SPCR.SPE bit and initialization by a system reset.

43.3.10.1 Initialization by Clearing the SPE Bit

When the SPCR.SPE bit is set to 0, the RSPI performs the following initialization:

- Aborting the transmission and reception that is being executed
- Stopping the driving of output signals (Hi-Z) in slave mode
- Initializing the internal state of the RSPI
- Initializing the transmit buffer of the RSPI (Set the SPTEF flag to 1)

Initialization by the clearing of the SPE bit does not initialize the control bits of the RSPI. For this reason, the RSPI can be started in the same transfer mode as prior to the initialization if the SPE bit is set to 1 again.
The SPSR.SPRF, UDRF, PERF, MODF, and OVRF flags are not initialized, nor is the value of the RSPI sequence status register (SPSSR) initialized. For this reason, even after the RSPI is initialized, data from the receive buffer can be read and the status of error occurrence during the RSPI transfer can be checked.
The transmit buffer is initialized to an empty state (the SPTEF flag is 1). Therefore, if the SPCR.SPTIE bit is set to 1 after RSPI initialization, a transmit buffer empty interrupt is generated. When the RSPI is initialized, in order to disable any transmit buffer empty interrupt, 0 should be written to the SPTIE bit simultaneously with the writing of 0 to the SPE bit.

43.3.10.2 System Reset

The initialization by a system reset completely initializes the RSPI through the initialization of all bits for controlling the RSPI, initialization of the status bits, and initialization of data registers, in addition to the requirements described in section 43.3.10.1, Initialization by Clearing the SPE Bit.

43.3.11 SPI Operation

43.3.11.1 Master Mode Operation

The only difference between single-master mode operation and multi-master mode operation lies in mode fault error detection (refer to section 43.3.9, Error Detection). When operating in single-master mode, the RSPI does not detect mode fault errors whereas the RSPI running in multi-master mode does detect mode fault errors. This section explains operations that are common to single-master mode and multi-master mode.

(1) Starting a Serial Transfer

The RSPI updates the data in the transmit buffer (SPTX) when data is written to the RSPI data register (SPDR) with the RSPI transmit buffer being empty (the SPTEF flag is 1 and data for the next transfer is not set). When the shift register is empty after the number of frames set in the SPDCR.SPFC[1:0] bits are written to the SPDR register, the RSPI copies data from the transmit buffer to the shift register and starts serial transfer. Upon copying transmit data to the shift register, the RSPI changes the status of the shift register to “full”, and upon termination of serial transfer, it changes the status of the shift register to “empty”. The status of the shift register cannot be referenced.
For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format. The polarity of the SSLxi output pins depends on the SSLP register settings.

(2) Terminating a Serial Transfer

Irrespective of the SPCMDm.CPHA bit, the RSPI terminates the serial transfer after transmitting an RSPCKx edge corresponding to the final sampling timing. If free space is available in the receive buffer (SPRX) (the SPRF flag is 0), upon termination of serial transfer, the RSPI copies data from the shift register to the receive buffer of the SPDR register. It should be noted that the final sampling timing varies depending on the bit length of transfer data. In master mode, the RSPI data length depends on the SPCMDm.SPB[3:0] bit setting. The polarity of the SSLxi output pin depends on the SSLP register settings.
For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format.

(3) Sequence Control

The transfer format that is employed in master mode is determined by the SPSCR, SPCMDm, SPBR, SPCKD, SSLND, and SPND registers.

The SPSCR register is a register used to determine the sequence configuration for serial transfers that are executed by the RSPI in master mode. The following items are set in the SPCMDm register: SSLxi pin output signal value, MSB/LSB first, data length, some of the bit rate settings, RSPCK polarity/phase, whether the SPCKD register is to be referenced, whether the SSLND register is to be referenced, and whether the SPND register is to be referenced. The SPBR register holds some of the bit rate settings; the SPCKD register, an RSPI clock delay value; the SSLND register, an SSL negation delay; and the SPND register, a next-access delay value.

According to the sequence length that is assigned to the SPSCR register, the RSPI makes up a sequence comprised of a part or all of the SPCMDm register. The RSPI contains a pointer to the SPCMDm register that makes up the sequence. The value of this pointer can be checked by reading the SPSSR.SPCP[2:0] bits. When the SPCR.SPE bit is set to 1 and the RSPI function is enabled, the RSPI loads the pointer to the commands in the SPCMD0 register, and incorporates the SPCMD0 settings into the transfer format at the beginning of serial transfer. The RSPI increments the pointer each time the next-access delay period for a data transfer ends. Upon completion of the serial transfer that corresponds to the final command comprising the sequence, the RSPI sets the pointer in the SPCMD0 register, and in this manner the sequence is executed repeatedly.




Figure 43.33 Procedure for Determining the Form of Serial Transfer in Master Mode

In this section, a frame is the combination of the data (SPDR) and the settings (SPCMDm).




Figure 43.34 Concept of a Frame

Figure 43.35 shows the relationship between the command and the transmit and receive buffers in the sequence of operations specified by the settings in Table 43.4.




Figure 43.35 Correspondence between the RSPI Command Register and Transmit/Receive Buffers in Sequence Operations

(4) Burst Transfer

If the SPCMDm.SSLKP bit that the RSPI references during the current serial transfer is 1, the RSPI keeps the SSLxi signal level during the serial transfer until the beginning of the SSLxi signal assertion for the next serial transfer. If the SSLxi signal level for the next serial transfer is the same as the SSLxi signal level for the current serial transfer, the RSPI can execute continuous serial transfers while keeping the SSLxi signal assertion status (burst transfer).
Figure 43.36 shows an example of an SSLxi signal operation for the case where a burst transfer is implemented using SPCMD0 and SPCMD1 register settings. The text below explains the RSPI operations (1) to (7) as shown in Figure 43.36. It should be noted that the polarity of the SSLxi output signal depends on the SSLP register settings.




Figure 43.36 Example of Burst Transfer Operation Using SSLKP Bit (CPHA = 1, CPOL = 0)

(1) Based on the SPCMD0 register, the RSPI asserts the SSLxi signal and inserts RSPCK delays.
(2) The RSPI executes serial transfers according to the SPCMD0 register.
(3) The RSPI inserts SSL negation delays.
(4) Since the SPCMD0.SSLKP bit is 1, the RSPI keeps the SSLxi signal value on the SPCMD0 register. This period is sustained, at the shortest, for a period equal to the next-access delay of the SPCMD0 register. If the shift register is empty after the passage of a minimum period, this period is sustained until the transmit data is stored in the shift register for the next transfer.
(5) Based on the SPCMD1 register, the RSPI inserts RSPCK delays.
(6) The RSPI executes serial transfers according to the SPCMD1 register.
(7) The RSPI inserts SSL negation delays.
(8) Because the SPCMD1.SSLKP bit is 0, the RSPI negates the SSLxi signal. In addition, a next-access delay is inserted according to the SPCMD1 register.

If the SSLxi signal output settings in the SPCMDm register in which 1 is assigned to the SSLKP bit are different from the SSLxi signal output settings in the SPCMDm register to be used in the next transfer, the RSPI switches the SSLxi signal status to SSLxi signal assertion ((5) in Figure 43.36) corresponding to the command for the next transfer. Note that if such an SSLxi signal switching occurs, the slaves that drive the MISOx signal compete, and collision of signal levels may occur.
The RSPI in master mode references the SSLxi signal operation within the module for the case where the SSLKP bit is not used. Even when the SPCMDm.CPHA bit is 0, the RSPI can accurately start serial transfers by using the SSLxi signal assertion for the next transfer that is detected internally.

(5) RSPCK Delay (t1)

The RSPCK delay value in master mode depends on the SPCMDm.SCKDEN bit setting and the SPCKD register setting. The RSPI determines the SPCMDm register to be referenced during serial transfer by pointer control, and determines an RSPCK delay value during serial transfer by using the SPCMDm.SCKDEN bit and the SPCKD register, as listed in Table 43.9. For a definition of RSPCK delay, refer to section 43.3.5, Transfer Format.

Table 43.9 Relationship among SCKDEN Bit, SPCKD, and RSPCK Delay Value

SPCMDm.SCKDEN Bit	SPCKD.SCKDL[2:0] Bits	RSPCK Delay Value
0	000b to 111b	1 RSPCK
1	000b	1 RSPCK
	001b	2 RSPCK
	010b	3 RSPCK
	011b	4 RSPCK
	100b	5 RSPCK
	101b	6 RSPCK
	110b	7 RSPCK
	111b	8 RSPCK

(6) SSL Negation Delay (t2)

The SSL negation delay value in master mode depends on the SPCMDm.SLNDEN bit setting and the SSLND register setting. The RSPI determines the SPCMDm register to be referenced during serial transfer by pointer control, and determines an SSL negation delay value during serial transfer by using the SPCMDm.SLNDEN bit and the SSLND register, as listed in Table 43.10. For a definition of SSL negation delay, refer to section 43.3.5, Transfer Format.

Table 43.10 Relationship among SLNDEN Bit, SSLND, and SSL Negation Delay Value

SPCMDm.SLNDEN Bit	SSLND.SLNDL[2:0] Bits	SSL Negation Delay Value
0	000b to 111b	1 RSPCK
1	000b	1 RSPCK
	001b	2 RSPCK
	010b	3 RSPCK
	011b	4 RSPCK
	100b	5 RSPCK
	101b	6 RSPCK
	110b	7 RSPCK
	111b	8 RSPCK

(7) Next-Access Delay (t3)

The next-access delay value in master mode depends on the SPCMDm.SPNDEN bit setting and the SPND setting. The RSPI determines the SPCMDm register to be referenced during serial transfer by pointer control, and determines a next-access delay value during serial transfer by using the SPCMDm.SPNDEN bit and SPND, as listed in Table 43.11. For a definition of next-access delay, refer to section 43.3.5, Transfer Format.

Table 43.11 Relationship among SPNDEN Bit, SPND, and Next-Access Delay Value

SPCMDm.SPNDEN Bit	SPND.SPNDL[2:0] Bits	Next-Access Delay Value
0	000b to 111b	1 RSPCK + 2 PCLK
1	000b	1 RSPCK + 2 PCLK
	001b	2 RSPCK + 2 PCLK
	010b	3 RSPCK + 2 PCLK
	011b	4 RSPCK + 2 PCLK
	100b	5 RSPCK + 2 PCLK
	101b	6 RSPCK + 2 PCLK
	110b	7 RSPCK + 2 PCLK
	111b	8 RSPCK + 2 PCLK

(8) Initialization Flowchart

Figure 43.37 is a flowchart illustrating an example of initialization in SPI operation when the RSPI is used in master mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.





Figure 43.37 Example of Initialization Flowchart in Master Mode (SPI Operation)

(9) Software Processing Flow

Figure 43.38 to Figure 43.40 show examples of the flow of software processing.

(a) Transmit Processing Flow

When transmitting data, the CPU will be notified of the completion of data transmission by enabling the SPII interrupt after the last writing of data for transmission.
The completion of data transmission can also be checked by polling to see if the SPSR.IDLNF flag has become 0, instead of using the SPII interrupt. However, one cycle of PCLK is required for the time from when data for transmission is written in the SPDR register to when the IDLNF flag becomes 1. After the last data is written in the SPDR register, discard the value of the SPSR register once not to judge the condition with the IDLNF flag which has not yet become 1, and read and use the value of the IDLNF flag to confirm the completion of data transmission.



Note 1. When using a polling for the SPTEF flag, proceed to the transmit data writing process after reading the SPTEF flag as 1.

Figure 43.38 Flowchart in Master Mode (Transmission)

(b) Receive Processing Flow

The RSPI does not support receive-only simplex communications, so processing for transmission is required.




Figure 43.39 Flowchart in Master Mode (Reception)

(c) Flow of Error Processing

When a mode fault error is generated, the SPCR.SPE bit is automatically cleared, stopping operations for transmission and reception. For errors from other sources, however, the SPCR.SPE bit is not cleared and operations for transmission and reception continue; accordingly, we recommend clearing of the SPCR.SPE bit to stop operations in the case of errors other than mode fault errors. Not doing so will lead to updating of the SPSSR.SPECM[2:0] bits.

When interrupts are used and an error occurs, if the ICU.IRn.IR flag for the SPTI or SPRI interrupt request is set to 1, clear the ICU.IRn.IR flag in the error processing routine. If the SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the RSPI.




Figure 43.40 Flowchart for Master Mode (Error Processing)

43.3.11.2 Slave Mode Operation

(1) Starting a Serial Transfer

If the SPCMD0.CPHA bit is 0, when detecting an SSLx0 input signal assertion, the RSPI needs to start driving valid data to the MISOx output signal. For this reason, when the CPHA bit is 0, the assertion of the SSLx0 input signal triggers the start of a serial transfer.

If the CPHA bit is 1, when detecting the first RSPCKx edge in an SSLx0 signal asserted condition, the RSPI needs to start driving valid data to the MISOx output signal. For this reason, when the CPHA bit is 1, the first RSPCKx edge in an SSLx0 signal asserted condition triggers the start of a serial transfer.

Irrespective of the CPHA bit setting, the timing at which the RSPI starts driving of the MISOx output signal is the SSLx0 signal assertion timing. The data which is output by the RSPI is either valid or invalid, depending on the CPHA bit setting.

For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format. The polarity of the SSLx0 input signal depends on the setting of the SSLP.SSL0P bit.

(2) Terminating a Serial Transfer

Irrespective of the SPCMD0.CPHA bit, the RSPI terminates the serial transfer after detecting an RSPCKx edge corresponding to the final sampling timing. When free space is available in the receive buffer (the SPRF flag is 0), upon termination of serial transfer the RSPI copies received data from the shift register to the receive buffer of the SPDR register. Upon termination of a serial transfer the RSPI changes the status of the shift register to “empty”, regardless of the receive buffer state. A mode fault error occurs if the RSPI detects an SSLx0 input signal negation from the beginning of serial transfer to the end of serial transfer (refer to section 43.3.9, Error Detection).

The final sampling timing changes depending on the bit length of transfer data. In slave mode, the RSPI data length depends on the SPCMD0.SPB[3:0] bit setting. The polarity of the SSLx0 input signal depends on the SSLP.SSL0P bit setting.

For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format.

(3) Notes on Single-Slave Operations

If the SPCMD0.CPHA bit is 0, the RSPI starts serial transfers when it detects the assertion edge for an SSLx0 input signal. In the type of configuration shown in Figure 43.7 as an example, if the RSPI is used in single-slave mode, the SSLx0 signal is fixed at the active state. Therefore, when the CPHA bit is set to 0, the RSPI cannot correctly start a serial transfer. To correctly execute transmit/receive operations by the RSPI in slave mode in a configuration in which the SSLx0 input signal is fixed at the active state, the CPHA bit should be set to 1. If there is a need for setting the CPHA bit to 0, the SSLx0 input signal should not be fixed.

(4) Burst Transfer

If the SPCMD0.CPHA bit is 1, continuous serial transfer (burst transfer) can be executed while retaining the assertion state for the SSLx0 input signal. If the CPHA bit is 1, the period from the first RSPCKx edge to the sampling timing for the reception of the final bit in an SSLx0 signal active state corresponds to a serial transfer period. Even when the SSLx0 input signal remains at the active level, the RSPI can accommodate burst transfers because it can detect the start of an access.

If the CPHA bit is 0, the second and subsequent serial transfers during burst transfer cannot be executed correctly.

(5) Initialization Flowchart

Figure 43.41 is a flowchart illustrating an example of initialization in SPI operation when the RSPI is used in slave mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.




Figure 43.41 Example of Initialization Flowchart in Slave Mode (SPI Operation)

(6) Software Processing Flow

Figure 43.42 to Figure 43.44 show examples of the flow of software processing.

(a) Transmit Processing Flow




Figure 43.42 Flowchart in Slave Mode (Transmission)

(b) Receive Processing Flow

The RSPI does not support receive-only simplex communications, so processing for transmission is required.




Figure 43.43 Flowchart in Slave Mode (Reception)

(c) Flow of Error Processing

In slave mode, even when a mode fault error is generated, the SPSR.MODF flag can be cleared regardless of the status of the SSLx0 pin.

When interrupts are used and an error occurs, if the ICU.IRn.IR flag for the SPTI or SPRI interrupt request is set to 1, clear the ICU.IRn.IR flag in the error processing routine. If the SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the RSPI.




Figure 43.44 Flowchart for Slave Mode (Error Processing)

43.3.12 Clock Synchronous Operation

Setting the SPCR.SPMS bit to 1 selects clock synchronous operation of the RSPI. In clock synchronous operation, the SSLxi pin is not used, and the three pins of RSPCKx, MOSIx, and MISOx handle communications. The SSLxi pin is available as I/O port pins.
Although clock synchronous operation does not require use of the SSLxi pin, operation of the module is the same as in SPI operation. That is, in both master and slave mode operations, communications can be performed with the same flow as in SPI operation. However, mode fault errors are not detected because the SSLxi pin is not used.
Furthermore, do not set the SPCMDm.CPHA bit to 0 if clock synchronous operation is to proceed in slave mode (SPCR.MSTR = 0).

43.3.12.1 Master Mode Operation

(1) Starting a Serial Transfer

The RSPI updates the data in the transmit buffer (SPTX) of the SPDR register when data is written to the SPDR register with the transmit buffer being empty (the SPTEF flag is 1 and data for the next transfer is not set). When the shift register is empty after the number of frames set in the SPDCR.SPFC[1:0] bits are written to the SPDR register, the RSPI copies data from the transmit buffer to the shift register and starts serial transmission. Upon copying transmit data to the shift register, the RSPI changes the status of the shift register to “full”, and upon termination of serial transfer, it changes the status of the shift register to “empty”. The status of the shift register cannot be referenced.
For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format.
However, transfer in clock synchronous operation is conducted without the SSLx0 output signal.

(2) Terminating a Serial Transfer

The RSPI terminates the serial transfer after transmitting an RSPCKx edge corresponding to the sampling timing. If free space is available in the receive buffer (SPRX) (the SPRF flag is 0), upon termination of serial transfer, the RSPI copies data from the shift register to the receive buffer of the RSPI data register (SPDR).
It should be noted that the final sampling timing varies depending on the bit length of transfer data. In master mode, the RSPI data length depends on the SPCMDm.SPB[3:0] bit setting.
For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format.
However, transfer in clock synchronous operation is conducted without the SSLx0 output signal.

(3) Sequence Control

The transfer format employed in master mode is determined by SPSCR, SPCMDm, SPBR, SPCKD, SSLND, and SPND registers. Although the SSLxi signals are not output in clock synchronous operation, these settings are valid.
The SPSCR register is a register used to determine the sequence configuration for serial transfers that are executed by the RSPI in master mode. The following items are set in the SPCMDm register: SSLxi output signal value, MSB/LSB first, data length, some of the bit rate settings, RSPCKx polarity/phase, whether the SPCKD register is to be referenced, whether the SSLND register is to be referenced, and whether the SPND register is to be referenced. The SPBR register holds some of the bit rate settings; the SPCKD register, an RSPI clock delay value; the SSLND register, an SSL negation delay; and the SPND register, a next-access delay value.
According to the sequence length that is assigned to the SPSCR register, the RSPI makes up a sequence comprised of a part or all of the SPCMDm register. The RSPI contains a pointer to the SPCMDm register that makes up the sequence. The value of this pointer can be checked by reading the SPSSR.SPCP[2:0] bits. When the SPCR.SPE bit is set to 1 and the RSPI function is enabled, the RSPI loads the pointer to the commands in the SPCMD0 register, and incorporates the SPCMD0 register setting into the transfer format at the beginning of serial transfer. The RSPI increments the pointer each time the next-access delay period for a data transfer ends. Upon completion of the serial transfer that corresponds to the final command comprising the sequence, the RSPI sets the pointer in the SPCMD0 register, and in this manner the sequence is executed repeatedly.




Figure 43.45 Procedure for Determining the Form of Serial Transmission in Master Mode

In this section, a frame is the combination of the data (SPDR) and the settings (SPCMDm).




Figure 43.46 Concept of a Frame

Figure 43.47 shows the relationship between the command and the transmit and receive buffers in the sequence of operations specified by the settings in Table 43.4.




Figure 43.47 Correspondence between the RSPI Command Register and Transmit/Receive Buffers in Sequence Operations

(4) Initialization Flowchart

Figure 43.48 is a flowchart illustrating an example of initialization in clock synchronous operation when the RSPI is used in master mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.




Figure 43.48 Example of Initialization Flowchart in Master Mode (Clock Synchronous Operation)

(5) Flow of Software Processing

Software processing during clock-synchronous operation when the RSPI is used in master mode is the same as that for SPI master mode operation. For details, refer to section 43.3.11.1, (9) Software Processing Flow. Note that mode fault errors will not occur.

43.3.12.2 Slave Mode Operation

(1) Starting a Serial Transfer

When the SPCR.SPMS bit is 1, the first RSPCKx edge triggers the start of a serial transfer in the RSPI.
When the SPMS bit is 1, the RSPI drives the MISOx output signal.
For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format.
It should be noted that the SSLx0 input signal is not used in clock synchronous operation.

(2) Terminating a Serial Transfer

The RSPI terminates the serial transfer after detecting an RSPCKx edge corresponding to the final sampling timing. When free space is available in the receive buffer (the SPRF flag is 0), upon termination of serial transfer the RSPI copies received data from the shift register to the receive buffer of the SPDR register. Upon termination of a serial transfer the RSPI changes the status of the shift register to “empty” regardless of the receive buffer status. The final sampling timing changes depending on the bit length of transfer data. In slave mode, the RSPI data length depends on the SPCMD0.SPB[3:0] bit setting.
For details on the RSPI transfer format, refer to section 43.3.5, Transfer Format.

(3) Initialization Flowchart

Figure 43.49 is a flowchart illustrating an example of initialization in clock synchronous operation when the RSPI is used in slave mode. For a description of how to set up the interrupt controller, DMAC, and I/O ports, refer to the descriptions given in the individual blocks.




Figure 43.49 Example of Initialization Flowchart in Slave Mode (Clock Synchronous Operation)

(4) Flow of Software Processing

Software processing during clock-synchronous operation when the RSPI is used in slave mode is the same as that for SPI slave mode operation. For details, refer to section 43.3.11.2, (6) Software Processing Flow. Note that mode fault errors will not occur.

43.3.13 Loopback Mode

When 1 is written to the SPPCR.SPLP2 bit or SPPCR.SPLP bit, the RSPI shuts off the path between the MISOx pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIx pin and the shift register if the SPCR.MSTR bit is 0, and connects the input path and output path of the shift register. The RSPI does not shut off the path between the MOSIx pin and the shift register if the SPCR.MSTR bit is 1, and between the MISOx pin and the shift register if the SPCR.MSTR bit is 0. This is called loopback mode. When a serial transfer is executed in loopback mode, the transmit data for the RSPI or the reversed transmit data becomes the received data for the RSPI.
Table 43.12 lists the relationship among the SPLP2 and SPLP bits and the received data. Figure 43.50 shows the configuration of the shift register I/O paths for the case where the RSPI in master mode is set in loopback mode (SPPCR.SPLP2 = 0, SPPCR.SPLP = 1).

Table 43.12 SPLP2 and SPLP Bit Settings and Received Data

SPPCR.SPLP2 Bit	SPPCR.SPLP Bit	Received Data
0	0	Input data from the MOSIx pin or MISOx pin
0	1	Inverted transmit data
1	0	Transmit data
1	1	Transmit data




Figure 43.50 Configuration of Shift Register I/O Paths in Loopback Mode (Master Mode)

43.3.14 Self-Diagnosis of Parity Bit Function

The parity circuit consists of a parity bit adding unit used for transmit data and an error detecting unit used for received data. In order to detect defects in the parity bit adding unit and error detecting unit of the parity circuit, self-diagnosis is executed for the parity circuit following the flowchart shown in Figure 43.51.




Figure 43.51 Flowchart for Self-Diagnosis of Parity Circuit

43.3.15 Interrupt Sources

The RSPI has interrupt sources of receive buffer full, transmit buffer empty, error (mode fault, underrun, overrun, and parity error), and idle. In addition, the DTC or DMAC can be activated by the receive buffer full or transmit buffer empty interrupt to perform data transfer.

Since the vector address for SPEI is allocated to interrupt requests due to mode fault, underrun, overrun, and parity errors, the actual interrupt source must be determined from the flags. Interrupt sources for the RSPI are listed in Table 43.13. An interrupt is generated on satisfaction of an interrupt condition in Table 43.13. Clear the receive buffer full and transmit buffer empty sources through data transfer.

When using the DTC or DMAC to perform data transmission/reception, the DTC or DMAC must be set up first to be in a status in which transfer is enabled before making the RSPI settings. For the method for setting the DTC or DMAC, refer to section 18, DMA Controller (DMACAa), or section 20, Data Transfer Controller (DTCb).

If the conditions for generating a transmit buffer empty or receive buffer full interrupt are generated while the ICU.IRn.IR flag is 1, the interrupt is not output as a request for ICU but is retained internally (the capacity for retention is one request per source). A retained interrupt request is output when the ICU.IRn.IR flag becomes 0. A retained interrupt request is automatically discarded once it is output as an actual interrupt request. The interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) for an internally retained interrupt request can also be cleared to 0.

Table 43.13 Interrupt Sources of RSPI

Interrupt Source	Symbol	Interrupt Condition	DMAC/DTC Activation
Receive buffer full	SPRI	The receive buffer becomes full (the SPRF flag becomes 1) while the SPCR.SPRIE bit is 1.	Possible
Transmit buffer empty	SPTI	The transmit buffer becomes empty (the SPTEF flag becomes 1) while the SPCR.SPTIE bit is 1.	Possible
Errors (mode fault, underrun, overrun, and parity error)	SPEI	The SPSR.MODF, UDRF, OVRF, or PERF flag is set to 1 while the SPCR.SPEIE bit is 1.	Impossible
Idle	SPII	The SPSR.IDLNF flag is set to 0 while the SPCR2.SPIIE bit is 1.	Impossible

43.4 Link Operation by Event Linking

The RSPI0 supports the following event output for the event link controller (ELC). The event link output signal is output regardless of the interrupt enable bit setting.

43.4.1 Receive Buffer Full Event Output

This event signal is output when received data have been transferred from the shift register to the SPDR register on completion of serial transfer.

43.4.2 Transmit Buffer Empty Event Output

This event signal is output when data for transmission have been transferred from the transmit buffer to the shift register and when the value of the SPE bit has changed from 0 to 1.

43.4.3 Mode Fault, Underrun, Overrun, or Parity Error Event Output

(1) Mode Fault

Table 43.14 lists the occurrence conditions of a mode fault event.

Table 43.14 Occurrence Conditions of Mode Fault Event

	SPCR.MODFEN Bit	SSLx0 Pin	Remarks
Master (SPCR.MSTR bit = 1)	1	Active	Under the condition (the SPCR.MSTR bit is 1 and the MODFEN bit is 1), if the SPCR.SPMS bit is 0, mode fault error, overrun error, and parity error event output cannot be used. Do not set the ELSRn register to 52h.
Slave (SPCR.MSTR bit = 0)	1	Not active	Event is output only when the pin is deactivated during transmission.

(2) Underrun

The condition for this event signal being output in response to an underrun is the start of serial transfer with the transmit buffer containing no transmit data while the value of the SPCR.MSTR bit is 0 and the value of the SPCR.SPE bit is 1, in which case the UDRF and MODF flags are set to 1.

(3) Overrun

The condition for this event signal being output in response to an overrun is completion of serial transfer while the receive buffer contains data that have not been read and the value of the SPCR.TXMD bit is 0, in which case the OVRF flag is set to 1.

(4) Parity Error

The condition for this event signal being output in response to a parity error is detection of a parity error on completion of serial transfer while the value of the TXMD bit in SPCR is 0 and the value of the SPPE bit in SPCR2 is 1.

43.4.4 Idle Event Output

(1) In Master Mode

In master mode, an event is output when the condition for setting the IDLNF flag (idle flag) to 0 is satisfied.

(2) In Slave Mode

In slave mode, an event is output when the SPCR.SPE bit is set to 0 (RSPI is initialized).

43.4.5 Transmit End Event Output

During both SPI operation and clock synchronous operation in master mode, an event is output under the condition for setting the IDLNF flag (idle flag) from 1 to 0. In slave mode, an event is output under the conditions listed in Table 43.15.

Table 43.15 Generating Conditions of Transmit End Event (Slave mode)

RSPI Mode	Transmit Buffer State	Shift Register State	Others
SPI operation (SPMS = 0)	Empty	Empty	Negation of the SSLx0 input
Clock synchronous operation (SPMS = 1)	Empty	Empty	Even edge detection of the last RSPCKx for the last data

Whether the operation is in master mode or slave mode, an event is not output if 0 is written to the SPCR.SPE bit during transmission or the SPCR.SPE bit is cleared by the mode fault error.

43.5 Usage Notes

43.5.1 Setting Module Stop Function

Module stop control register B (MSTPCRB) and module stop control register C (MSTPCRC) can be used to enable or disable the RSPI. Immediately after a reset, operation of the RSPI is disabled. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

43.5.2 Note on Low Power Consumption Functions

When using the module stop function and entering a low power consumption mode other than sleep mode, set the SPCR.SPE bit to 0 before completing communication.

43.5.3 Notes on Starting Transfer

If the ICU.IRn.IR flag is 1 at the time transfer is to be started, an interrupt request is internally retained after transfer starts, and this can lead to unanticipated behavior of the ICU.IRn.IR flag.
When the ICU.IRn.IR flag is 1 at the time transfer is to start, follow the procedure below to clear interrupt requests before enabling operations (by setting the SPCR.SPE bit to 1).

1. Confirm that transfer has stopped (i.e. that the SPCR.SPE bit is 0).
2. Set the relevant interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) to 0.
3. Read the relevant interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) and confirm that its value is 0.
4. Set the ICU.IRn.IR flag to 0.

43.5.4 Notes on the SPRF and SPTEF flags

When polling the SPSR.SPRF flag and/or SPSR.SPTEF flag, set the SPCR.SPRIE bit and/or SPCR.SPTIE bit to 0.

44. Quad Serial Peripheral Interface (QSPI)

This MCU includes a one-channel quad serial peripheral interface.
In this section, “PCLK” is used to refer to PCLKB.

44.1 Overview

Table 44.1 lists the specifications of the QSPI, Figure 44.1 shows a block diagram of the QSPI, and Table 44.2 lists the I/O pins of the QSPI.

Table 44.1 QSPI Specifications

Item	Description
Number of channels	1 channel
QSPI transfer function	Capable of communications to the serial flash memory through single-/dual-/quad-SPI operation • Single-SPI operation (full-duplex communications) Use of QMO (master out), QMI (master in), QSSL (slave select), and QSPCLK (SPI clock) signals allow for communications to the serial flash memory through SPI operation (four-wire method). QMO output pin and QMI input pin QSSL and QSPCLK serve as output pins. • Dual-SPI operation (half-duplex communications) Use of QIO1, QIO0, QSSL, and QSPCLK signals allow for communications to the serial flash memory through SPI operation (four-wire method). QSSL and QSPCLK serve as output pins. Bidirectional QIO1 and QIO0 pins • Quad-SPI operation (half-duplex communications) Use of QIO3 to QIO0, QSSL, and QSPCLK signals allow for communications to the serial flash memory through SPI operation (six-wire method). QSSL and QSPCLK serve as output pins. Bidirectional QIO3 to QIO0 pins
Data format	• Transfer data length is selectable from 8 bits to 128 Gbits. Data is continuously transferred 1 through 4,294,967,296 times in 8-, 16-, or 32-bit units.
Bit rate	• QSPCLK can be divided by 2 to 4080 (max.). • QSPCLK can be generated by dividing PCLK by the on-chip baud rate generator.
Buffer configuration	• 32 bytes for transmission • 32 bytes for reception
Shift registers	• 32 bits each for transmission and reception
QSSL pin control	• Controllable delay from QSSL signal assertion to QSPCLK operation (clock delay) Range: 0 and 1.5 to 8.5 QSPCLK cycles (set in QSPCLK-cycle units) • Controllable delay from QSPCLK stoppage to QSSL output negation (QSSL negation delay) Range: 0 to 8 QSPCLK cycles (set in QSPCLK-cycle units) • Controllable wait for next-access QSSL output assertion (next-access delay) Range: 0 to 8 QSPCLK cycles (set in QSPCLK-cycle units) • Capable of holding QSSL output value from transfer end to next access • QSSL polarity can be changed.
Transfer control	• A transfer of up to four commands can be executed sequentially in looped execution. • Single-SPI transfer start condition: The specified length of data is in the transmit buffer and there is a space for the specified length of data in the receive buffer. However, when the SPDCR.TXDMY bit is set, receive operation can be started even when the specified length of data is not in the transmit buffer. • Dual-/quad-SPI write start condition: The specified length of data is in the transmit buffer. • Dual-/quad-SPI read start condition: There is a space for the specified length of data in the receive buffer. • QIO3 to QIO0 and QMO output values during the QSSL negation period can be specified. • QIO3 and QIO2 can be specified to output fixed values in single-/dual-SPI modes.
Interrupt sources	• Receive buffer full interrupt • Transmit buffer empty interrupt • QSSL negation interrupt
Others	• QSPI initialization function • Loop back mode
Low power consumption function	Module stop state can be set.




Figure 44.1 QSPI Block Diagram

Table 44.2 QSPI I/O Pins

Pin Name	I/O	Function
QSPCLK	Output	Clock output
QMO/QIO0*1	I/O	Master output data/data 0
QMI/QIO1*1	I/O	Master input data/data 1
QIO2*2	I/O	Data 2
QIO3*2	I/O	Data 3
QSSL	Output	Slave selection

Note 1. In single-SPI mode, QMO and QMI are enabled; QIO0 and QIO1 in dual-/quad-SPI modes.
Note 2. In single-/dual-SPI modes, fixed value according to register setting is output; QIO2 and QIO3 in quad-SPI mode.

44.2 Register Descriptions

44.2.1 QSPI Control Register (SPCR)

Address(es): QSPI.SPCR 0008 9E00h

	b7	b6	b5	b4	b3	b2	b1	b0
	SPRIE	SPE	SPTIE	—	MSTR	—	SPSSLIE	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	SPSSLIE	QSSL Negation Interrupt Enable	0: Disables interrupt requests. 1: Enables interrupt requests.	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	MSTR	QSPI Master/Slave Mode Select *1	0: Slave mode 1: Master mode (output from QSPCLK and QSSL pins enabled)	R/W
b4	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b5	SPTIE	Transmit Interrupt Enable	0: Disables interrupt requests. 1: Enables interrupt requests.	R/W
b6	SPE	SPI Function Enable	0: Disables the function. 1: Enables the function.	R/W
b7	SPRIE	Receive Interrupt Enable	0: Disables interrupt requests. 1: Enables interrupt requests.	R/W

Note 1. This MCU does not support slave mode. When using this bit, set it to 1.

The SPCR register sets the operating mode for the QSPI. If the set value of the MSTR bit is changed while the SPE bit is 1, subsequent operation cannot be guaranteed.

SPSSLIE Bit (QSSL Negation Interrupt Enable)

This bit enables or disables generation of QSSL negation interrupt requests when the SPSR.SPSSLF flag is set to 1.

MSTR Bit (QSPI Master/Slave Mode Select)

This bit selects master or slave mode. Setting this bit to 1 allows the QSPCLK and QSSL pins to be used as output pins. When setting the MSTR bit, specify the following while the SPE bit is 0, and then set the MSTR bit to 1.

- SSLP.SSLP bit setting (QSSL pin level setting)
- SPCMDn.CPOL bit (n = 0 to 3) setting (QSPCLK pin level setting)

Note that this MCU does not support slave mode.

SPTIE Bit (Transmit Interrupt Enable)

This bit enables or disables generation of transmit interrupt requests when the number of transmit data units in the transmit buffer is equal to or less than the specified transmit buffer data triggering number leading the corresponding flag in the SPSR register being set to 1.

SPE Bit (SPI Function Enable)

Setting this bit to 1 enables the module function.
Setting this bit to 0 disables and partially initializes the module function.

SPRIE Bit (Receive Interrupt Enable)

This bit enables or disables generation of receive interrupt requests when the number of receive data units in the receive buffer is equal to or greater than the specified receive buffer data triggering number leading the corresponding flag in the status register being set to 1.

44.2.2 QSPI Slave Select Polarity Register (SSLP)

Address(es): QSPI.SSLP 0008 9E01h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SSLP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SSLP	QSSL Signal Polarity Setting	0: QSSL signal is active-low. 1: QSSL signal is active-high.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SSLP register sets the polarity of the QSSL signal. If this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

SSLP Bit (QSSL Signal Polarity Setting)

This bit sets the polarity of the QSSL signal. The polarity should be same as that of the device to be communicated with.

44.2.3 QSPI Pin Control Register (SPPCR)

Address(es): QSPI.SPPCR 0008 9E02h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	MOIFE	MOIFV	—	IO3FV	IO2FV	SPLP
Value after reset:	0	0	0	0	0	1	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	SPLP	Loopback mode*1	0: Normal mode 1: Loopback mode	R/W
b1	IO2FV	Single-/Dual-SPI Mode QIO2 Output Fixed Value	0: QIO2 output fixed value equals 0. 1: QIO2 output fixed value equals 1.	R/W
b2	IO3FV	Single-/Dual-SPI Mode QIO3 Output Fixed Value	0: QIO3 output fixed value equals 0. 1: QIO3 output fixed value equals 1.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	MOIFV	Idle State Output Data Fixed Value	0: Data output value in the idle state (during the QSSL negation period) is 0. 1: Data output value in the idle state (during the QSSL negation period) is 1.	R/W
b5	MOIFE	Idle State Output Data Fixing Enable *2	0: Output value equals final data from previous transfer. 1: Output value equals the value set in the MOIFV bit.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. When the loopback mode is specified in dual-/quad-SPI modes, the SPCMDn.SPRW bit (n = 0 to 3) should be set to 0 (write operation).

Note 2. In dual-/quad-SPI modes, QIO1 and QIO0/QIO3 to QIO0 are driven to the Hi-Z state after read transfer regardless of this bit setting (see section 44.3.2, Pin Control).

The SPPCR register sets the modes of the pins. If this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

SPLP Bit (Loopback mode)

When the SPLP bit is set to 1, this module shuts off the path between the data I/O pin and the transmit/receive shift register, and connects the input path and the output path for the transmit/receive shift register.

IO2FV Bit (Single-/Dual-SPI Mode QIO2 Output Fixed Value)

This bit sets the output value of the QIO2 pin in single-/dual-SPI modes. This bit is valid only in single-/dual-SPI modes, and is not affected by the MOIFE or MOIFV bit values.

IO3FV Bit (Single-/Dual-SPI Mode QIO3 Output Fixed Value)

This bit sets the output value of the QIO3 pin in single-/dual-SPI modes. This bit is valid only in single-/dual-SPI modes, and is not affected by the MOIFE or MOIFV bit values.

MOIFV Bit (Idle State Output Data Fixed Value)

If the MOIFE bit is 1, the pin output value during the QSSL negation period is determined according to this bit setting.

MOIFE Bit (Idle State Output Data Fixing Enable)

This bit fixes the pin output value in a QSSL negation period or the QSSL keeping period during a burst transfer. In single-SPI mode, this bit setting applies to QMO. In dual-SPI mode, this bit setting applies to QIO1 and QIO0. In quad-SPI mode, this bit setting applies to QIO3 through QIO0.

44.2.4 QSPI Status Register (SPSR)

Address(es): QSPI.SPSR 0008 9E03h

	b7	b6	b5	b4	b3	b2	b1	b0
	SPRFF	TREND	SPTEF	SPSSLF	—	—	—	—
Value after reset:	0	1	1	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	SPSSLF	QSSL Negation Flag	0: QSSL negation is not detected. 1: QSSL negation is detected.	R/(W) *1
b5	SPTEF	Transmit Buffer Empty Flag	0: The number of transmit data units in the transmit buffer is greater than the transmit buffer data triggering number. 1: The number of transmit data units in the transmit buffer is equal to or less than the specified transmit buffer data triggering number.	R/(W) *1
b6	TREND	Transmit End Flag	0: Transmission is not completed. 1: Transmission is completed.	R
b7	SPRFF	Receive Buffer Full Flag	0: The number of receive data units in the receive buffer is less than the receive buffer data triggering number. 1: The number of receive data units in the receive buffer is equal to or greater than the receive buffer data triggering number.	R/(W) *1

Note 1. Only 0 can be written to clear the flag after reading 1.

The SPSR register holds flags indicating the operating state of this module.

SPSSLF Flag (QSSL Negation Flag)

This flag indicates the state of QSSL. This flag should be read after the receive buffer (SPRXB) is read.

[Setting conditions]

- QSSL output is changed from 0 to 1 when the SSLP.SSLP bi is 0.
- QSSL output is changed from 1 to 0 when the SSLP.SSLP bi is 1.

[Clearing conditions]

- After reading the SPSSLF flag = 1, 0 is written to it.
- Reset

SPTEF Flag (Transmit Buffer Empty Flag)

This flag indicates that the number of transmit data units in the transmit buffer is equal to or less than the transmit buffer data triggering number specified in the buffer control register. A flag-clearing operation takes precedence over a flag-setting operation.

[Setting conditions]

- When the number of transmit data units in the transmit buffer is equal to or less than the specified transmit buffer data triggering number.
- When transmit buffer reset is enabled.
- Reset

[Clearing conditions]

- When 0 is written to the SPTEF flag after reading SPTEF = 1.
- When data is written to the transmit buffer (SPTXB) using DTC or DMAC transfer (transfer of the last block in block transfer).

Note: Do not set the SPTEF flag to 0 during DTC or DMAC transfer.

TREND Flag (Transmit End Flag)

This flag is set to 1 when transmission is completed, and this flag is 0 when transmission is not completed. When the value of the SPCR.SPE bit is changed from 1 to 0, read this flag after waiting for the division ratio setting cycles plus four PCLK cycles.

For division ratio settings, see Table 44.3, SPBR Register and SPCMDn.BRDV[1:0] Bits Settings and Bit Rates (n = 0 to 3).

[Setting condition]

- When the number of data units stored in the transmit buffer is zero when a serial transmission is completed except when the SPDCR.TXDMY bit is set to 1.

[Clearing condition]

- When transmit data is transferred from the transmit buffer to the transmit shift register.

SPRFF Flag (Receive Buffer Full Flag)

This flag indicates that the number of receive data units in the receive buffer is equal to or greater than the receive buffer data triggering number specified in the buffer control register. A flag-clearing operation takes precedence over a flag-setting operation.

[Setting condition]

- The number of data units in the receive buffer is equal to or greater than the specified receive buffer data triggering number.

[Clearing conditions]

- When 0 is written to the SPRFF flag after reading SPRFF = 1.
- When data is read from the receive buffer (SPRXB) using DTC or DMAC transfer (transfer of the last block in block transfer). Do not set the SPRFF flag to 0 during DTC or DMAC transfer.

44.2.5 QSPI Data Register (SPDR)

- When accessing in longword size

Address(es): QSPI.SPDR 0008 9E04h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

- When accessing in word size

Address(es): QSPI.SPDR.H 0008 9E04h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	H															
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

x: Undefined

- When accessing in byte size

Address(es): QSPI.SPDR.HH 0008 9E04h

	b7	b6	b5	b4	b3	b2	b1	b0
	HH							
Value after reset:	x	x	x	x	x	x	x	x

x: Undefined

The SPDR register accesses transmit/receive data buffer.
The transmit buffer (SPTXB) and receive buffer (SPRXB) are independent and are mapped to the SPDR register.
When data is written to this register, the data will be written to the transmit buffer.
When data is read from this register, the data will be read from the receive buffer.
This register should be read or written to in byte, word, or longword units.
This register should be accessed in longword, word, or byte size.

44.2.6 QSPI Sequence Control Register (SPSCR)

Address(es): QSPI.SPSCR 0008 9E08h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	SPSC[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	SPSC[1:0]	Sequence Control Specification	Number of SPCMDn register to be referenced (n = 0 to 3) b1 b0 0 0: 0 → 0 → ... 0 1: 0 → 1 → 0 → ... 1 0: 0 → 1 → 2 → 0 → ... 1 1: 0 → 1 → 2 → 3 → 0 → ...	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPSCR register sets the sequence controlled method. If this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

SPSC[1:0] Bits (Sequence Control Specification)

These bits specify sequential operations.

This module references the SPCMDn register (n = 0 to 3) in the order according to these bit settings.

44.2.7 QSPI Sequence Status Register (SPSSR)

Address(es): QSPI.SPSSR 0008 9E09h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	SPSS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	SPSS[1:0]	Sequence Status	b1 b0 0 0: SPCMD0 register 0 1: SPCMD1 register 1 0: SPCMD2 register 1 1: SPCMD3 register	R
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPSSR register indicates the sequence control status.

SPSS[1:0] Bits (Sequence Status)

During sequence control, these bits indicate the SPCMDn register (n = 0 to 3) that is currently referenced.

44.2.8 QSPI Bit Rate Register (SPBR)

Address(es): QSPI.SPBR 0008 9E0Ah

	b7	b6	b5	b4	b3	b2	b1	b0
	SPBR7	SPBR6	SPBR5	SPBR4	SPBR3	SPBR2	SPBR1	SPBR0
Value after reset:	1	1	1	1	1	1	1	1

The SPBR register sets the bit rate that is used as the base. If this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.
The bit rate is determined by combinations of SPBR register settings and the bit settings in the SPCMDn.BRDV[1:0] bits (n = 0 to 3).
Setting this register to 0 is prohibited.
The equation for calculating the bit rate when SPBR is not 0 is given below. In the equation, m denotes an SPBR register setting (1 to 255), and N denotes bit settings (0 to 3) in the SPCMDn.BRDV[1:0] bits, and 2 × m × 2N denotes a division ratio.

$$\text{Bit rate} = \frac{f(PCLK)}{2 \times m \times 2^{N}}$$

Table 44.3 shows the relationship between SPBR register and SPCMDn.BRDV[1:0] bit settings and bit rates.

Table 44.3 SPBR Register and SPCMDn.BRDV[1:0] Bits Settings and Bit Rates (n = 0 to 3)

SPBR Register (m)	SPCMDn.BRDV[1:0] Bits (N)	Division Ratio	Bit Rate (PCLK = 60 MHz)
1	0	2	30.00 Mbps
2	0	4	15.00 Mbps
3	0	6	10.00 Mbps
4	0	8	7.50 Mbps
5	0	10	6.00 Mbps
6	0	12	5.00 Mbps
6	1	24	2.50 Mbps
6	2	48	1.25 Mbps
6	3	96	625 kbps
255	3	4080	14.70 kbps

Note: Set the SPBR register and the SPCMDn.BRDV[1:0] bits so that the division ratio of QSPCLK is 2 or more.

44.2.9 QSPI Data Control Register (SPDCR)

Address(es): QSPI.SPDCR 0008 9E0Bh

	b7	b6	b5	b4	b3	b2	b1	b0
	TXDMY	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TXDMY	Dummy Data Transmission Enable	0: Disables dummy data transmission. 1: Enables dummy data transmission.	R/W

The SPDCR register enables or disables dummy data transmission.

TXDMY Bit (Dummy Data Transmission Enable)

This bit enables or disables dummy data transmission from the QMO pin in single-SPI mode when the transmit buffer is empty.

If the TXDMY bit is set to 1 when the transmit buffer is empty, setting the SPCR.SPE bit = 1 allows 0 to be output from the QMO pin as a dummy data. This enables starting of receive operation without writing transmit data to the transmit buffer.

If this bit is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

This bit is invalid in dual-/quad-SPI operations.

44.2.10 QSPI Clock Delay Register (SPCKD)

Address(es): QSPI.SPCKD 0008 9E0Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SCKDL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SCKDL[2:0]	Clock Delay Setting	b2 b1 b0 0 0 0: 1.5 QSPCLK 0 0 1: 2.5 QSPCLK 0 1 0: 3.5 QSPCLK 0 1 1: 4.5 QSPCLK 1 0 0: 5.5 QSPCLK 1 0 1: 6.5 QSPCLK 1 1 0: 7.5 QSPCLK 1 1 1: 8.5 QSPCLK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPCKD register sets a period (clock delay) from the beginning of QSSL signal assertion to QSPCLK oscillation when the SPCMDn.SCKDEN bit (n = 0 to 3) is 1.
If this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

SCKDL[2:0] Bits (Clock Delay Setting)

These bits set a period (clock delay) from the beginning of QSSL signal assertion to QSPCLK oscillation when the SPCMDn.SCKDEN bit is 1.

44.2.11 QSPI Slave Select Negation Delay Register (SSLND)

Address(es): QSPI.SSLND 0008 9E0Dh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SLNDL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SLNDL[2:0]	QSSL Negation Delay Setting	b2 b0 0 0 0: 1 QSPCLK 0 0 1: 2 QSPCLK 0 1 0: 3 QSPCLK 0 1 1: 4 QSPCLK 1 0 0: 5 QSPCLK 1 0 1: 6 QSPCLK 1 1 0: 7 QSPCLK 1 1 1: 8 QSPCLK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SSLND register sets a period (QSSL negation delay) from a final QSPCLK edge to the negation of the QSSL signal during a serial transfer. when the SPCMDn.SLNDEN bit (n = 0 to 3) is 1. If this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

SLNDL[2:0] Bits (QSSL Negation Delay Setting)

These bits set a period (QSSL negation delay) from a final QSPCLK edge to the negation of the QSSL signal during a serial transfer when the SPCMDn.SLNDEN bit is 1.

44.2.12 QSPI Next-Access Delay Register (SPND)

Address(es): QSPI.SPND 0008 9E0Eh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SPNDL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SPNDL[2:0]	Next-Access Delay Setting	b2 b1 b0 0 0 0: 1 QSPCLK 0 0 1: 2 QSPCLK 0 1 0: 3 QSPCLK 0 1 1: 4 QSPCLK 1 0 0: 5 QSPCLK 1 0 1: 6 QSPCLK 1 1 0: 7 QSPCLK 1 1 1: 8 QSPCLK	R/W
b7 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPND register sets a period (next-access delay) from termination of a serial transfer to the beginning of the next serial transfer when the SPCMDn.SPNDEN bit (n = 0 to 3) is 1. If this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

SPNDL[2:0] Bits (Next-Access Delay Setting)

These bits set a period (next-access delay) from termination of a serial transfer to the beginning of the next serial transfer when the SPCMDn.SPNDEN bit is 1.

44.2.13 QSPI Command Register n (SPCMDn) (n = 0 to 3)

Address(es): QSPI.SPCMD0 0008 9E10h, QSPI.SPCMD1 0008 9E12h, QSPI.SPCMD2 0008 9E14h, QSPI.SPCMD3 0008 9E16h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB[3:0]				SSLKP	SPIMOD[1:0]		SPRW	BRDV[1:0]		CPOL	CPHA
Value after reset:	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	CPHA	QSPCLK Phase Setting*1	0: Data latch on odd edge, data shift on even edge 1: Data shift on odd edge, data latch on even edge	R/W
b1	CPOL	QSPCLK Polarity Setting	0: Positive (QSPCLK = 0 when idle) 1: Negative (QSPCLK = 1 when idle)	R/W
b3, b2	BRDV[1:0]	Bit Rate Frequency Division Setting *2	b3 b2 0 0: Base bit rate 0 1: Base bit rate divided by 2 1 0: Base bit rate divided by 4 1 1: Base bit rate divided by 8	R/W
b4	SPRW	SPI Read/Write Access	0: Write operation (QIO1 and QIO0/QIO3 to QIO0: Output) 1: Read operation (QIO1 and QIO0/QIO3 to QIO0: Input)	R/W
b6, b5	SPIMOD[1:0]	SPI Operating Mode	b6 b5 0 0: Single-SPI 0 1: Dual-SPI 1 0: Quad-SPI 1 1: Setting prohibited	R/W
b7	SSLKP	QSSL Signal Level Keeping	0: Negates all QSSL signals upon completion of transfer. 1: Keeps the QSSL signal level from the end of the transfer to the beginning of the next access.	R/W
b11 to b8	SPB[3:0]	Transfer Data Length Setting	b11 b8 0 0 0 0: 8 bits (1 byte) 0 0 0 1: 16 bits (2 bytes) 0 0 1 0: 32 bits (4 bytes) Settings other than above are prohibited.	R/W
b12	LSBF	LSB First	0: MSB first 1: LSB first	R/W
b13	SPNDEN	Next-Access Delay Enable	0: A next-access delay of 0 QSPCLK cycle 1: A next-access delay equal to SPND register settings.	R/W
b14	SLNDEN	QSSL Negation Delay Setting Enable	0: A QSSL negation delay of 0 QSPCLK cycle 1: A QSSL negation delay equal to SSLND register settings.	R/W
b15	SCKDEN	Clock Delay Setting Enable	0: A clock delay of 0 QSPCLK cycle 1: A clock delay equal to SPCKD register settings.	R/W

Note: When setting any or all of the clock delay period, QSSL negation delay period, and next-access delay period to 0, set the SSLKP bit to 1 to select the continuous access in which QSSL is not negated. Otherwise, operation cannot be guaranteed. For the method of setting the various delay periods for the continuous access in which QSSL is not negated, see below.

Note: For the continuous access in which QSSL is not negated, QSPCLK clock stopping is followed by the QSSL negation delay period, next-access delay period, and next command clock delay period, in this order. There are restrictions on setting the SCKDEN, SLNDEN, and SPNDEN bits at this time. For details, see the SCKDEN bit description.

Note 1. The first QSPCLK edge is treated as the first edge.

Note 2. Set the SPBR register and the SPCMDn.BRDV[1:0] bits so that the division ratio of QSPCLK is 2 or more.

The SPCMDn register (n = 0 to 3) is used to set a transfer format. This module sequentially references the SPCMDn register according to the settings in the SPSCR register, and executes the serial transfer that is set in the referenced the SPCMDn register.

If the SPCMDn register currently being referred to is modified while the SPE bit is 1, subsequent operation cannot be guaranteed. The SPCMDn register currently being referred to can be checked by reading the SPSSR register.

CPHA Bit (QSPCLK Phase Setting)

This bit sets a QSPCLK edge for latching and shifting data to be transferred. The phase should be the same as that of the device to be communicated with.
This MCU supports four SPI modes listed in the Table 44.4 in combination of the CPHA bit with the CPOL bit.

CPOL Bit (QSPCLK Polarity Setting)

This bit sets a QSPCLK polarity. The polarity should be same as that of the device to be communicated with.
This MCU supports four SPI modes listed in the Table 44.4 in combination of the CPOL bit with the CPHA bit.

Table 44.4 SPI Modes Definitions

SPI Mode	CPOL	CPHA
Mode 0	0	0
Mode 1	0	1
Mode 2	1	0
Mode 3	1	1

BRDV[1:0] Bits (Bit Rate Frequency Division Setting)

The settings of these bits and of the SPBR register together determine the bit rate. The base bit rate depends on the setting of the SPBR register . The setting of these bits selects division of the base bit rate by 1, 2, 4 or 8.

Note: In transmission, set the SPBR register and these bits so that the division ratio of QSPCLK is 2 or more.
Note: In communication and burst transfer using sequence control, the set value of the BRDV[1:0] bits cannot be changed for each of the commands that configure the sequence.

SPRW Bit (SPI Read/Write Access)

This bit sets an access direction in dual-/quad-SPI modes.
This bit is invalid in single-SPI mode.

SPIMOD[1:0] Bits (SPI Operating Mode)

These bits select the operating mode from single-, dual-, or quad-SPI.

SSLKP Bit (QSSL Signal Level Keeping)

This bit specifies whether the QSSL signal level for the current command is to be kept or not from the end of the transfer for the current command to the beginning of the transfer for the next command. Setting this bit to 1 enables a transition to the next access while the QSSL signal is kept asserted.

SPB[3:0] Bits (Transfer Data Length Setting)

These bits set the basic transfer data length for serial transfer. For LSB first transfer, the transfer data is reversed within the data width specified with these bits. The actual amount of data to be transferred is determined by multiplying the value set with these bits by the value set with the SPBMULn register (n = 0 to 3).

LSBF Bit (LSB First)

This bit sets the data format to MSB first or LSB first.

SPNDEN Bit (Next-Access Delay Enable)

This bit sets the period (next-access delay) from termination of a serial transfer to the beginning of the next serial transfer. If this bit is 0, this module sets the next-access delay to 0 QSPCLK cycle. If this bit is 1, this module starts next


serial transfer in compliance with the SPND register settings. For the continuous access in which QSSL is kept asserted over the multiple commands, this bit can be set to 0 only when the pertinent command is not the last one. Otherwise, this bit should be set to 1.

SLNDEN Bit (QSSL Negation Delay Setting Enable)

This bit sets a period (QSSL negation delay) from QSPCLK oscillation stoppage to QSSL signal negation. If this bit is 0, this module sets the QSSL negation delay to 0 QSPCLK cycle. If this bit is 1, this module negates the QSSL signal in compliance with the SSLND register settings. For the continuous access in which QSSL is kept asserted over the multiplier commands, this bit can be set to 0 only when the pertinent command is not the last one. Otherwise, this bit should be set to 1.

SCKDEN Bit (Clock Delay Setting Enable)


This bit sets a period (clock delay) from the beginning of QSSL signal assertion to QSPCLK oscillation. If this bit is 0, this module sets the clock delay to 0 QSPCLK cycle. If this bit is 1, this module starts QSPCLK oscillation in compliance with the SPCKD register settings. For the continuous access in which QSSL is kept asserted over the multiple commands, this bit can be set to 0 only when the pertinent command is the second or subsequent one. Otherwise, this bit should be set to 1.




In the above figure, (1), (2), and (3) refer to the QSSL negation delay period, next-access delay period, and next command clock delay period, respectively.
Allowed setting is {(1), (2), (3)} = {1, 1, 1}, {1, 1, 0}, {1, 0, 0}, {0, 0, 0}. If a combination other than these is set, operation cannot be guaranteed.

Note: When changing the BRDV[1:0] bits or CPOL bit for each command for the continuous access in which the QSSL level is held, insert the QSSL negation delay period, next-access delay period, and clock delay period between commands. Otherwise, operation cannot be guaranteed.

Note: A clock polarity changing point may be detected as a clock edge if the CPOL bit is changed with the QSSL level held.



Note: When changing the SPIMOD[1:0] bits or CPHA bit for each command for the continuous access in which the QSSL level is held, insert one cycle or more between commands. Otherwise, operation cannot be guaranteed. (This also applies to write-to-read or read-to-write switching in dual-/quad-SPI modes.)
In the figure below, the data line is driven during the command n period if command n is for dual-/quad-SPI write access.



44.2.14 QSPI Buffer Control Register (SPBFCR)

Address(es): QSPI.SPBFCR 0008 9E18h

	b7	b6	b5	b4	b3	b2	b1	b0
	TXRST	RXRST	TXTRG[1:0]		TXTRGEX	RXTRG[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	RXTRG[2:0]	Receive Buffer Data Triggering Number	b2 b0 0 0 0: 1 byte (31 bytes available) 0 0 1: 2 bytes (30 bytes available) 0 1 0: 4 bytes (28 bytes available) 0 1 1: 5 bytes (27 bytes available) 1 0 0: 8 bytes (24 bytes available) 1 0 1: 16 bytes (16 bytes available) 1 1 0: 24 bytes (8 bytes available) 1 1 1: 32 bytes (0 byte available)	R/W
b3	TXTRGEX	Transmit Buffer Data Triggering Number	b5 b3 0 0 0: 31 bytes (1 byte available) 0 1 0: 30 bytes (2 bytes available) 1 0 0: 28 bytes (4 bytes available) 1 1 0: 0 byte (32 bytes available)	R/W
b5, b4	TXTRG[1:0]		0 0 1: 24 bytes (8 bytes available) 0 1 1: 16 bytes (16 bytes available) 1 0 1: 8 bytes (24 bytes available) 1 1 1: 4 bytes (28 bytes available)	
b6	RXRST	Receive Buffer Data Reset	0: Allows the receive buffer normal operation. 1: Resets the receive buffer.	R/W
b7	TXRST	Transmit Buffer Data Reset	0: Allows the transmit buffer normal operation. 1: Resets the transmit buffer.	R/W

The SPBFCR register resets the number of data units in the transmit buffer (SPTXB) or receive buffer (SPRXB) and sets the number of triggering data units. If this register is modified, perform a dummy read after data is written, and then execute the subsequent instruction. In addition, if this register is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed.

RXTRG[2:0] Bits (Receive Buffer Data Triggering Number)

These bits specify the timing at which the receive buffer full state is determined, that is when the SPSR.SPRFF flag in the status register is set. When the number of bytes of data in the receive buffer (SPRXB) is equal to or greater than the specified triggering number, the SPSR.SPRFF flag is set to 1. If these bits are modified, perform a dummy read after data is written, and then execute the subsequent instruction. These bits should be modified when the SPCR.SPE bit is 0.

TXTRG[1:0] Bits and TXTRGEX Bit (Transmit Buffer Data Triggering Number)

These bits specify the timing at which the transmit buffer empty state is determined, that is when the SPSR.SPRFF flag in the status register is set. When the number of bytes of data in the transmit buffer (SPTXB) is equal to or less than the specified triggering number, the SPSR.SPTEF flag is set to 1. If these bits are modified, perform a dummy read after data is written, and then execute the subsequent instruction. These bits should be modified when the SPCR.SPE bit is 0.

RXRST Bit (Receive Buffer Data Reset)

This bit invalidates receive data in the receive buffer and resets the receive buffer to an empty state. If this bit is modified, perform a dummy read after data is written, and then execute the subsequent instruction. This bit should be modified when the SPCR.SPE bit is 0.

TXRST Bit (Transmit Buffer Data Reset)

This bit invalidates transmit data in the transmit buffer and resets the transmit buffer to an empty state. If this bit is modified, perform a dummy read after data is written, and then execute the subsequent instruction. This bit should be modified when the SPCR.SPE bit is 0.

44.2.15 QSPI Buffer Data Count Set Register (SPBDCR)

Address(es): QSPI.SPBDCR 0008 9E1Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	TXBC[5:0]						—	—	RXBC[5:0]					
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	RXBC[5:0]	Receive Data Byte Counter	000000b indicates that SPRXB is empty. 100000b indicates that SPRXB is full.	R
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13 to b8	TXBC[5:0]	Transmit Data Byte Counter	000000b indicates that SPTXB is empty. 100000b indicates that SPTXB is full.	R
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The SPBDCR register indicates the number of data units stored in the transmit buffer (SPTXB) and receive buffer (SPRXB). The upper eight bits indicate the number of transmit data units in the transmit buffer and the lower 8 bits indicate the number of receive data units in the receive buffer.

RXBC[5:0] Bits (Receive Data Byte Counter)

These bits indicate the number of receive data bytes in the receive data buffer (SPRXB).

TXBC[5:0] Bits (Transmit Data Byte Counter)

These bits indicate the number of transmit data bytes in the transmit data buffer (SPTXB).

44.2.16 QSPI Transfer Data Length Multiplier Setting Register n (SPBMULn) (n = 0 to 3)

Address(es): QSPI.SPBMUL0 0008 9E1Ch, QSPI.SPBMUL1 0008 9E20h, QSPI.SPBMUL2 0008 9E24h, QSPI.SPBMUL3 0008 9E28h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	—	Transfer Data Length Multiplier Setting	These bits set the multiplier for the transfer data length.	R/W

The SPBMULn register (n = 0 to 3) sets the number of times to transfer the specific length of data defined by the SPCMDn.SPB[3:0] bits. The SPBMUL0 to SPBMUL3 registers correspond to the SPCMD0 to SPCMD3 registers, respectively.

The actual amount of data to be transferred is determined by the SPCMDn.SPB[3:0] bits × the SPBMULn register. Setting this register to 0000 0000h allows the defined size of data to be transferred 4,294,967,296 times.

If the SPBMULn register corresponding to the SPCMDn register currently being referred to is modified while the SPCR.SPE bit is 1, subsequent operation cannot be guaranteed. The SPCMDn register currently being referred to can be checked by reading the SPSSR register.

44.3 Operation

In this section, the serial transfer period means a period from the beginning of driving valid data to the fetching of the final valid data, and the idle period means the QSSL negation period.

44.3.1 Overview of Operations

This module is capable of serial transfers in single-/dual-/quad-SPI modes. Table 44.5 shows the features of each SPI mode.

Table 44.5 Features of Each SPI Mode

	Single-SPI	Dual-SPI	Quad-SPI
Number of data lines	One input line and one output line	Two I/O lines	Four I/O lines
Data line direction	Single-directional	Bidirectional	Bidirectional
Simultaneous transmission/ reception	Supported	Not supported	Not supported

Table 44.6 shows the overview of operation.

Table 44.6 Overview of Operation

Items	Specification
QSPCLK signal	Output
QMO signal (single-SPI)	Output
QMI signal (single-SPI)	Input
QIO1 and QIO0 (dual-SPI)/QIO3 to QIO0 (quad-SPI)	Input/output
QSSL signal	Output
Switching QSSL polarity	Supported
Transfer bit rate	Up to PCLK/2
Clock source	On-chip baud rate generator
Clock polarity	Positive/negative
Clock phase	Data latch at odd edge, data shift at even edge/ data shift at odd edge, data latch at even edge
Transfer bit order	MSB first/LSB first
Transfer data length	(8/16/32) × (1 to 4,294,967,296) bits
Burst transfer	Supported
QSPCLK delay control	Supported
QSSL negation delay control	Supported
Next-access delay control	Supported
Transfer start method	The specified length of data is in the transmit buffer when the SPCR.SPE bit = 1 There is a space for the length of data in the receive buffer when the SPCR.SPE bit = 1*1
Sequence control	Supported
Transmit buffer empty detection	Supported
Receive buffer full detection	Supported
QSSL negation detection	Supported

Note 1. In single-SPI operation, a transfer is started when the specified length of data is in the transmit buffer and there is a space for the specified length of data in the receive buffer. In dual-/quad-SPI operation, a transfer is started when the specified length of data is in the transmit buffer during transmission, and there is a space for the specified length of data in the receive buffer during reception.

44.3.2 Pin Control

This module automatically switches the pin states according to the status after write/read transfer in single-/dual-/quad-SPI mode. The status of the data pins (QMO/QMI/QIO[3:0]) in the idle state depends on the SPPCR.MOIFE, MOIFV, IO3FV, and IO2FV bit settings. Table 44.7 shows the pin states in single-SPI mode. Table 44.8 shows the pin states in dual-/quad-SPI modes.

Table 44.7 Pin States in Single-SPI Mode

Items	Single-SPI
QSSL	Output
QSPCLK	Output
QMO	Output
QMI	Input
QMO in the idle state	SPPCR.MOIFE bit = 0: Final output value SPPCR.MOIFE bit = 1: SPPCR.MOIFV bit setting value
QMI in the idle state	—
QIO2	SPPCR.IO2FV bit setting value output or not used
QIO3	SPPCR.IO3FV bit setting value output or not used

Table 44.8 Pin States in Dual-/Quad-SPI Mode

Items	Dual-SPI	Quad-SPI
QSSL	Output	Output
QSPCLK	Output	Output
QIO0	Input/output	Input/output
QIO1	Input/output	Input/output
QIO2	SPPCR.IO2FV bit setting value output or not used	Input/output
QIO3	SPPCR.IO3FV bit setting value output or not used	Input/output
QIO0 in the idle state	After writing: SPPCR.MOIFE bit = 0: Final output value SPPCR.MOIFE bit = 1: SPPCR.MOIFV bit setting value After reading: Hi-Z	After writing: SPPCR.MOIFE bit = 0: Final output value SPPCR.MOIFE bit = 1: SPPCR.MOIFV bit setting value After reading: Hi-Z
QIO1 in the idle state	After writing: SPPCR.MOIFE bit = 0: Final output value SPPCR.MOIFE bit = 1: SPPCR.MOIFV bit setting value After reading: Hi-Z	After writing: SPPCR.MOIFE bit = 0: Final output value SPPCR.MOIFE bit = 1: SPPCR.MOIFV bit setting value After reading: Hi-Z
QIO2 in the idle state	SPPCR.IO2FV bit setting value output or not used	After writing: SPPCR.MOIFE bit = 0: Final output value SPPCR.MOIFE bit = 1: SPPCR.MOIFV bit setting value After reading: Hi-Z
QIO3 in the idle state	SPPCR.IO3FV bit setting value output or not used	After writing: SPPCR.MOIFE bit = 0: Final output value SPPCR.MOIFE bit = 1: SPPCR.MOIFV bit setting value After reading: Hi-Z

44.3.3 Transfer Format

The SPI has four modes determined by setting the SPCMDn.CPOL and SPCMDn.CPHA bits (n = 0 to 3). Figure 44.2 shows the data latch/shift timing based on each mode in an 8-bit MSB first transfer. In Figure 44.2, L indicates the latch timing and S indicates the shift timing. DATA corresponds to QMI/QMO in single-SPI mode; QIO1 and QIO0 in dual-SPI mode; or QIO3 to QIO0 in quad-SPI mode. t_{ckd} indicates the clock delay period when the SPCMDn.SCKDEN bit is set to 1. Similarly, t_{slnd} indicates the QSSL negation delay period when the SPCMDn.SLNDEN bit is set to 1, and t_{spnd} indicates the next-access delay period when the SPCMDn.SPNDEN bit is set to 1.




Figure 44.2 Clock Setting and Transfer Timing

Note that when the base bit rate is used, transmission and reception when the SPCMDn.CPHA bit = 0 is not available (n = 0 to 3).
The following describes 8-bit MSB first transfer in single-/dual-/quad-SPI modes when the SPCMDn.CPOL bit = 0 and the SPCMDn.CPHA bit = 0.

(1) Single-SPI Mode

Figure 44.3 shows the transfer format in single-SPI mode. This mode provides transmission and reception simultaneously. Since one data line is used for serial communication both in transmission and reception, the communication speed is 1 bit per QSPCLK clock cycle. Transfer data is specified using the SPCMDn register (n = 0 to 3). For details of transfer data, see section 44.3.4, Transfer Data.




Figure 44.3 Transfer Format in Single-SPI Format

(2) Dual-SPI Mode

Figure 44.4 shows the transfer format in dual-SPI mode. This mode only provides operation of a single direction, that is, either transmission or reception. Transmission or reception can be set using the SPCMDn.SPRW bit. Transmission is carried out by write operation and reception by read operation. The I/O directions of QIO1 and QIO0 are switched accordingly. Since two data lines are used for serial communication both in transmission and reception, the communication speed is 2 bits per QSPCLK clock cycle. The start bit of the transfer data is output from QIO1. Transfer data is specified using the SPCMDn register. For details of transfer data, see section 44.3.4, Transfer Data.




Figure 44.4 Transfer Format in Dual-SPI Format

(3) Quad-SPI Mode

Figure 44.5 shows the transfer format in quad-SPI mode. This mode provides operation of a single direction, that is, either transmission or reception. Transmission or reception can be set using the SPCMDn.SPRW bit (n = 0 to 3). Transmission and reception are carried out by writing and reading, respectively. The I/O directions of QIO3 to QIO0 are switched accordingly. Since four data lines are used for serial communication both in transmission and reception, the communication speed is 4 bits per QSPCLK clock cycle. The start bit of the transfer data is output from QIO3. Transfer data is specified using the SPCMDn register. For details of transfer data, see section 44.3.4, Transfer Data.




Figure 44.5 Transfer Format in Quad-SPI Format

44.3.4 Transfer Data

The data format is determined by the SPCMDn.SPB[3:0] bits and LSBF bit (n = 0 to 3) and the SPBMULn register. This module treats the specified size of data beginning at the MSB of the transmit shift register as transmit data, and the specified length of data beginning at the LSB of the receive shift register as receive data, regardless of whether the actual arrangement is MSB or LSB first. The following sections describe MSB first and LSB first transfers in 32-bit, 16-bit, and 8-bit data units.

(1) MSB First Transfer (32-Bit Data)

Figure 44.6 shows the operation of the transmit buffer and transmit shift register, and the receive shift register and receive buffer when this module performs a 32-bit MSB-first data transfer.

For data transmission, the CPU, DTC, or DMAC writes 32-bit transmit data to the transmit buffer (SPTXB). If the transmit shift register is empty, this module copies the data in the transmit buffer to the transmit shift register, and fills the transmit shift register. When data transmission is started, this module outputs data beginning at the MSB (bit 31) of the transmit shift register, and when the QSPCLK clock cycle required for the serial transfer of 32 bits has passed, the transmit shift register becomes empty.

For data reception, data received from the data pin is stored in the receive shift register beginning at the LSB (bit 0). When the QSPCLK clock cycle required for the serial transfer of 32 bits has passed, the receive shift register becomes full. If the receive buffer (SPRXB) has a space for 32 bits or more, this module copies the 32-bit data beginning at the LSB from the receive shift register to the receive buffer, and empties the receive shift register. If the receive buffer does not have a space for 32 bits or more, data reception is not carried out. In order to start reception, the specified length of data should be read from the receive buffer to secure the space for 32 bits or more in the receive buffer.

In actual transfer, this operation is repeated for the number of times defined by the SPBMULn register (n = 0 to 3).




Figure 44.6 MSB First Transfer (32-Bit Data)

(2) MSB First Transfer (16-Bit Data)

Figure 44.7 shows the operation of the transmit buffer and transmit shift register, and the receive shift register and receive buffer when this module performs a 16-bit MSB-first data transfer.

For data transmission, the CPU, DTC, or DMAC writes 16-bit transmit data to the transmit buffer (SPTXB). If the transmit shift register is empty, this module copies the data with MSB-aligned in the transmit buffer to the transmit shift register, and fills the transmit shift register. When data transmission is started, this module outputs data beginning at the MSB (bit 31) of the transmit shift register, and when the QSPCLK clock cycle required for the serial transfer of 16 bits has passed, the transmit shift register becomes empty.

For data reception, data received from the data pin is stored in the receive shift register beginning at the LSB (bit 0). When the QSPCLK clock cycle required for the serial transfer of 16 bits has passed, the receive shift register becomes full. If the receive buffer (SPRXB) has a space for 16 bits or more, this module copies the 16-bit data beginning at the LSB from the receive shift register to the receive buffer, and empties the receive shift register. If the receive buffer does not have a space for 16 bits or more, data reception is not carried out. In order to start reception, the specified length of data should be read from the receive buffer to secure the space for 16 bits or more in the receive buffer.

In actual transfer, this operation is repeated for the number of times defined by the SPBMULn register (n = 0 to 3).




Figure 44.7 MSB First Transfer (16-Bit Data)

(3) MSB First Transfer (8-Bit Data)

Figure 44.8 shows the operation of the transmit buffer and transmit shift register, and the receive shift register and receive buffer when this module performs an 8-bit MSB-first data transfer.

For data transmission, the CPU, DTC, or DMAC writes 8-bit transmit data to the transmit buffer (SPTXB). If the transmit shift register is empty, this module copies the data with MSB-aligned in the transmit buffer to the transmit shift register, and fills the transmit shift register. When data transmission is started, this module outputs data beginning at the MSB (bit 31) of the transmit shift register, and when the QSPCLK clock cycle required for the serial transfer of 8 bits has passed, the transmit shift register becomes empty.

For data reception, data received from the data pin is stored in the receive shift register beginning at the LSB (bit 0). When the QSPCLK clock cycle required for the serial transfer of 8 bits has passed, the receive shift register becomes full. If the receive buffer (SPRXB) has a space for 8 bits or more, this module copies the 8-bit data beginning at the LSB from the receive shift register to the receive buffer, and empties the receive shift register. If the receive buffer does not have a space for 8 bits or more, data reception is not carried out. In order to start reception, data for the specified length of data should be read from the receive buffer to secure the space for 8 bits or more in the receive buffer.

In actual transfer, this operation is repeated for the number of times defined by the SPBMULn register (n = 0 to 3).




Figure 44.8 MSB First Transfer (8-Bit Data)

(4) LSB First Transfer (32-Bit Data)

Figure 44.9 shows the operation of the transmit buffer and transmit shift register, and the receive shift register and receive buffer when this module performs a 32-bit LSB-first data transfer.

For data transmission, the CPU, DTC, or DMAC writes 32-bit transmit data to the transmit buffer (SPTXB). If the transmit shift register is empty, this module reverses the bit order in the 32-bit transmit data, copies it to the transmit shift register, and fills the transmit shift register. When data transmission is started, this module outputs data beginning at the MSB (bit 31) of the transmit shift register, and when the QSPCLK clock cycle required for the serial transfer of 32 bits has passed, the transmit shift register becomes empty.

For data reception, data received from the data pin is stored in the receive shift register beginning at the LSB (bit 0). When the QSPCLK clock cycle required for the serial transfer of 32 bits has passed, the receive shift register becomes full. If the receive buffer (SPRXB) has a space for 32 bits or more, this module reverses the order of the bits of the 32-bit data, copies it beginning at the LSB from the receive shift register to the receive buffer, and empties the receive shift register. If the receive buffer does not have a space for 32 bits or more, data reception is not carried out. In order to start reception, the specified length of data should be read from the receive buffer to secure the space for 32 bits or more in the receive buffer.

In actual transfer, this operation is repeated for the number of times defined by the SPBMULn register (n = 0 to 3).




Figure 44.9 LSB First Transfer (32-Bit Data)

(5) LSB First Transfer (16-Bit Data)

Figure 44.10 shows the operation of the transmit buffer and transmit shift register, and the receive shift register and receive buffer when this module performs a 16-bit LSB-first data transfer.

For data transmission, the CPU, DTC, or DMAC writes 16-bit transmit data to the transmit buffer (SPTXB). If the transmit shift register is empty, this module reverses the bit order in the 16-bit transmit data, copies it with MSB-aligned to the transmit shift register, and fills the transmit shift register. When data transmission is started, this module outputs data beginning at the MSB (bit 31) of the transmit shift register, and when the QSPCLK clock cycle required for the serial transfer of 16 bits has passed, the transmit shift register becomes empty.

For data reception, data received from the data pin is stored in the receive shift register beginning at the LSB (bit 0). When the QSPCLK clock cycle required for the serial transfer of 16 bits has passed, the receive shift register becomes full. If the receive buffer (SPRXB) has a space for 16 bits or more, this module reverses the bit order in the 16-bit data, copies it beginning at the LSB from the receive shift register to the receive buffer, and empties the receive shift register. If the receive buffer does not have a space for 16 bits or more, data reception is not carried out. In order to start reception, the specified length of data should be read from the receive buffer to secure the space for 16 bits or more in the receive buffer.

In actual transfer, this operation is repeated for the number of times defined by the SPBMULn register (n = 0 to 3).




Figure 44.10 LSB First Transfer (16-Bit Data)

(6) LSB First Transfer (8-Bit Data)

Figure 44.11 shows the operation of the transmit buffer and transmit shift register, and the receive shift register and receive buffer when this module performs an 8-bit LSB-first data transfer.
For data transmission, the CPU, DTC, or DMAC writes 8-bit transmit data to the transmit buffer (SPTXB). If the transmit shift register is empty, this module reverses the bit order in the 8-bit transmit data, copies it with MSB-aligned to the transmit shift register, and fills the transmit shift register. When data transmission is started, this module outputs data beginning at the MSB (bit 31) of the transmit shift register, and when the QSPCLK clock cycle required for the serial transfer of 8 bits has passed, the transmit shift register becomes empty.
For data reception, data received from the data pin is stored in the receive shift register beginning at the LSB (bit 0). When the QSPCLK clock cycle required for the serial transfer of 8 bits has passed, the receive shift register becomes full. If the receive buffer (SPRXB) has a space for 8 bits or more, this module reverses the bit order in the 8-bit data, copies it beginning at the LSB from the receive shift register to the receive buffer, and empties the receive shift register. If the receive buffer does not have a space for 8 bits or more, data reception is not carried out. In order to start reception, the specified length of data should be read from the receive buffer to secure the space for 8 bits or more in the receive buffer. In actual transfer, this operation is repeated for the number of times defined by the SPBMULn register (n = 0 to 3).




Figure 44.11 LSB First Transfer (8-Bit Data)

44.3.5 Non-Normal Transfer Operations

In the normal serial transfer, the data written from the SPDR register to the transmit buffer is serially transmitted, and the serially received data can be read from the receive buffer of the SPDR register. If access is made to the SPDR register, depending on the status of the transmit buffer/receive buffer, in some cases non-normal transfers can be executed. Table 44.9 shows the relationship between non-normal transfer operations.

Table 44.9 Relationship between Non-Normal Transfer Operations

	Occurrence Condition	Operation
A	The SPDR register is written when the transmit buffer is full.	Missing write data.
B	The SPDR register is read when the receive buffer is empty.	The output data is undefined.

On operation A shown in Table 44.9, whether the SPDR register can be written to or not can be checked using the SPBDCR.TXBC[5:0] bits.
Similarly, on operation B shown in Table 44.9, whether the valid data is stored in the receive buffer or not can be checked by reading the SPBDCR.RXBC[5:0] bits.

44.3.6 Initialization

If 0 is written to the SPCR.SPE bit, this module disables the module function, and initializes a part of the module function. When a power-on reset is generated, this module initializes all of the module function.
When the SPCR.SPE bit is set to 0, this module performs the following initialization:

- Suspending any serial transfer that is being executed
- Initializing the transmit shift register and the receive shift register
- Initializing the internal state machine
- Initializing the sequence
- Initializing the SPSR.TREND flag

Initialization by the setting of the SPCR.SPE bit to 0 does not initialize the control bits of this module and the transmit/receive buffer. For this reason, this module can be started in the same transfer state as prior to the initialization if the SPCR.SPE bit is re-set to 1. However, setting the SPCR.SPE bit to 0 initializes the transmit shift register and the receive shift register, thus the data that is being transferred will be discarded.

44.3.7 SPI Operation

The operating modes of this module are listed below.

- Single-SPI mode
- Dual-SPI mode/quad-SPI mode

The operation in each mode is described below.

(1) Single-SPI Mode

(a) Starting Serial Transfer

The serial transfer start conditions are: there is the specified length of data in the transmit buffer; and there is space for the specified length of data in the receive buffer.

(b) Terminating Serial Transfer

Irrespective of the clock setting, this module terminates the serial transfer after transmitting an QSPCLK edge corresponding to the final sampling timing. After the serial transfer is completed, receive data is copied from the receive shift register to the receive buffer. If there is not enough space for the specified length of data in the receive buffer after receive data is copied from the receive shift register to the receive buffer, another serial transfer will not be performed.

(c) Sequence Control

In single-SPI mode, according to the sequence length that is assigned to the SPSCR register, this module makes up a sequence comprised of a part or all of the SPCMDn register (n = 0 to 3) and the SPBMULn register. This module contains a pointer to the SPCMDn register that makes up the sequence. The value of this pointer can be checked by reading the SPSSR register.

When the SPCR.SPE bit is set to 1 and the function of this module is enabled, this module loads the pointer to the commands in the SPCMD0 register, and incorporates the SPCMD0 and SPBMUL0 register settings into the transfer format at the beginning of serial transfer. This module increments the pointer each time the next-access delay period for a data transfer that corresponds to the referenced the SPCMDn register ends. Upon completion of the serial transfer that corresponds to the final command comprising the sequence, this module sets the pointer in the SPCMD0 register, and in this manner the sequence is executed repeatedly.

The following items are set in the SPCMDn register: basic transfer data length, MSB or LSB first, clock settings, some of the bit rate settings, SPI transfer mode and transfer direction (only in dual-/quad-SPI modes), whether QSSL level is held, a clock delay period, an QSSL negation delay period, and a next-access delay period. The total amount of data to be transferred is determined by multiplying the basic length of data to be transferred by the value set with the SPBMULn register.

Figure 44.12 shows an operation example when the SPSCR register is set to 02h, and the sequence is configured based on SPCMD0 to SPCMD2 register settings. In Figure 44.12, shaded areas of QMO/QMI indicate invalid data. Periods (1) to (3) in the figure indicate the followings.

(1) Clock delay period (SPCKD) setting value = 000b (1.5 QSPCLK cycles)
(2) QSSL negation delay period (SSLND) setting value = 000b (1 QSPCLK cycle)
(3) Next-access delay period (SPND) setting value = 000b (1 QSPCLK cycle)




Figure 44.12 Sequence Control Operation (n = 0 to 3)

(d) Burst Transfer

This module can execute burst transfer with the following two methods in single-SPI mode.
One method uses the SPCMDn.SPB[3:0] bits (n = 0 to 3) and the SPBMULn register. Setting SPCMDn.SPB[3:0] bits to select 8, 16, or 32 bits and setting the SPBMULn register to select 1 through 4,294,967,296 allows the specified length of data to be continuously transferred for the specified times, where the length is specified by SPCMDn.SPB[3:0] bits and the number of times is specified by the SPBMULn register. However, if the transmit buffer (SPTXB) becomes empty during transfer, or the receive buffer (SPRXB) has no longer a space enough to receive the specified length of data defined by SPCMDn.SPB[3:0] bits, the clock is stopped until transfer is resumed. Figure 44.13 shows a burst transfer example in which SPCMDn.SPB[3:0] bits are set to select 32 bits and the SPBMULn register to select four times thus specifying 128 bits as a total transfer data amount. The following describes operations (1) to (4) in the figure.

(1) First 32-bit data transfer
(2) Second 32-bit data transfer
(3) When the transmit buffer becomes empty or the receive buffer has no longer a space for 32 or more bits, the clock is stopped. Here, the QMO continues outputting the previous value. When data is written to the transmit buffer or an enough space is created in the receive buffer, the clock output is resumed to restart transfer.
(4) Third and fourth 32-bit data transfer




Figure 44.13 Burst Transfer Example in which Total Transfer Data Amount is 128 Bits (Single-SPI Mode) (n = 0 to 3)

In the other method, QSSL is kept asserted after a serial transfer is completed until the next serial transfer. Setting the SPCMDn.SSLKP bit (n = 0 to 3) allows the QSSL signal to be kept asserted after the transfer corresponding to the SPCMDn register is completed until the next transfer. Figure 44.14 shows a burst transfer example in which the QSSL signal level keeping function is used. The following describes operations (1) to (6) in the figure.

(1) Clock delay period according to the SPCMD0 register setting. The setting should be made so that the delay period should be at least 1.5 QSPCLK cycles for the first transfer in the burst transfer.
(2) QSSL negation delay period according to the SPCMD0 register setting. Since the SPCMD0.SSLKP bit is set to 1, QSSL is not negated even after QSSL negation delay period is over. The QSSL negation delay period depends on the SPCMD0.SLNDEN bit setting. When the SPCMD0.SLNDEN bit is 1, the QSSL negation delay period is determined by the SSLND register setting, and the delay period is 0 QSPCLK cycle when the SPCMD0.SLNDEN bit is 0.
(3) Next-access delay period according to the SPCMD0 register setting. Since the SPCMD0.SSLKP bit is set to 1, QSSL is not negated even during next-access delay period. The next-access delay period depends on the SPCMD0.SPNDEN bit setting. When the SPCMD0.SPNDEN bit is 1, the next-access delay period is determined by the SPND register setting, and the delay period is 0 QSPCLK cycle when the SPCMD0.SPNDEN bit is 0.
(4) Clock delay period according to the SPCMD1 register setting. The clock delay period depends on the SPCMD1.SCKDEN bit setting. When the SPCMD1.SCKDEN bit is 1, the clock delay period is determined by the SPCKD register setting, and the delay period is 0 QSPCLK cycle when the SPCMD1.SCKDEN bit is 0.
(5) QSSL negation delay period according to the SPCMD1 register setting. The setting should be made so that the delay period should be at least one QSPCLK cycle for the last transfer in the burst transfer. Since the SPCMD1.SSLKP bit is set to 0, QSSL is negated after QSSL negation delay period is over.
(6) Next-access delay period according to the SPCMD1 register setting. The setting should be made so that the delay period should be at least one QSPCLK cycle for the last transfer in the burst transfer. Set the SPCMD1.SSLKP bit to 0 to negate QSSL.




Figure 44.14 Burst Transfer Example in which QSSL Signal Level Keeping Function is Used (Single-SPI Mode) (n = 0 to 3)

Note the following when specifying a burst transfer using this method.
Periods (2) to (4) should be inserted without fail when changing the clock polarity through command update.

(e) Initialization Flowchart

Figure 44.15 is a flowchart illustrating an example of initialization in SPI operation when this module is used in single-SPI mode. For a description of how to set up the interrupt controller, DTC, or DMAC, see the descriptions given in the corresponding sections.




Figure 44.15 Example of Initialization Flowchart in Single-SPI Mode (n = 0 to 3)

(f) Transfer Operation Flowchart

Figure 44.16 is a flowchart illustrating a transfer in SPI operation when this module is used in single-SPI mode. Burst transfer by setting the transfer data length is also executed based on this flowchart.




Figure 44.16 Transfer Operation Flowchart in Single-SPI Mode

(2) Dual-SPI/Quad-SPI Mode

(a) Starting Serial Transfer

In dual-/quad-SPI modes, the serial transfer start condition is different depending on the data transfer direction (transmission or reception).
In data transmission, the serial transfer start condition is that there is the specified length of data in the transmit buffer.
In data reception, the serial transfer start condition is that there is a space for the specified length of data in the receive buffer.

(b) Terminating Serial Transfer

Irrespective of data transmission or reception, this module terminates the serial transfer after transmitting an QSPCLK edge corresponding to the final sampling timing.
During idle cycles in dual-/quad-SPI modes, the I/O pins are controlled differently depending on whether it is after write or read operation. The I/O pins output either the last output data or the fixed level depending on the register setting after write operation, whereas the I/O pins are driven to the Hi-Z state after read operation. Figure 44.17 shows an example of the pin states after quad-SPI mode access is completed. The following describes operations (1) and (2) in the figure.

(1) During write operation, QIO0 to QIO3 serve as output pins. Thus, when QSSL is negated upon completion of write operation, QIO0 to QIO3 output different values depending on the value of SPPCR.MOIFE bit. The I/O pins output the level specified by the SPPCR.MOIFV bit when the SPPCR.MOIFE bit is 1, whereas the I/O pins output the last output data when SPPCR.MOIFE bit is 0.
(2) During read operation, QIO0 to QIO3 serve as input pins. Thus, when QSSL is negated upon completion of read operation, QIO0 to QIO3 are driven to Hi-Z state irrespective of the values of SPPCR.MOIFE and SPPCR.MOIFV bits. In dual-/quad-SPI read operations, receive operation is continued as long as the receive buffer has an enough space for the receive data. To terminate read operation, set the SPCR.SPE bit to 0 after receiving the required length of data, or execute write operation for the last sequence to empty the transmit buffer.

For details on the pin control in dual-/quad-SPI modes, see section 44.3.2, Pin Control.




Figure 44.17 Example of Pin States after Quad-SPI Mode Transfer is Completed (n = 0 to 3)

(c) Sequence Control

As with the single-SPI mode, in dual-/quad-SPI modes, according to the sequence length that is assigned to the SPSCR register, this module makes up a sequence comprised of the SPCMDn register (n = 0 to 3) and the SPBMULn register. For details on operation, refer to section 44.3.7 (1) (c), Sequence Control.
Dual-/quad-SPI modes only provide operation of a single direction, that is, either transmission or reception for serial transfer. Transmission or reception is set using the SPCMDn.SPRW bit. One of the three operating modes including dual-SPI mode, quad-SPI mode, and single-SPI mode is set using the SPCMDn.SPIMOD[1:0] bits. Combining these bits allow switching single-SPI mode, dual-SPI mode transmission/reception, and quad-SPI mode transmission/reception to control sequence. Figure 44.18 shows an example of sequence configuration with transfer mode switching.
For sequence control, use either of the following methods.

(1) When a sequence is started by write operation and then read operation is performed, terminate the sequence upon completion of read operation. Do not perform write operation again after read operation.




Figure 44.18 Example of Sequence Configuration with Transfer Mode Switching (n = 0 to 3)

(2) Note the following when configuring a sequence in dual-/quad-SPI modes. When all the commands configuring a sequence are dual-/quad-SPI read operations, the sequential operation is continued as long as the receive buffer has an enough space for the receive data. Figure 44.19 and Figure 44.20 show examples of sequence configuration with transfer mode switching.

To terminate read operation, there are the following two methods.

[Termination Method 1]

Set the SPCR.SPE bit to 0 after receiving the required length of data. The receive command is continuously executed, allowing QSPCLK to be output and QSSL to be asserted. However, SPE is forcibly set to 0 when the receive buffer is read as the condition for terminating read operation. At that time, QSSL and QSPCLK are stopped asynchronously.

[Termination Method 2]

After receiving the required length of data, execute write operation in quad-SPI mode for the last sequence and ensure the transmit buffer is empty. Since the transmit command is not started unless transmit data is written, unnecessary QSPCLK is not output and QSSL is not asserted.




Figure 44.19 Example of Sequence Configuration with Transfer Mode Switching (Termination Method 1 When All the Commands Configuring a Sequence Are Dual-/Quad-SPI Read Operations) (n = 0 to 3)




Figure 44.20 Example of Sequence Configuration with Transfer Mode Switching (Termination Method 2 When All the Commands Configuring a Sequence Are Dual-/Quad-SPI Read Operations) (n = 0 to 3)

(d) Burst Transfer

This module can execute burst transfer with the following two methods in dual/quad SPI modes.
One method uses the SPCMDn.SPB[3:0] bits (n = 0 to 3) and the SPBMULn register. As with the single-SPI mode, setting the SPCMDn.SPB[3:0] bits to select 8, 16, or 32 bits and setting the SPBMULn register to select 1 through 4,294,967,296 allows the specified length of data to be continuously transferred for the specified times, where the length is specified by the SPCMDn.SPB[3:0] bits and the number of times is specified by the SPBMULn register. However, if the transmit buffer (SPTXB) becomes empty during transfer, or the receive buffer (SPRXB) has no longer a space enough to receive the specified length of data defined by the SPCMDn.SPB[3:0] bits, the clock is stopped until transfer is resumed. This method is effective to transfer a large amount of data in dual-/quad SPI modes. Figure 44.21 shows a burst transfer example in which the SPCMDn.SPB[3:0] bits are set to select 32 bits and the SPBMULn register to select four times thus specifying 128 bits as a total transfer data amount. The following describes operations (1) to (4) in the figure.

(1) First 32-bit data transfer
(2) Second 32-bit data transfer
(3) When the transmit buffer becomes empty or the receive buffer has no longer a space for 32 or more bits, the clock is stopped. Here, when QIO3 to QIO0 serve as output pins, QIO3 to QIO0 continue outputting the previous value. When QIO3 to QIO0 serve as input pins, the inputs to QIO3 to QIO0 depend on the output value of the device to communicate with. When data is written to the transmit buffer or an enough space is created in the receive buffer, the clock output is resumed to restart transfer.
(4) Third and fourth 32-bit data transfer




Figure 44.21 Burst Transfer Example in which Total Transfer Data Amount is 128 Bits (Quad-SPI Mode) (n = 0 to 3)

The other method uses the QSSL signal level keeping function as in single-SPI mode. Since this method allows switching the SPI transfer modes (single-/dual-/quad-SPI) during a transfer, it is particularly convenient when used with serial flash memory, where command data is written in single-SPI mode and data to be stored in memory is written in quad-SPI mode. Note, however, that at least one delay cycle should be inserted between transfers when switching the SPI transfer modes. Figure 44.22 shows a burst transfer example in which both single-SPI and quad-SPI modes are used. The following describes operations (1) to (6) in the figure.

(1) Clock delay period according to the SPCMD0 register setting. The setting should be made so that the delay period should be at least 1.5 QSPCLK cycles for the first transfer in the burst transfer.
(2) QSSL negation delay period according to the SPCMD0 register setting. Since the SPCMD0.SSLKP bit is set to 1, QSSL is not negated even after QSSL negation delay period is over. The QSSL negation delay period depends on the SPCMD0.SLNDEN bit setting. When the SPCMD0.SLNDEN bit is 1, the QSSL negation delay period is determined by the SSLND register setting, and the delay period is 0 QSPCLK cycle when the SPCMD0.SLNDEN bit is 0.
(3) Next-access delay period according to the SPCMD0 register setting. Since the SPCMD0.SSLKP bit is set to 1, QSSL is not negated even during next-access delay period. The next-access delay period depends on the SPCMD0.SPNDEN bit setting. When the SPCMD0.SPNDEN bit is 1, the next-access delay period is determined by the SPND register setting, and the delay period is 0 QSPCLK cycle when the SPCMD0.SPNDEN bit is 0. Up to this period, the data pin is driven according to the SPCMD0 register setting.
(4) Clock delay period according to the SPCMD1 register setting. The clock delay period depends on the SPCMD1.SCKDEN bit setting. When the SPCMD1.SCKDEN bit is 1, the clock delay period is determined by the SPCKD register setting, and the delay period is 0 QSPCLK cycle when the SPCMD1.SCKDEN bit is 0.
(5) QSSL negation delay period according to the SPCMD1 register setting. The setting should be made so that the delay period should be at least one QSPCLK cycle for the last transfer in the burst transfer. Since the SPCMD1.SSLKP bit is set to 0, QSSL is negated after QSSL negation delay period is over.
(6) Next-access delay period according to the SPCMD1 register setting. The setting should be made so that the delay period should be at least one QSPCLK cycle for the last transfer in the burst transfer. Set the SPCMD1.SSLKP bit to 0 to negate QSSL.




Figure 44.22 Burst Transfer Example in which QSSL Signal Level Keeping Function is Used (Single- and Quad-SPI Modes Used) (n = 0 to 3)

Note the following when specifying a burst transfer using this method.
Periods (2) to (4) should be inserted without fail when changing the clock polarity through command update.

(e) Initialization Flowchart

Figure 44.23 is a flowchart illustrating an example of initialization in SPI operation when this module is used in dual-/quad-SPI mode. For a description of how to set up the interrupt controller, DTC, or DMAC, see the descriptions given in the corresponding sections.




Figure 44.23 Example of Initialization Flowchart in Dual-/Quad-SPI Mode (n = 0 to 3)

(f) Transfer Operation Flowchart

Figure 44.24 shows an operation flowchart (the sequence is started by write operation) and Figure 44.25 shows an operation flowchart (the sequence is configured only with dual-/quad-read operation) in dual-/quad-SPI mode.




Figure 44.24 Transfer Operation Flowchart in Dual-/Quad-SPI Mode (Sequence is Started by Write Operation)




Figure 44.25 Transfer Operation Flowchart in Dual-/Quad-SPI Mode (Sequence is Configured only with Dual-/Quad Read Operations)

44.3.8 Interrupt Sources

This module has interrupt sources of receive buffer full, transmit buffer empty and QSSL negation. In addition, the DTC or DMAC can be activated by the receive buffer full or transmit buffer empty interrupt for data transfer.
Table 44.10 shows the interrupt sources. When any of the interrupt conditions in Table 44.10 is met, an interrupt is generated. The interrupt sources should be cleared with data transfer by the CPU, DTC, or DMAC.

Table 44.10 Interrupt Sources

Name	Interrupt Source	Interrupt Condition
SPRI	Receive buffer full	SPSR.SPRFF flag =1 and SPCR.SPRIE bit = 1
SPTI	Transmit buffer empty	SPSR.SPTEF flag = 1 and SPCR.SPTIE bit = 1
QSPSSLI	QSSL negation	SPSR.SPSSLF flag = 1 and SPCR.SPSSLIE bit = 1

If the conditions for a transmit buffer empty interrupt (SPTI) and receive buffer full interrupt (SPRI) are satisfied while the ICU.IRn.IR flag is 1, the interrupt request is not output to the ICU, but is retained internally. When the ICU.IRn.IR flag is set to 0, the retained interrupt request is output to the ICU.
For the ICU.IRn.IR flag, refer to section 15, Interrupt Controller (ICUD).
If the interrupt source (transmit buffer empty or receive buffer full) for the transfer buffer empty interrupt or receive buffer full interrupt is not cleared upon completion of transfer, the interrupt request generation conditions are as follows.

- DTC or DMAC transfer: When the interrupt condition is satisfied after the completion of access with the last DTC or DMAC transfer.
- CPU interrupt: When the interrupt condition is satisfied after the status flag has been cleared by register access.

Note that while the DTC or DMAC is in use, access to the flags by register reading or writing is prohibited.

44.3.9 Loopback Mode

This module provides loopback mode for testing. Writing 1 to the SPPCR.SPLP bit enables loopback mode. In loopback mode, this module connects the outputs from the transmit shift register to the inputs to the receive shift register instead.
Figure 44.26 shows a schematic internal connection in loopback mode.




Figure 44.26 Schematic Internal Connection in Loopback Mode

44.4 Usage Notes

44.4.1 Notes on Starting Transfer

When the ICU.IRn.IR flag for the DTC or DMAC is 1 at the time transfer is to start, follow the procedure below to clear interrupt requests before enabling operations (by setting the SPCR.SPE bit to 1).

(1) Confirm that transfer has stopped (i.e. that the SPCR.SPE bit is 0).
(2) Set the relevant interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) to 0.
(3) Read the relevant interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) and confirm that its value is 0.
(4) Set the ICU.IRn.IR flag to 0.

44.4.2 Module Stop Function Setting

Operation of the QSPI can be disabled or enabled by module stop control register C (MSTPCRC). The initial setting is for operation of the QSPI to be stopped. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

44.4.3 Notes on Using the Serial Flash Memory

When using the serial flash memory in dual- or quad-SPI operating mode, set the SPCMDn.CPOL and CPHA bits (n = 0 to 3) to 1 and select SPI mode 3. SPI mode 0 to 2 cannot be used. In addition, set the SPCMDn.SPNDEN, SLNDEN, and SCKDEN bits to 1 to secure delay period.

45. CRC Calculator (CRCA)

The CRC (Cyclic Redundancy Check) calculator generates CRC codes.

45.1 Overview

Table 45.1 lists the specifications of the CRC calculator, and Figure 45.1 shows a block diagram of the CRC calculator.

Table 45.1 CRC Specifications

Item	Description	
Data size	8 bits	32 bits
Data for CRC calculation*1	CRC codes are generated for any desired data in 8n-bit units (where n is a whole number)	CRC codes are generated for any desired data in 32n-bit units (where n is a whole number)
CRC processor unit	8-bit parallel processing	32-bit parallel processing
CRC generating polynomial	One of three generating polynomials is selectable • 8-bit CRC $X^8 + X^2 + X + 1$ • 16-bit CRC $X^{16} + X^{15} + X^2 + 1$ $X^{16} + X^{12} + X^5 + 1$	One of two generating polynomials is selectable • 32-bit CRC $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ $X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$
CRC calculation switching	The order of the bits produced by CRC calculation can be switched for LSB first or MSB first communication	
Low power consumption	Module stop state can be set.	

Note 1. The circuit does not have a function to divide data for calculation into CRC calculation units. Write data in 8-bit or 32-bit units.




Figure 45.1 CRC Block Diagram

45.2 Register Descriptions

45.2.1 CRC Control Register (CRCCR)

Address(es): CRC.CRCCR 0008 8280h

	b7	b6	b5	b4	b3	b2	b1	b0
	DORCLR	LMS	—	—	—	GPS[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	GPS[2:0]	CRC Generating Polynomial Switching	b2 b1 b0 0 0 0: No calculation is executed. 0 0 1: 8-bit CRC ($X^8 + X^2 + X + 1$) 0 1 0: 16-bit CRC ($X^{16} + X^{15} + X^2 + 1$) 0 1 1: 16-bit CRC ($X^{16} + X^{12} + X^5 + 1$) 1 0 0: 32-bit CRC ($X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$) 1 0 1: 32-bit CRC ($X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1$) 1 1 0: No calculation is executed. 1 1 1: No calculation is executed.	R/W
b5 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	LMS	CRC Calculation Switching	0: Generates CRC for LSB first communication. 1: Generates CRC for MSB first communication.	R/W
b7	DORCLR	CRCDOR Register Clear	1: Clears the CRCDOR register. This bit is read as 0.	W*1

Note 1. Only 1 can be written.

LMS Bit (CRC Calculation Switching)

The setting this bit selects the order of the bits of generated CRC codes. The bit selects transmission of the lower-order byte of the CRC code first for LSB first communication, or the higher-order byte first for MSB first communication. For details on the transmission and reception of CRC codes, refer to section 45.3, Operation.

DORCLR Bit (CRCDOR Register Clear)

Write 1 to this bit so that the CRCDOR register is set to 0000 0000h.
This bit is read as 0. Writing 0 to this bit has no effect.

45.2.2 CRC Data Input Register (CRCDIR)

- When 32-bit CRC is selected

Address(es): CRC.CRCDIR 0008 8284h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When 16-bit or 8-bit CRC is selected

Address(es): CRC.CRCDIR 0008 8284h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

The CRCDIR register is a readable and writable register. Write data for CRC calculation to this register.
When generating a 32-bit CRC, the CRCDIR register should be accessed in longword units. When generating a 8-bit or 16-bit CRC, the CRCDIR register should be accessed in byte units.

45.2.3 CRC Data Output Register (CRCDOR)

- When 32-bit CRC is selected

Address(es): CRC.CRCDOR 0008 8288h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When 16-bit CRC is selected

Address(es): CRC.CRCDOR 0008 8288h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When 8-bit CRC is selected

Address(es): CRC.CRCDOR 0008 8288h

	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0

The CRCDOR register is a readable and writable register.
The value after a reset is 0000 0000h. When calculating with the initial value set to a value other than 0000 0000h, rewrite the CRCDOR register.
Writing data to the CRCDIR register stores result of calculation in the CRCDOR register. In addition, following communication data, when a CRC code is written to the CRCDIR register and if the calculation result is 0000 0000h, there is no error in the communication data.
When a 32-bit CRC is selected, the CRCDOR register should be accessed in longword units. When a 16-bit CRC is selected, the CRCDOR register should be accessed in word units. When an 8-bit CRC is selected, the CRCDOR register should be accessed in byte units.

45.3 Operation

The CRC calculator generates CRC codes for use in LSB first or MSB first communication.
The following shows examples of generating the CRC code for input data (F0h) using the 16-bit CRC generating polynomial ($X^{16} + X^{12} + X^5 + 1$). In these examples, the value of the CRC data output register (CRCDOR) is cleared by setting the DORCLR bit to 1 to set the initial value for CRC calculation to 0000 0000h.




Figure 45.2 LSB First Data Transmission




Figure 45.3 MSB First Data Transmission




Figure 45.4 LSB First Data Reception




Figure 45.5 MSB First Data Reception

45.4 Usage Notes

45.4.1 Module Stop Function Setting

Operation of the CRC calculator can be disabled or enabled using the module stop control register B (MSTPCRB). After a reset, the CRC is in the module stop state. Register access is enabled by releasing the module stop state.
For details, refer to section 11, Low Power Consumption.

45.4.2 Note on Transmission

Note that the sequence of transmission for the CRC code differs according to whether transmission is LSB first or MSB first.




Figure 45.6 LSB First and MSB First Data Transmission

46. Enhanced Serial Sound Interface (SSIE)

46.1 Overview

This MCU has two serial sound interfaces (SSIE0 and SSIE1). Each SSIE supports monaural and time-division multiplexed (TDM) formats in addition to standard audio data formats such as I^2S, left-justified, and right-justified.

Table 46.1 Features of SSIE

Item		Description
Number of channels		Two channels, SSIE0 and SSIE1
Transfer mode		• Master/slave • Transmission, reception, or transception (transception is only available on SSIE0)
Data format		• I^2S format • Left-justified format • Right-justified format • Monaural format • TDM format
Serial data		• Fixed to MSB first • System word length: Selectable from among 8, 16, 24, 32, 48, 64, 128, or 256 bits • Data word length: Selectable from among 8, 16, 18, 20, 22, 24, or 32 bits • The level of padding bits is programmable. • Mute function
Bit clock (BCK)	In master mode	• Clock source: AUDIO_CLK • Frequency: Selectable from among 1/1, 1/2, 1/4, 1/6, 1/8, 1/12, 1/16, 1/24, 1/32, 1/48, 1/64, 1/96, or 1/128 of the AUDIO_CLK frequency • Continued supply or stopping while data transfer is halted is selectable.
	In master and slave modes	• Polarity is selectable as rising edges or falling edges.
LR clock (LRCK)		• Polarity is selectable as low or high. • Continued supply or stopping while data transfer is halted is selectable.
FIFO	Capacity	• Transmit FIFO: 4 bytes × 32 stages • Receive FIFO: 4 bytes × 32 stages
	Data alignment	• Alignment of data (left-justified or right-justified) in the FIFO is selectable.
Interrupts		• Data transfer error/idle state • Receive data full • Transmit data empty
Low power consumption function		• Module stop function • Master clock (MCK) supply stopping function

Table 46.2 lists and Figure 46.1 shows the terms and the definitions used in this chapter.

Table 46.2 Definitions of Terms

Term	Definition
Start trigger	First edge of the type specified by the SSICR.LRCKP bit of the signal on the SSILRCK pin after the start of data transfer
Frame boundary	Point where SSIE starts transferring the first data of a frame or the point where SSIE ends transferring the last data of the frame
Frame word length	Number of system words per frame (number of channels)
System word length	Number of transferred bits per channel
Data word length	Number of effective bits per channel
Master clock (MCK)	Clock for master mode input from the AUDIO_CLK pin




Figure 46.1 Definitions of Terms Related to Data Format

Figure 46.2 and Figure 46.3 show block diagrams of the SSIE0 and SSIE1, respectively.




Figure 46.2 SSIE Block Diagram (SSIE0)




Figure 46.3 SSIE Block Diagram (SSIE1)

Table 46.3 lists the I/O pins of the SSIEs.

Table 46.3 I/O pins of SSIE

Pin Name	I/O	Function
AUDIO_CLK	Input	Audio clock input
SSIBCK0	I/O	Channel 0 bit-clock input/output
SSILRCK0	I/O	Channel 0 LR clock input/output
SSITXD0	Output	Channel 0 data output
SSIRXD0	Input	Channel 0 data input
SSIBCK1	I/O	Channel 1 bit-clock input/output
SSILRCK1	I/O	Channel 1 LR clock input/output
SSIDATA1	I/O	Channel 1 data input/output

46.2 Register Descriptions

46.2.1 Control Register (SSICR)

Address(es): SSIE0.SSICR 0008 A500h, SSIE1.SSICR 0008 A540h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TUIEN	TOIEN	RUIEN	ROIEN	IIEN	—	FRM[1:0]		DWL[2:0]			SWL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	MST	BCKP	LRCKP	SPDP	SDTA	PDTA	DEL	CKDV[3:0]				MUEN	—	TEN	REN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	REN	Reception Enable*1	0: Reception disabled 1: Reception enabled	R/W
b1	TEN	Transmission Enable*1	0: Transmission disabled 1: Transmission enabled	R/W
b2	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b3	MUEN	Mute	0: Unmute 1: Mute	R/W
b7 to b4	CKDV[3:0]	Bit Clock Division Ratio Select *2	Set the division ratio to generate a bit clock from MCK. b7 b4 0 0 0 0: No division 0 0 0 1: Divided by 2 0 0 1 0: Divided by 4 0 0 1 1: Divided by 8 0 1 0 0: Divided by 16 0 1 0 1: Divided by 32 0 1 1 0: Divided by 64 0 1 1 1: Divided by 128 1 0 0 0: Divided by 6 1 0 0 1: Divided by 12 1 0 1 0: Divided by 24 1 0 1 1: Divided by 48 1 1 0 0: Divided by 96 Settings other than above are prohibited.	R/W
b8	DEL	Serial Data Delay Select*2	Set the delay between the edges of SSILRCK and the input and output of data. 0: Delay of 1 cycle of SSIBCK 1: No delay	R/W
b9	PDTA	Data Alignment Select*2	Set the data alignment of the SSIFTDR and SSIFRDR registers. 0: Left-justified 1: Right-justified	R/W
b10	SDTA	Serial Data Alignment Select *2	0: I2S and left-justified format (data bits are transmitted and received before the padding bits) 1: Right-justified format (data bits are transmitted and received after the padding bits)	R/W
b11	SPDP	Padding Data Select*2	0: Padding bits are at the low level. 1: Padding bits are at the high level.	R/W
b12	LRCKP	LR Clock Polarity Select*2	0: SSILRCK is low for left channel. The frame boundary is a falling edge of SSILRCK. 1: SSILRCK is high for left channel. The frame boundary is a rising edge of SSILRCK.	R/W

Bit	Symbol	Bit Name	Description	R/W
b13	BCKP	Bit Clock Polarity Select*2	0: Output signals change at a falling edge of bit clock and input signals are sampled at a rising edge of bit clock. 1: Output signals change at a rising edge of bit clock and input signals are sampled at a falling edge of bit clock.	R/W
b14	MST	Master Mode*2	0: Slave mode 1: Master mode	R/W
b15	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b18 to b16	SWL[2:0]	System Word Length Select*2	b18 b16 0 0 0: 8 bits 0 0 1: 16 bits 0 1 0: 24 bits 0 1 1: 32 bits 1 0 0: 48 bits 1 0 1: 64 bits 1 1 0: 128 bits 1 1 1: 256 bits	R/W
b21 to b19	DWL[2:0]	Data Word Length Select*2	b21 b19 0 0 0: 8 bits 0 0 1: 16 bits 0 1 0: 18 bits 0 1 1: 20 bits 1 0 0: 22 bits 1 0 1: 24 bits 1 1 0: 32 bits 1 1 1: Setting prohibited.	R/W
b23, b22	FRM[1:0]	Frame Word Length Select*2	Set a number of system words per a frame. b23 b22 0 0: 2 system words (I^2S, left-justified, or right-justified) or 1 system word (monaural) 0 1: 4 system words (TDM format only) 1 0: 6 system words (TDM format only) 1 1: 8 system words (TDM format only)	R/W
b24	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b25	IIEN	Idle State Interrupt Enable	0: Idle state interrupt disabled 1: Idle state interrupt enabled	R/W
b26	ROIEN	Receive Overflow Interrupt Enable	0: Receive overflow interrupt disabled 1: Receive overflow interrupt enabled	R/W
b27	RUIEN	Receive Underflow Interrupt Enable	0: Receive underflow interrupt disabled 1: Receive underflow interrupt enabled	R/W
b28	TOIEN	Transmit Overflow Interrupt Enable	0: Transmit overflow interrupt disabled 1: Transmit overflow interrupt enabled	R/W
b29	TUIEN	Transmit Underflow Interrupt Enable	0: Transmit underflow interrupt disabled 1: Transmit underflow interrupt enabled	R/W
b31, b30	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. After the TEN or REN bit is rewritten, confirm that the SSISR.IIRQ flag is in the desired status (when transmission or reception is enabled, confirm that the IIRQ flag is 0; when transmission and reception are disabled, confirm that the IIRQ flag is 1).

Note 2. Rewrite these bits while SSIE is in idle state (SSISR.IIRQ flag = 1). If the value of these bits is changed while data transfer is in progress, the operation after the change is not guaranteed.

TEN Bit (Transmission Enable) and REN Bit (Reception Enable)

These bits enable/disable transmission and reception. When one of these bits is set to 1, the given type of data transfer starts in synchronization with a start trigger of the SSILRCK signal. When the bit is set to 0, the data transfer stops at the next frame boundary. To use an SSIE for both transmission and reception, set both the TEN and REN bits to 1 simultaneously. To stop the data transfer, set both the TEN and REN bits to 0 simultaneously.

To switch among transmission, reception, and transception, do so in the idle state.

MUEN Bit (Mute)

This bit is used to mute audio output by driving the SSITXD0/SSIDATA1 pin low. When this bit is changed during a frame, the setting takes effect at the next frame boundary.
The MUEN bit only controls fixing of the SSITXD0/SSIDATA1 pin. Status flags are set and interrupt signals are generated regardless of the setting of the MUEN bit.
Changing the value of this bit must be performed after setting the data format to be used.

CKDV[3:0] Bits (Bit Clock Division Ratio Select)

These bits specify the divisor for the generation of a bit clock (BCK) from the master clock (MCK). This bit is disabled in slave mode.
Set these bits while the SSIFCR.AUCKE bit is 0.

DEL Bit (Serial Data Delay Select)

When this bit is 0, a delay of one cycle of the bit clock is inserted between edges of SSILRCK0 and SSITXD0 and SSIRXD0 or edges of SSILRCK1 and SSIDATA1. When 1, no delay is inserted.
Set this bit to 0 for the I^{2}S format and to 1 for the left-justified or right-justified format. Set this bit in conformance with the other party device for the monaural and TDM formats.When the monaural format is used, setting of this bit changes the high width of SSILRCK.

PDTA Bit (Data Alignment Select)

This bit specifies the alignment of the effective bits in the SSIFTDR and SSIFRDR registers. This bit is valid when the data word length 18 to 24 bits (the DWL[2:0] bits = 010b to 101b). Set this bit to 0, when the other data word length is selected.
Figure 46.4 shows the data alignment of the SSIFTDR and SSIFRDR registers.




Figure 46.4 Data Alignment in the SSIFTDR and SSIFRDR Registers

SDTA Bit (Serial Data Alignment Select)

This bit specifies the order of data bits and padding bits for transception in system words. SSIE transmits and receives data bits first and then padding bits when this bit is 0 and padding bits first and then data bits when this bit is 1. This bit is invalid for data format without padding bits.

LRCKP Bit (LR Clock Polarity Select)

This bit specifies the initial status and polarity of the SSILRCK pin. Table 46.4 lists the settings of this bit and the corresponding states of the LR clock. SSIE uses the SSILRCK signal as a start trigger in slave mode.
Set this bit to 0 when the I^2S format is selected and 1 when the other data formats are selected.

Table 46.4 The Value of the LRCKP Bit and Responses to the States of the LR clock

LRCKP bit	Initial State	Left Channel	Right Channel	Frame Boundary
0	High	Low	High	Falling edge
1	Low	High	Low	Rising edge

BCKP Bit (Bit Clock Polarity Select)

This bit specifies the polarity of the bit clock. Table 46.5 lists the settings of this bit and the corresponding timings of the respective signals.
Set this bit while the SSIFCR.AUCKE bit is 0.

Table 46.5 The Value of the BCKP bit and the Bit Clock Polarity

BCKP bit	Output of SSILRCK, SSITXD0, and SSIDATA1	Input of SSILRCK, SSIRXD0, and SSIDATA1
0	The signals change on falling edges of SSIBCK.	The signals are sampled on rising edges of SSIBCK.
1	The signals change on rising edges of SSIBCK.	The signals are sampled on falling edges of SSIBCK.

SWL[2:0] Bits (System Word Length Select)

These bits specify the number of bits in a system word. The setting of these bits determines the frequency ratio of the bit clock to the LR clock. Then number of the padding bits is obtained from the difference in the SWL[2:0] and DWL[2:0] bits. Refer to Table 46.8 for details.

DWL[2:0] Bits (Data Word Length Select)

These bits specify the number of bits of valid data in a system word. The data word length must not exceed the system word length. For details, refer to Table 46.8.

FRM[1:0] Bits (Frame Word Length Select)

These bits specify the number of system words in a frame.
Set these bits to 00b when the I^{2}S, left-justified, right-justified, or monaural format is selected. Do not set these bits to 00b when the TDM format is selected.




Figure 46.5 Frame Word Length

IIEN Bit (Idle State Interrupt Enable)

This bit enables or disables the idle state interrupts.
While this bit is 1, an interrupt request is output when the SSISR.IIRQ flag becomes 1. An interrupt request is also output when this bit is changed from 0 to 1 while the IIRQ flag is 1.

ROIEN Bit (Receive Overflow Interrupt Enable)

This bit enables or disables interrupts receive overflow interrupts.
While this bit is 1, an interrupt request is output when the SSISR.ROIRQ flag becomes 1. An interrupt request is also output when this bit is changed from 0 to 1 while the ROIRQ flag is 1.

RUIEN Bit (Receive Underflow Interrupt Enable)

This bit enables/disables the receive underflow interrupts.
While this bit is 1, an interrupt request is output when the SSISR.RUIRQ flag becomes 1. An interrupt request is also output when this bit is changed from 0 to 1 while the RUIRQ flag is 1.

TOIEN Bit (Transmit Overflow Interrupt Enable)

This bit enables/disables the transmit overflow interrupts.
While this bit is 1, an interrupt request is output when the SSISR.TOIRQ flag becomes 1. An interrupt request is also output when this bit is changed from 0 to 1 while the TOIRQ flag is 1.

TUIEN Bit (Transmit Underflow Interrupt Enable)

This bit enables/disables the transmit underflow interrupts.
While this bit is 1, an interrupt request is output when the SSISR.TUIRQ flag becomes 1. An interrupt request is also output when this bit is changed from 0 to 1 while the TUIRQ flag is 1.

46.2.2 Status Register (SSISR)

Address(es): SSIE0.SSISR 0008 A504h, SSIE1.SSISR 0008 A544h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TUIRQ	TOIRQ	RUIRQ	ROIRQ	IIRQ	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b24 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b25	IIRQ	Idle State Flag	0: Transfer state 1: Idle state	R
b26	ROIRQ	Receive Overflow Flag	0: No receive overflows occurred. 1: A receive overflow has occurred.	R/W
b27	RUIRQ	Receive Underflow Flag	0: No receive underflows occurred. 1: A receive underflow has occurred.	R/W
b28	TOIRQ	Transmit Overflow Flag	0: No transmit overflows occurred. 1: A transmit overflow has occurred.	R/W
b29	TUIRQ	Transmit Underflow Flag	0: No transmit underflows occurred. 1: A transmit underflow has occurred.	R/W
b31, b30	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register indicates the SSIE status.

IIRQ Flag (Idle State Flag)

This flag indicates whether SSIE is in the idle state or transfer state.

[Setting condition]

- When a transmission of a frame is completed after changing the SSICR.TEN bit from 1 to 0.
- When a reception of a frame is completed after changing the SSICR.REN bit from 1 to 0.
- When a transmission of a frame is completed after changing the SSICR.TEN and SSICR.REN bits from 1 to 0.

[Clearing condition]

- When a start trigger is generated by writing a transmit data in the SSIFTDR register, while the SSICR.TEN bit is 1.
- When a start trigger is detected while the SSICR.REN bit is 1.
- When a start trigger is generated by writing a transmit data to the SSIFTDR register, while the SSICR.TEN and SSICR.REN bits are 1.

ROIRQ Flag (Receive Overflow Flag)

This flag indicates a receive overflow. This flag indicates that the data processing of the received data is delayed. The received data is not transferred to the receive FIFO if a receive overflow occurs. This flag is not cleared by resetting a receive FIFO.
[Priority order for setting and clearing]
Setting is prioritized.
[Setting condition]

- When a reception of the next data is completed while the receive FIFO is full.

[Clearing condition]

- When 0 is written to this flag after confirming this flag is 1.
- When the SSICR.REN bit is changed from 0 to 1.

RUIRQ Flag (Receive Underflow Flag)

This flag indicates a receive underflow. This flag indicates that the SSIFRDR register is read while the receive FIFO is empty. Data read from the SSIFRDR register is invalid if a receive underflow occurs. This flag is not cleared by resetting a receive FIFO. Reading the SSIFRDR register while resetting the receive FIFO does not lead to setting of this flag.
[Priority order for setting and clearing]
Setting is prioritized.
[Setting condition]

- When the SSIFRDR register is read while the receive FIFO is empty.

[Clearing condition]

- When 0 is written to this flag after confirming this flag is 1.
- When the SSICR.REN bit is changed from 0 to 1.

TOIRQ Flag (Transmit Overflow Flag)

This flag indicates a transmit overflow. This flag indicates that a data is written to the SSIFTDR register while the transmit FIFO is full. The written data is discarded. This flag is not cleared by resetting a transmit FIFO.
[Priority order for setting and clearing]
Setting is prioritized.
[Setting condition]

- When a data is written to the SSIFTDR register while the transmit FIFO is full.

[Clearing condition]

- When 0 is written to this flag after confirming this flag is 1.
- When the SSICR.TEN bit is changed from 0 to 1.

TUIRQ Flag (Transmit Underflow Flag)

This flag indicates a transmit underflow. This flag indicates that supply of the transmit data was not enough to the transmission of the frame. The SSITXD0 and SSIDATA1 pins become low if a transmit underflow occurs, and remain low even if the flag is cleared. This flag is not cleared by resetting a transmit FIFO.
[Priority order for setting and clearing]
Setting is prioritized.
[Setting condition]

- When a data transfer to the transmit shift register occurs while the transmit FIFO is empty.

[Clearing condition]

- When 0 is written to this flag after confirming this flag is 1.
- When the SSICR.TEN bit is changed from 0 to 1.

46.2.3 FIFO Control Register (SSIFCR)

Address(es): SSIE0.SSIFCR 0008 A510h, SSIE1.SSIFCR 0008 A550h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	AUCKE	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SSIRST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	BSW	—	—	—	—	—	—	—	TIE	RIE	TFRST	RFRST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RFRST	Receive FIFO Reset*1	0: The receive FIFO is released from the reset state. 1: The receive FIFO is reset.	R/W
b1	TFRST	Transmit FIFO Reset*1	0: The transmit FIFO is released from the reset state. 1: The transmit FIFO is reset.	R/W
b2	RIE	Receive Data Full Interrupt Enable	0: Receive data full interrupt is disabled. 1: Receive data full interrupt is enabled.	R/W
b3	TIE	Transmit Data Empty Interrupt Enable	0: Transmit data empty interrupt is disabled. 1: Transmit data empty interrupt is enabled.	R/W
b10 to b4	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b11	BSW	Byte Swap*1	0: Byte swapping is disabled 1: Byte swapping is enabled	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	SSIRST	Software Reset	0: The software reset is released. 1: A software reset is applied.	R/W
b30 to b17	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	AUCKE	MCK Supply Enable*1	0: MCK is stopped. 1: MCK is supplied.	R/W

Note 1. Rewrite these bits while SSIE is in idle state (SSISR.IIRQ flag = 1). If the value of these bits is changed while data transfer is in progress, the operation after the change is not guaranteed.

RFRST Bit (Receive FIFO Reset)

This bit is used to reset the receive FIFO. Writing 1 to this bit resets the receive FIFO and initializes the RDC[5:0] bits and RDF flag in the SSIFSR register. Since this bit is not automatically cleared, write 0 to this bit to release from the reset state. After writing 0 to this bit, be sure to check that this bit is 0 before starting the next procedure.
This bit is subject to the software reset by the SSIRST bit. Because the software reset by the SSIRST bit has priority over the reset by this bit, this bit cannot be set to 1 when the SSIRST bit is 1.

TFRST Bit (Transmit FIFO Reset)

This bit is used to reset the transmit FIFO. Writing 1 to this bit resets the transmit FIFO and initializes the TDC[5:0] bits and TDE flag in the SSIFSR register. Since this bit is not automatically cleared, write 0 to this bit to release from the reset state. After writing 0 to this bit, be sure to check that this bit is 0 before starting the next procedure.
This bit is subject to the software reset by the SSIRST bit. Because the software reset by the SSIRST bit has priority over the reset by this bit, this bit cannot be set to 1 when the SSIRST bit is set.

RIE Bit (Receive Data Full Interrupt Enable)

This bit enables or disables a receive data full interrupt. Set this bit to 1 after specifying the condition for generating a receive data full interrupt in the SSISCR.RDFS[4:0] bits.

TIE Bit (Transmit Data Empty Interrupt Enable)

This bit enables or disables a transmit data empty interrupt. Set this bit to 1 after specifying the condition for generating a transmit data empty interrupt in the SSISCR.TDES[4:0] bits.

BSW Bit (Byte Swap)

The BSW bit enables or disables byte swapping when the SSIFTDR is written and the SSIFRDR register is read. This bit is valid only when the SSIFTDR and SSIFRDR register are accessed in 16-bit or 32-bit units. For details, refer to Figure 46.6.




Figure 46.6 Examples of Byte-Swapping Operations

SSIRST Bit (Software Reset)

This bit is used to reset SSIE. Writing 1 to this bit initializes the internal state of SSIE. The registers and bits to be reset by setting this bit are listed below.

- SSICR.MUEN, TEN, and REN bits
- SSISR register
- SSIFCR.TFRST and RFRST bits
- SSIFSR register
- SSIFTDR register
- SSIFRDR register

Because this bit is not automatically cleared, write 0 to this bit to release from the reset state. After writing 0 to this bit, be sure to check that this bit is 0 before starting the next procedure.

Because writing 1 to this bit during data transfer leads to initialization by software reset regardless of the bit clock, be careful to stop data transfer by using this bit.

AUCKE Bit (MCK Supply Enable)

This bit enables/disables supply of MCK while in master-mode. The setting value of this bit is reflected at the timing shown in Figure 46.7.

Changes to settings related to MCK (the settings of the MST, BCKP, and CKDV[3:0] bits in the SSICR register) should only proceed while this bit is 0.




Figure 46.7 Supplying and Stopping MCK

46.2.4 FIFO Status Register (SSIFSR)

Address(es): SSIE0.SSIFSR 0008 A514h, SSIE1.SSIFSR 0008 A554h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TDC[5:0]						—	—	—	—	—	—	—	TDE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	RDC[5:0]						—	—	—	—	—	—	—	RDF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RDF	Receive Data Full Flag	0: The number of received data stored in the receive FIFO does not exceed the value of the SSISCR.RDFS[4:0] bits. 1: The number of received data stored in the receive FIFO exceeds the value of the RDFS[4:0] bits.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13 to b8	RDC[5:0]	Receive FIFO Data Count	Number of data stored in the receive FIFO	R
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	TDE	Transmit Data Empty Flag	0: The number of spaces available in the transmit FIFO does not exceed the value of the SSISCR.TDES[4:0] bits 1: The number of spaces available in the transmit FIFO exceeds the value of TDES[4:0] bits.	R/W
b23 to b17	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b29 to b24	TDC[5:0]	Transmit FIFO Data Count	Number of data stored in the transmit FIFO	R
b31, b30	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register indicates the status of the transmit FIFO and the receive FIFO.

RDF Flag (Receive Data Full Flag)

This flag indicates that the number of unread data in the receive FIFO is more than the value of the SSISCR.RDFS[4:0] bits.

[Priority order for setting and clearing]

Clearing is prioritized.

[Setting condition]

- When the number of data stored in the receive FIFO exceeds the value of the SSISCR.RDFS[4:0] bits.

[Clearing condition]*1

- When 0 is written to this flag after confirming this flag is 1.
- When a received data is read from the SSIFRDR register by DMA/DTC transfer (the last transfer of the block if using block transfer).

Note 1. This flag is cleared by a software reset and receive FIFO reset.

RDC[5:0] Bits (Receive FIFO Data Count)

These bits indicate the number of valid data that are stored in the receive FIFO. When this bit is 00h, there is no received data. When 20h, the receive FIFO is full and there is no space available.

TDE Flag (Transmit Data Empty Flag)

This flag indicates that the number of spaces available in the transmit FIFO is more than the value of the SSISCR.TDES[4:0] bits.
[Priority order for setting and clearing]
Clearing is prioritized.
[Setting condition]

- When the number of spaces available in the transmit FIFO exceeds the value of the SSISCR.TDES[4:0] bits.

[Clearing condition]*1

- When 0 is written to this flag after confirming this flag is 1.
- When a transmit data is written to the SSIFTDR register by DMA/DTC transfer (the last transfer of the block if using block transfer).

Note 1. This flag is cleared by a software reset and transmit FIFO reset.

TDC[5:0] Bits (Transmit FIFO Data Count)

These bits indicate the number of valid data that are stored in the transmit FIFO. When this bit is 00h, there is no data to be transmitted. When 20h, the transmit FIFO is full and there is no space available.

46.2.5 Transmit FIFO Data Register (SSIFTDR)

- When accessing in longword size

Address(es): SSIE0.SSIFTDR 0008 A518h, SSIE1.SSIFTDR 0008 A558h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When accessing in word size

Address(es): SSIE0.SSIFTDR.H 0008 A518h, SSIE1.SSIFTDR.H 0008 A558h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	H															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When accessing in byte size

Address(es): SSIE0.SSIFTDR.HH 0008 A518h, SSIE1.SSIFTDR.HH 0008 A558h

	b7	b6	b5	b4	b3	b2	b1	b0
	HH							
Value after reset:	0	0	0	0	0	0	0	0

This register is a write-only register used to write a transmit data to the 32-stage and 4-byte-wide transmit FIFO. Access to this register according to the access size listed in Table 46.6.

Table 46.6 Access Size to the SSIFTDR and SSIFRDR Registers

		Access Size		
SSICR.DWL[2:0] Bits	**Data Word Length**	**Byte**	**Word**	**Longword**
000b	8	Available	Not available	Not available
001b	16	Not available	Available	Not available
010b	18	Not available	Not available	Available
011b	20	Not available	Not available	Available
100b	22	Not available	Not available	Available
101b	24	Not available	Not available	Available
110b	32	Not available	Not available	Available

46.2.6 Receive FIFO Data Register (SSIFRDR)

- When accessing in longword size

Address(es): SSIE0.SSIFRDR 0008 A51Ch, SSIE1.SSIFRDR 0008 A55Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When accessing in word size

Address(es): SSIE0.SSIFRDR.H 0008 A51Ch, SSIE1.SSIFRDR.H 0008 A55Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	H															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- When accessing in byte size

Address(es): SSIE0.SSIFRDR.HH 0008 A51Ch, SSIE1.SSIFRDR.HH 0008 A55Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	HH							
Value after reset:	0	0	0	0	0	0	0	0

This register is a read-only register used to read a received data from the 32-stage and 4-byte-wide receive FIFO. Access to this register according to the access size listed in Table 46.6.

46.2.7 Audio Format Register (SSIOFR)

Address(es): SSIE0.SSIOFR 0008 A520h, SSIE1.SSIOFR 0008 A560h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	BCKASTP	LRCONT	—	—	—	—	—	—	OMOD[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	OMOD[1:0]	Data Format Select*1	b1 b0 0 0: I2S, left-justified, or right-justified format 0 1: TDM format 1 0: Monaural format 1 1: Setting prohibited	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	LRCONT	LRCK Continuous Output Enable*2, *3	0: LRCK stops in the idle state. 1: Output of LRCK continues in the idle state.	R/W
b9	BCKASTP	BCK Continuous Output Disable*2, *3	0: BCK is always output. 1: BCK stops in idle state.	R/W
b31 to b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Rewrite these bits while SSIE is in idle state (SSISR.IIRQ flag = 1). If the value of these bits is changed while data transfer is in progress, the operation after the change is not guaranteed.
Note 2. This bit is valid only in master-mode. The setting is invalid in slave-mode.
Note 3. Do not set both of the BCKASTP and LRCONT bits to 1.

This register is used to set an audio format (which includes the settings of data format, LR clock continuous output mode, and BCK continuous output disable).

LRCONT Bit (LRCK Continuous Output Enable)

This bit enables or disables the output from SSILRCK pin when SSIE is in the idle state. This bit is effective only in master mode.

BCKASTP Bit (BCK Continuous Output Disable)

This bit enables or disables the output from SSIBCK pin when SSIE is in the idle state. This bit is effective only in master mode.

Set this bit to 0 to output BCK from the SSIBCK pin before starting data transfer. If this bit is set to 1 during data transfer, BCK output from the SSIBCK pin stops when the SSIE enters the idle state.

Set this bit after the data format to be used is specified. Do not rewrite this bit while the supply of MCK stops.

46.2.8 FIFO Status Control Register (SSISCR)

Address(es): SSIE0.SSISCR 0008 A524h, SSIE1.SSISCR 0008 A564h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	TDES[4:0]					—	—	—	RDFS[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	RDFS[4:0]	Receive Data Full Condition Setting*1	Specifies the condition for setting the RDF flag to 1. b4 b0 00000: When receive FIFO has unread received data. 00001: When receive FIFO has two or more unread received data. ... 11110: When receive FIFO has 31 or more unread received data. 11111: When receive FIFO is full.	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12 to b8	TDES[4:0]	Transmit Data Empty Condition Setting*1	Specifies the condition for setting the TDE flag to 1. b12 b8 00000: When transmit FIFO has space available. 00001: When transmit FIFO has at least two stages available. ... 11110: When transmit FIFO has at least 31 stages available. 11111: When transmit FIFO is empty.	R/W
b31 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Rewrite these bits while SSIE is in idle state (SSISR.IIRQ flag = 1). If the value of these bits is changed while data transfer is in progress, the operation after the change is not guaranteed.

46.3 Operation

46.3.1 Data Formats

SSIE supports five data formats. Table 46.7 lists the supported data formats.

Table 46.7 Supported Data Formats and Bit Setting

Data Format	SSIOFR.OMOD[1:0] Bits	SSICR.DEL Bit	SSICR.LRCKP Bit	SSICR.SDTA Bit
I^2S format	00b	0	0	0
Left-justified format	00b	1	1	0
Right-justified format	00b	1	1	1
TDM format	01b	0 or 1	1	0 or 1
Monaural format	10b	0 or 1	1	0 or 1

The following describes the serial data structure shared by data formats.
A serial data structure is defined by the system word length (set in the SSICR.SWL[2:0] bits) and the data word length (set in the SSICR.DWL[2:0] bits). If the data word length is shorter than the system word length, padding bits are inserted (Figure 46.8).




Figure 46.8 Example of Padding Bit Insertion (I^2S Format, System Word Length > Data Word Length)

The number of padding bits is calculated from the system word length minus the data word length.
Table 46.8 lists the number of padding bits to be inserted with each combination of system word length (SWL[2:0] bits) and data word length (DWL[2:0] bits).

Table 46.8 Number of Padding Bits

System Word Length (SSICR.SWL[2:0] Bits)	Data Word Length (SSICR.DWL[2:0] Bits)						
	8 (000b)	16 (001b)	18 (010b)	20 (011b)	22 (100b)	24 (101b)	32 (110b)
8 (000b)	0	Prohibited setting	Prohibited setting	Prohibited setting	Prohibited setting	Prohibited setting	Prohibited setting
16 (001b)	8	0	Prohibited setting	Prohibited setting	Prohibited setting	Prohibited setting	Prohibited setting
24 (010b)	16	8	6	4	2	0	Prohibited setting
32 (011b)	24	16	14	12	10	8	0
48 (100b)	40	32	30	28	26	24	16
64 (101b)	56	48	46	44	42	40	32
128 (110b)	120	112	110	108	106	104	96
256 (111b)	248	240	238	236	234	232	224

46.3.1.1 I²S Format

The I²S format configures a frame with two system words of left channel and right channel. The SSILRCK signals becomes low for left channel and high for right channel. The effective data are output one bit clock period after the SSILRCK changes and then the padding bits are output.
Figure 46.9 shows an example of I²S format.




Figure 46.9 Example of I²S Format

46.3.1.2 Left-Justified Format

The left-justified format configures a frame with two system words of left channel and right channel. The SSILRCK signals becomes high for left channel and low for right channel. The effective data are output at the same time as the SSILRCK changes and then the padding bits are output.
Figure 46.10 shows an example of left-justified format.




Figure 46.10 Example of Left-Justified Format

46.3.1.3 Right-Justified Format

The right-justified format configures a frame with two system words of left channel and right channel. The SSILRCK signals becomes high for left channel and low for right channel. The padding bits are output at the same time as the SSILRCK changes and then the effective data are output.
Figure 46.11 shows an example of right-justified format.




Figure 46.11 Example of Right-Justified Format

46.3.1.4 Monaural Format

The monaural format configures a frame with one system word. The SSILRCK signal is used as a transfer start trigger. Figure 46.12, Figure 46.13, and Figure 46.14 show examples of monaural formats with 0 as the value of the SSICR.DEL bit and no padding bits, with 0 as the value of the DEL bit and padding bits, and with 1 as the value of the DEL bit and no padding bits, respectively.




Figure 46.12 Example of Monaural Format (1): SSICR.DEL Bit = 0 and No Padding




Figure 46.13 Example of Monaural Format (2): SSICR.DEL Bit = 0 and Padding Bits




Figure 46.14 Example of Monaural Format (3): SSICR.DEL Bit = 1 and No Padding

46.3.1.5 TDM Format

The TDM format configures a frame with four to eight system words. The SSILRCK signals become high for the first system word and low for the other system words. The SSILRCK signal is defined as the synchronous pulse and its rising edge means a start of a frame.

Figure 46.15 and Figure 46.16 show examples of the TDM formats with 0 as the value of the SSICR.DEL bit and no padding bits, and with 1 as the value of the SSICR.DEL bit and padding bits, respectively.





Figure 46.15 Example of TDM Format (1): SSICR.DEL Bit = 0 and No Padding



This figure applies when the respective bits in the SSICR register are as follows:
DEL bit = 1 (without delay), SDTA bit = 0 (left-justified), SPDP bit = 0 (padding with low),
LRCKP bit = 1 (high level for left channel), BCKP bit = 0 (output changes on falling edges),
SWL[2:0] bits = 010b (24 bits), DWL[2:0] bits = 100b (22 bits), and FRM[1:0] bits = 01b (4 system words)


Figure 46.16 Example of TDM Format (2): SSICR.DEL Bit = 1 and Padding Bits

46.3.2 Output Control

SSIE has functions to control the outputs of data and clocks such as mute function, LRCK continuous output function, and BCK continuous output disable function.

46.3.2.1 Mute Function

The output from the SSITXD0 or SSIDATA1 pin can be fixed to the low level by using the mute function. If the SSICR.MUEN bit is changed during a frame, the setting takes effect at the next frame boundary. Even while the MUEN bit is set to 1, status flags are updated and interrupt request signals are generated.
Figure 46.17 shows an example of the mute operation.




This figure applies when the respective bits in the SSICR register are as follows:
DEL bit = 0 (with delay), SDTA bit = 0 (I^2S), SPDP bit = 0 (padding with low),
LRCKP bit = 0 (low level for left channel), BCKP bit = 0 (output changes on falling edges),
SWL[2:0] bits = 001b (16 bits), DWL[2:0] bits = 001b (16 bits), and FRM[1:0] bits = 00b (2 system words)

Figure 46.17 Example of Mute Operation

46.3.2.2 LRCK Continuous Output Function

LRCK can be output from the SSILRCK pin even in the idle state by using the LRCK continuous output function. It is controlled by the SSIOFR.LRCONT bit.

Figure 46.18 shows an example of the operation with LRCK continuous output function.



This figure applies when the respective bits in the SSICR register are as follows:
DEL bit = 0 (with delay), SDTA bit = 0 (I^2S), SPDP bit = 0 (padding with low),
LRCKP bit = 0 (low level for left channel), BCKP bit = 0 (output changes on falling edges),
and FRM[1:0] bits = 00b (2 system words)


Figure 46.18 Example of Operation with LRCK Continuous Output Function

46.3.2.3 BCK Continuous Output Disable Function

BCK output from the SSIBCK pin can be stopped in the idle state by using the BCK continuous output disable function. It is controlled by the SSIOFR.BCKASTP bit. When the BCKASTP bit is set to 1, BCK stops in the idle state.

Set the BCKASTP bit to 0 and then start data transfer. If this bit is set to 1 during data transfer, BCK stops when SSIE enters the idle state. To resume the data transfer, set the BCKSTP bit to 0 to output BCK and then set the SSICR.TEN/REN bit to 1.

Figure 46.19 shows an example of the operation with BCK continuous output disable function.



This figure applies when the SSIOFR.LRCONT bit is 0 and the respective bits in the SSICR register are as follows:
DEL bit = 0 (with delay), SDTA bit = 0 (I^2S), SPDP bit = 0 (padding with low),
LRCKP bit = 0 (low level for left channel), BCKP bit = 0 (output changes on falling edges),
and FRM[1:0] bits = 00b (2 system words)

Figure 46.19 Example of Operation with BCK Continuous Output Disable Function

46.3.3 Transfer Modes

SSIE supports the transfer modes listed in Table 46.9. Table 46.10 lists the control bits valid in each transfer mode.

Table 46.9 Transfer Modes

Transfer Mode	SSICR.MST Bit	SSICR.REN Bit	SSICR.TEN Bit
Slave-mode transmission	0	0	1
Slave-mode reception	0	1	0
Slave-mode transception	0	1	1
Master-mode transmission	1	0	1
Master-mode reception	1	1	0
Master-mode transception	1	1	1

Table 46.10 Control Bits Valid in Each Transfer Mode*1

Control Bit		Transfer Mode					
Register	Bit	Slave-mode Reception	Slave-mode Transmission	Slave-mode Transception	Master-mode Reception	Master-mode Transmission	Master-mode Transception
SSICR	CKDV[3:0]	Ineffective	Ineffective	Ineffective	Effective	Effective	Effective
	MUEN	Ineffective	Effective	Effective	Ineffective	Effective	Effective
SSIFCR	AUCKEN	Ineffective	Ineffective	Ineffective	Effective	Effective	Effective
	TIE	Ineffective	Effective	Effective	Ineffective	Effective	Effective
	RIE	Effective	Ineffective	Effective	Effective	Ineffective	Effective
	TFRST	Ineffective	Effective	Effective	Ineffective	Effective	Effective
	RFRST	Effective	Ineffective	Effective	Effective	Ineffective	Effective
SSIOFR	BCKASTP	Ineffective	Ineffective	Ineffective	Effective	Effective	Effective
	LRCONT	Ineffective	Ineffective	Ineffective	Effective	Effective	Effective
	OMOD[1:0]	Effective	Effective	Effective	Effective	Effective	Effective
SSISCR	TDES[4:0]	Ineffective	Effective	Effective	Ineffective	Effective	Effective
	RDFS[4:0]	Effective	Ineffective	Effective	Effective	Ineffective	Effective

Note 1. “Ineffective” means that the setting of the bits does not affect operation.

46.3.3.1 Slave Mode

The SSIE operates in slave mode when the SSICR.MST bit is 0. The SSIBCK and SSILRCK signals must be supplied from an external device.

46.3.3.2 Master Mode

The SSIE operates in master mode when the SSICR.MST bit is 1. The SSIBCK and SSILRCK signals are internally generated from the audio clock (AUDIO_CLK).

46.3.3.3 Transmission

The SSIE operates as a transmitter when the SSICR.TEN bit is 1 and the SSICR.REN bit is 0. Receive circuits do not operate.

46.3.3.4 Reception

The SSIE operates as a receiver when the SSICR.TEN bit is 0 and the SSICR.REN bit is 1. Transmit circuits do not

operate.

46.3.3.5 Transception

The SSIE operates as a transceiver when both of the SSICR.TEN and SSICR.REN bits are 1.

46.3.4 State Transition

SSIE has the two main operation states: idle state and transfer state. The SSICR.TEN and SSICR.REN bits switch between these states. The SSISR.IIRQ flag can be used to confirm in which state SSIE is.
Figure 46.20 shows the state transition of the SSIE.




Figure 46.20 State Transition of the SSIE

46.3.4.1 Idle State

In the idle state, SSIE stops data transfer. When both or either of the SSICR.TEN and SSICR.REN bits are/is set to 1, the SSIE enters the transfer state.
Outputs of the BCK and LRCK in master mode can be controlled by the SSIOFR.BCKASTP and SSIOFR.LRCONT bits, respectively. For details, refer to Table 46.11.


Table 46.11 Output of Clock/Data in the Idle State

SSICR.MST Bit	SSIOFR.BCKASTP Bit	SSIOFR.LRCONT Bit	SSIBCK	SSILRCK	SSITXD0/SSIDATA1
0	Invalid	Invalid	— (input)	— (input)	Stop
1	0	0	Supply	Stop	Stop
1	0	1	Supply	Supply	Stop
1	1	0	Stop	Stop	Stop
1	1	1	Stop	Supply	Stop

46.3.4.2 Transfer States

In this state, SSIE continues data transfer. When the SSICR.TEN and SSICR.REN bit is set to 0, SSIE enters the idle state.

For details, refer to Figure 46.21.



This figure applies when the respective bits in the SSICR register are as follows:
DEL bit = 0 (with delay), SDTA bit = 0 (I^2S), SPDP bit = 0 (padding with low),
LRCKP bit = 0 (low level for left channel), BCKP bit = 0 (output changes on falling edges),
and FRM[1:0] bits = 00b (2 system words)

Figure 46.21 Transfer State and Transition to Idle State

46.3.5 SSIE Initialization

Figure 46.22 shows an example of the flow to initialize SSIE.





Figure 46.22 Example Flowchart of SSIE Initialization

46.3.6 Transmission

Figure 46.23 shows an example of the flow to transmit data.
When the SSICR.TEN bit is set to 1 after setting the data for one frame in the SSIFTDR register, the SSIE starts transmission. When the number of spaces available in the transmit FIFO reaches the value specified by the SSISCR.TDES[4:0] bits while the SSIFCR.TIE bit is 1, a transmit data empty interrupt occurs. The number of data to be written to the SSIFTDR register should be determined in accordance with the space available in the transmit FIFO specified by the TDES[4:0] bits.




Note 1. This flag is automatically cleared if data is written by the DMAC or DTC.

Figure 46.23 Example Flowchart of Transmission

46.3.7 Reception

Figure 46.24 shows an example of the flow to receive data.
When the SSICR.REN bit is set to 1, SSIE starts reception. When the number of data stored in the receive FIFO reaches to the value specified by the SSISCR.RDFS[4:0] bits while the SSIFCR.RIE bit is 1, a receive data full interrupt occurs. The number of data to be read from the SSIFRDR register should be determined in accordance with the number of data stored in the receive FIFO specified by the RDFS[4:0] bits.



Note 1. This flag is automatically cleared if the data is read by the DMAC or DTC.

Figure 46.24 Example Flowchart of Reception

46.3.8 Stop Data Transfer

Figure 46.25 shows an example of the flow to stop data transfer.




Figure 46.25 Example Flowchart of Stopping Data Transfer

To resume data transfer, conform with the example flowcharts of transmission and reception in Figure 46.23 and Figure 46.24, respectively. When changing the settings of clocks or switching a transfer mode between master and slave, start from initialization.

46.3.9 Error Processing

SSIE has the following four errors.

- Transmit underflow
- Transmit overflow
- Receive underflow
- Receive overflow

If an error has occurred, follow the procedure to stop data transfer shown in Figure 46.25 and then clear the corresponding flag. When an error has occurred while the corresponding interrupt enable bit in the SSICR register is 1, an interrupt is generated.

(1) Transmit Underflow

When a data transfer from the transmit FIFO to transmit shift register has performed while the transmit FIFO is empty, a transmit underflow is informed. If a transmit underflow has occurred, the SSITXD0/SSIDATA1 pin is driven low.

(2) Transmit Overflow

When a data is written to the SSIFTDR register while the transmit FIFO is full, a transmit overflow is informed. The data to be written is discarded.

(3) Receive Underflow

When a data is read from the SSIFRDR register while the receive FIFO is empty, a receive underflow is informed. The read data is undefined.

(4) Receive Overflow

When a data transfer from receive shift register to the receive FIFO has performed while the receive FIFO is full, a receive overflow is informed. The data to be transferred is discarded and is not stored in the receive FIFO.

46.4 Interrupts

Table 46.12 lists the interrupt sources. Figure 46.26 shows an block diagram for interrupts.

Table 46.12 SSIE Interrupt Sources

Channel	Name	Interrupt Source	Interrupt Request Flag	Interrupt Enable Bit	DMAC/DTC Triggerable
SSIE0	SSIF0	Transmit underflow interrupt Transmit overflow interrupt Receive underflow interrupt Receive overflow interrupt Idle state interrupt	SSISR.TUIRQ SSISR.TOIRQ SSISR.RUIRQ SSISR.ROIRQ SSISR.IIRQ	SSICR.TUIEN SSICR.TOIEN SSICR.RUIEN SSICR.ROIEN SSICR.IIEN	No
	SSIRXI0	Receive data full interrupt	SSIFSR.RDF	SSIFCR.RIE	Yes
	SSITXI0	Transmit data empty interrupt	SSIFSR.TDE	SSIFCR.TIE	Yes
SSIE1	SSIF1	Transmit underflow interrupt Transmit overflow interrupt Receive underflow interrupt Receive overflow interrupt Idle state interrupt	SSISR.TUIRQ SSISR.TOIRQ SSISR.RUIRQ SSISR.ROIRQ SSISR.IIRQ	SSICR.TUIEN SSICR.TOIEN SSICR.RUIEN SSICR.ROIEN SSICR.IIEN	No
	SSIRT1	Receive data full interrupt Transmit data empty interrupt	SSIFSR.RDF SSIFSR.TDE	SSIFCR.RIE SSIFCR.TIE	Yes




Figure 46.26 Interrupt System Block Diagram

46.4.1 SSIFn Interrupt

Each SSIFn interrupt combines five interrupt sources (n = 0, 1). Each interrupt source has a status flag and an interrupt enable bit, so the interrupt can be enabled or disabled individually.


If an SSIFn interrupt occurs, read the SSISR register in the interrupt handling routine to check the source of the interrupt request, and then perform proper operation. To clear the interrupt request, set the corresponding interrupt enable bit to 0 or clear the interrupt request flag.

46.4.2 SSITXI0 Interrupt

The SSITXI0 interrupt (channel 0 transmit data empty interrupt) is an edge detection interrupt. This interrupt request is generated when either of the following conditions is satisfied.

- The SSIFSR.TDE flag has changed from 0 to 1 while the SSIFCR.TIE bit is 1.
- The SSIFCR.TIE bit has been changed from 0 to 1 while the SSIFSR.TDE flag is 1.

Figure 46.27 shows a timing chart when an interrupt request is generated when the TDE flag changes.



This figure applies when the SSISCR.TDES[4:0] bits are 11100b (at least 29) and when the respective bits in the SSICR register are as follows:
DEL bit = 0 (with delay), SDTA bit = 0 (I^2S), SPDP bit = 0 (padding with low),
LRCKP bit = 0 (low level for left channel), BCKP bit = 0 (output changes on falling edges),
SWL[2:0] bits = 001b (16 bits), DWL[2:0] bits = 001b (16 bits), and FRM[1:0] bits = 00b (2 system words)


Figure 46.27 SSITXI0 Interrupt Timing Chart

46.4.3 SSIRXI0 Interrupt

The SSIRXI0 interrupt (channel 0 receive data full interrupt) is an edge detection interrupt. This interrupt request is generated when either of the following conditions is satisfied.

- The SSIFSR.RDF flag has changed from 0 to 1 while the SSIFCR.RIE bit is 1.
- The SSIFCR.RIE bit has been changed from 0 to 1 while the SSIFSR.RDF flag is 1.

Figure 46.28 shows a timing chart when an interrupt request is generated when the RDF flag changes.



This figure applies when the SSISCR.RDFS[4:0] bits are 00011b (at least 4) and when the respective bits in the SSICR register are as follows:
DEL bit = 0 (with delay), SDTA bit = 0 (I^2S), SPDP bit = 0 (padding with low),
LRCKP bit = 0 (low level for left channel), BCKP bit = 0 (output changes on falling edges),
SWL[2:0] bits = 001b (16 bits), DWL[2:0] bits = 001b (16 bits), and FRM[1:0] bits = 00b (2 system words)

Figure 46.28 SSIRXI0 Interrupt Timing Chart

46.4.4 SSIRTI1 Interrupt

The operation of SSIRTI1 interrupt is the same as that of the SSITXI0 interrupt in transmission, and that of the SSIRXI0 interrupt in reception.

46.5 Notes

46.5.1 Setting the Module Stop Function

Operation of the SSIE can be enabled or disabled by setting a bit in the module stop control register D (MSTPCRD). The SSIE is initially disabled after a reset. Registers in the SSIE only become accessible after it has been released from the module stop state. For details, refer to section 11, Low Power Consumption.

46.5.2 Note on LRCK in Slave Mode

The SSIE uses the SSILRCK signal as a start trigger in slave mode. Neither valid edges after the start trigger nor signal levels are used, so if a bit slippage occurs by a noise, the bit slippage cannot be repaired even at a frame boundary.

47. SD Host Interface (SDHI)

This MCU incorporates an SD host interface (SDHI) which is compliant with the SD Specifications. When developing host devices that are compliant with the SD Specifications, the user must enter into the SD Host/Ancillary Product License Agreement (SD HALA).

47.1 Overview

Table 47.1 lists the SDHI specifications.

Table 47.1 SDHI Specifications

Item	Description
SD bus interface	• Compatible with SD memory card and SDIO card (**NOT** compatible with the SPI bus interface, embedded SDIO shared bus, 8-bit SD bus, or SDIO suspend/resume functions) • Transfer bus mode selectable from 4-bit wide bus mode or 1-bit default bus mode • Compatible with SD, SDHC, and SDXC formats
Transfer modes	Selectable from high-speed mode or default speed mode
SDHI clock	The SDHI clock is generated by dividing peripheral module clock B (PCLKB) by *n*, where *n* = 1, 2, 4, 8, 16, 32, 64, 128, 256, or 512
Error check functions	• CRC7 (command/response) • CRC16 (transfer data)
Interrupt sources	• Card access interrupt (CACI) • SDIO access interrupt (SDACI) • Card detection interrupt (CDETI) • SD buffer access interrupt (SBFAI)
DMA transfer sources	• DMAC and DTC triggerable by the SBFAI interrupt • SD buffer is read and write accessible using the DMAC and DTC
Other functions	• Card detection • Write protection

Figure 47.1 shows a block diagram of the SDHI.




Figure 47.1 Block Diagram of the SDHI

Table 47.2 lists the pin configuration of the SDHI.

Table 47.2 Pin Configuration of the SDHI

Pin Name	I/O	Description
SDHI_CLK	Output	SDHI clock
SDHI_CMD	I/O	Command output, response input
SDHI_D0	I/O	Data 0 (DAT0)
SDHI_D1	I/O	Data 1 (DAT1), SDIO access interrupt
SDHI_D2	I/O	Data 2 (DAT2), read wait
SDHI_D3	I/O	Data 3 (DAT3), SD card detection
SDHI_CD	Input	SD card detection
SDHI_WP	Input	SD card write protection

47.2 Register Details

47.2.1 Command Register (SDCMD)

Address(es): SDHI.SDCMD 0008 AC00h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CMD12AT[1:0]		TRSTP	CMDRW	CMDTP	RSPTP[2:0]			ACMD[1:0]		CMDIDX[5:0]					
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	CMDIDX[5:0]	Command Index Field Value Select	These bits configure the command index field value. The examples below include the bit values for the ACMD[1:0] bits. b7 b0 0 0 0 0 0 1 1 0: CMD6 0 0 0 1 0 0 1 0: CMD18 0 1 0 0 1 1 0 1: ACMD13	R/W
b7, b6	ACMD[1:0]	Command Type Select	b7 b6 0 0: CMD 0 1: ACMD Only set the values listed above.	R/W
b10 to b8	RSPTP[2:0]	Response Type Select *1	b10 b8 0 0 0: Normal mode. Depending on the command, the response type and transfer method are selected by setting the ACMD[1:0] bits and CMDIDX[5:0] bits. At this time, the values for b15 to b11 in this register are invalid. 0 1 1: Expansion mode and no response 1 0 0: Expansion mode and R1, R5, R6, or R7 response 1 0 1: Expansion mode and R1b response 1 1 0: Expansion mode and R2 response 1 1 1: Expansion mode and R3 or R4 response Only set the values listed above.	R/W
b11	CMDTP	Data Transfer Select *2	0: Command does not include data transfer (bc, bcr, or ac) 1: Command includes data transfer (adtc)	R/W
b12	CMDRW	Data Transfer Direction Select *3	0: Write data to the SD card 1: Read data from the SD card	R/W
b13	TRSTP	Block Transfer Select *3	0: Single block transferred 1: Multiple blocks transferred	R/W
b15, b14	CMD12AT[1:0]	CMD12 Automatic Issue Select *4	b15 b14 0 0: CMD12 is automatically issued during multi-block transfer 0 1: CMD12 is not automatically issued during multi-block transfer Only set the values listed above.	R/W
b31 to b16	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. Some commands cannot be used in normal mode. Refer to Table 47.3 and set the RSPTP[2:0] bits.
Note 2. The CMDTP bit is valid only when the RSPTP[2:0] bits are 011b, 100b, 101b, 110b, or 111b.
Note 3. Bits CMDRW and TRSTP are valid only when the RSPTP[2:0] bits are 011b, 100b, 101b, 110b, or 111b, and the CMDTP bit is 1.
Note 4. The CMD12AT[1:0] bits are valid only when the RSPTP[2:0] bits are 011b, 100b, 101b, 110b, or 111b, and the TRSTP bit is 1.

The command type and response type are set in the SDCMD register. The command type and transfer mode must be set when the RSPTP[2:0] bits are 011b, 100b, 101b, 110b, or 111b. The sequence starts when a value is written to this register. Refer to Table 47.3 for setting examples. Do not write to the SDCMD register when the SDSTS2.CBSY flag is 1.

Table 47.3 lists examples of SDCMD register settings.

Table 47.3 Examples of SDCMD Register Settings

Type	Command Symbol	SDCMD Register Setting	Remarks
CMD	CMD0	0000 0000h	
	CMD2	0000 0002h	
	CMD3	0000 0003h	
	CMD4	0000 0004h	
	CMD5	0000 0705h or 0000 0005h	
	CMD6	0000 1C06h or 0000 0006h	
	CMD7	0000 0007h	When the card is deselected, the SD card does not return a response, so the SDSTS2.RSPTO flag becomes 1.
	CMD8	0000 0408h or 0000 0008h	
	CMD9	0000 0009h	
	CMD10	0000 000Ah	
	CMD11	0000 040Bh or 0000 000Bh	
	CMD12	0000 000Ch	
	CMD13	0000 000Dh	
	CMD15	0000 000Fh	
	CMD16	0000 0010h	
	CMD17	0000 0011h	
	CMD18	0000 0012h	
	CMD20	0000 0514h or 0000 0014h	
	CMD24	0000 0018h	
	CMD25	0000 0019h	
	CMD27	0000 001Bh	
	CMD28	0000 001Ch	
	CMD29	0000 001Dh	
	CMD30	0000 001Eh	
	CMD32	0000 0020h	
	CMD33	0000 0021h	
	CMD38	0000 0026h	
	CMD42	0000 002Ah	
	CMD52	0000 0434h or 0000 0034h	
	CMD53	0000 1C35h	Single block read
		0000 0C35h	Single block write
		0000 7C35h	Multi-block read
		0000 6C35h	Multi-block write
		0000 0035h	The setting to the left can be used regardless of the transfer being single block or multi-block. However, the MSB in the SDARG register (RW flag) must be set to 0 when reading and 1 when writing.
	CMD55	0000 0037h	
	CMD56	0000 0038h	
ACMD	ACMD6	0000 0046h	
	ACMD13	0000 004Dh	
	ACMD22	0000 0056h	
	ACMD23	0000 0057h	
	ACMD41	0000 0069h	
	ACMD42	0000 006Ah	
	ACMD51	0000 0073h	

47.2.2 Argument Register (SDARG)

Address(es): SDHI.SDARG 0008 AC08h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The SDARG register is used for setting the argument field value. Set the SDARG register before setting the SDCMD register. The argument field value of the automatically issued CMD12 is 0000 0000h regardless of the SDARG register value.

47.2.3 Data Stop Register (SDSTOP)

Address(es): SDSTOP 0008 AC10h

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	—	—	—	—	—	—	—	SDBLKCNTEN
Value after reset:	0	0	0	0	0	0	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	STP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	STP	Transfer Stop	Data transfer stops when this bit is set to 1.	R/W
b7 to b1	—	Reserved	These bits are 0 when read and cannot be modified.	R
b8	SDBLKCNTEN	Block Count Register Value Select *1	0: SDBLKCNT register value is invalid 1: SDBLKCNT register value is valid	R/W
b31 to b9	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. Do not rewrite this bit when the SDSTS2.CBSY flag is 1.

The SDSTOP register stops data transfer. During a multi-block transfer sequence, the SDBLKCNT register value (number of blocks to be transferred) can be set to valid or invalid by setting the SDSTOP register.

STP Bit (Transfer Stop)

When setting the STP bit to 1, set it after the SDSTS1.RSPEND flag becomes 1; when setting the STP bit to 0, set it after the SDSTS1.ACEND flag becomes 1. After a command sequence is complete, the SDHI does not issue CMD12 and the SDSTS1.ACEND flag does not become 1 even if the STP bit is set to 1. When the SDHI is in the busy state after receiving the R1b response, the SDHI does not issue CMD12 even if the STP bit is 1, and after the SDHI is released from

the busy state, the SDSTS1.ACEND flag becomes 1.

- Performing a multi-block transfer
  When the STP bit is set to 1, the SDHI issues CMD12, and the command sequence is stopped. The SD buffer can be accessed even after the STP bit is set to 1, but a buffer access error occurs and the SDSTS2.ILW flag or SDSTS2.ILR flag becomes 1. If the command sequence stops due to a communication error or a timeout, the SDHI does not issue CMD12.
- Performing a single block transfer
  When the STP bit is set to 1 during a single block write access, if there is no data in the SD buffer, the SDSTS1.ACEND flag becomes 1. If there is data in the SD buffer, after the SDHI is released from the busy state, the SDSTS1.ACEND flag becomes 1. When the STP bit is set to 1 during a single block read access, the SDSTS1.ACEND flag becomes 1. Also, CMD12 is not issued even if the STP bit is set to 1 during a single block read access or single block write access.

SDBLKCNTEN Bit (Block Count Register Value Select)

If the SDBLKCNTEN bit is 1 during a multi-block transfer sequence, the SDHI automatically issues CMD12. When the SDCMD.RSPTP[2:0] bits are set to 000b and CMD18 or CMD25 is issued, or if the SDCMD.RSPTP[2:0] bits are set to 011b, 100b, 101b, 110b, or 111b and the SDCMD.TRSTP bit is 1 (multiple blocks transferred), if the SDCMD.CMD12AT[1:0] bits are 00b (CMD12 is automatically issued during multi-block transfer), and the number of transfer blocks reaches the value set in the SDBLKCNT register, the SDHI automatically issues CMD12.
If the command sequence is stopped by a communication error or a timeout, CMD12 is not automatically issued.

47.2.4 Block Count Register (SDBLKCNT)

Address(es): SDHI.SDBLKCNT 0008 AC14h


	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

When performing a multi-block transfer, SDBLKCNT is a readable/writable register used to set the number of blocks to be transferred. For example, when the register value is 0000 0001h, 1 block is transferred; when the register value is 0000 FFFFh, 65,535 blocks are transferred; and when the register value is FFFF FFFFh, 4,294,967,295 blocks are transferred. Do not set this register to 0000 0000h. Do not rewrite the SDBLKCNT register when the SDSTS2.CBSY flag is 1.

47.2.5 Response Register 10 (SDRSP10), Response Register 32 (SDRSP32), Response Register 54 (SDRSP54), Response Register 76 (SDRSP76)


- SDRSP10, SDRSP32, SDRSP54

Address(es): SDHI.SDRSP10 0008 AC18h, SDHI.SDRSP32 0008 AC20h, SDHI.SDRSP54 0008 AC28h



- SDRSP76

Address(es): SDHI.SDRSP76 0008 AC30h



Bit	Symbol	Bit Name	Description	R/W
b23 to b0	—	—	This register stores the response from the SD card.	R
b31 to b24	—	Reserved	These bits are 0 when read.	R

Registers SDRSP10, SDRSP32, SDRSP54, and SDRSP76 are read-only registers that store the response from the SD card. Depending on the type of response from the SD card, the SDHI divides and stores the response among the four registers.

Table 47.4 lists the correspondence between the response type and its storage destination.

Table 47.4 Correspondence Between the Response Type and Its Storage Destination

Response Type	SDRSP10 Register	SDRSP32 Register	SDRSP54 Register	SDRSP76 Register
R1	[39:8]	—	[39:8] *1	—
R1b	[39:8]	—	[39:8] *1	—
R2	[39:8]	[71:40]	[103:72]	[127:104]
R3	[39:8]	—	—	—
R4	[39:8]	—	—	—
R5	[39:8]	—	—	—
R6	[39:8]	—	—	—
R7	[39:8]	—	—	—

Note 1. The response for CMD18 and CMD25 is stored in registers SDRSP10 and SDRSP54. Therefore, even if the SDRSP10 register is overwritten with the response for the automatically transmitted CMD12, the response for CMD18 or CMD25 can be confirmed by reading the SDRSP54 register.

47.2.6 SD Status Register 1 (SDSTS1)

Address(es): SDHI.SDSTS1 0008 AC38h

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	—	—	—	—	—	SDD3MON	SDD3IN	SDD3RM
Value after reset:	0	0	0	0	0	x	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	SDWPMON	—	SDCDMON	SDCDIN	SDCDRM	ACEND	—	RSPEND
Value after reset:	x	0	x	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RSPEND	Response End Detection Flag	0: Response end is not detected 1: Response end is detected	R/(W) *1
b1	—	Reserved	This bit is 0 when read and cannot be modified.	R
b2	ACEND	Access End Detection Flag	0: Access end is not detected 1: Access end is detected	R/(W) *1
b3	SDCDRM	SDHI_CD Removal Flag	0: SD card removal not detected by the SDHI_CD pin 1: SD card removal detected by the SDHI_CD pin	R/(W) *1
b4	SDCDIN	SDHI_CD Insertion Flag	0: SD card insertion not detected by the SDHI_CD pin 1: SD card insertion detected by the SDHI_CD pin	R/(W) *1
b5	SDCDMON	SDHI_CD Pin Monitor Flag	0: SDHI_CD pin level is high *2 1: SDHI_CD pin level is low *2	R
b6	—	Reserved	This bit is 0 when read and cannot be modified.	R
b7	SDWPMON	SDHI_WP Pin Monitor Flag	0: SDHI_WP pin level is high 1: SDHI_WP pin level is low	R
b8	SDD3RM	SDHI_D3 Removal Flag	0: SD card removal not detected by the SDHI_D3 pin 1: SD card removal detected by the SDHI_D3 pin	R/(W) *1
b9	SDD3IN	SDHI_D3 Insertion Flag	0: SD card insertion not detected by the SDHI_D3 pin 1: SD card insertion detected by the SDHI_D3 pin	R/(W) *1
b10	SDD3MON	SDHI_D3 Pin Monitor Flag	0: SDHI_D3 pin level is low 1: SDHI_D3 pin level is high	R
b31 to b11	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. The flag does not change even if set to 1. Writing 0 changes the flag value to 0.
Note 2. The flag changes when the pin level continues for the period set in the SDOPT.CTOP[3:0] bits or longer.

The SDSTS1 register indicates the detection of a response end or access end for a command sequence. The SDSTS1 register also indicates the detection SD card insertion/removal, and indicates the write protection status.
During a multi-block transfer sequence, if CMD12 or CMD52 (SDIO abort) is issued, the ACEND flag becomes 1, but the RSPEND flag remains set to 0.
If the command sequence is stopped due to a communication error or timeout, the ACEND flag or RSPEND flag becomes 1.
After a reset is released, the SDD3MON flag, SDD3IN flag, and SDD3RM flag values are changed according to the status of the SDHI_D3 pin, and their values are changed when data is being transferred in wide bus mode.
Flags to be cleared should be set to 0; flags not being cleared should be set to 1.

RSPEND Flag (Response End Detection Flag)

— This flag becomes 1 under any of the following conditions:

- A response is received.
- A command that does not have a response is issued.
- After the R1b response is received, the SDHI is released from the busy state.
- During a multi-block transmission, after the SDIOMD.C52PUB bit is set to 1, the CMD52 response is received.
- A communication error or timeout causes the command sequence to abort.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

Note: When a command is issued that is absent of data transfer, the RSPEND flag becomes 1 after the command sequence ends.

ACEND Flag (Access End Detection Flag)

— This flag becomes 1 under any of the following conditions:

- During a single block read sequence, the SD buffer read access is completed.
- During a multi-block read sequence, the last block is read from the SD buffer.
- During a multi-block read sequence, if CMD12 is automatically issued, data is read from the SD buffer, and the response for CMD12 is received.
- During a single block write sequence, after a CRC status token is received, the SDHI is released from the busy state.
- During a multi-block write sequence, after a CRC status token is received for the last block, the SDHI is released from the busy state.
- During a multi-block write sequence, when CMD12 is automatically issued, a response busy of the automatically issued CMD12 is received.
- During a multi-block read sequence, when CMD12 is automatically issued, after setting the SDSTOP.STP bit to 1, a response of the automatically issued CMD12 is received.
- During a multi-block write sequence, when CMD12 is automatically issued, after setting the SDSTOP.STP bit to 1, a response busy of the automatically issued CMD12 is received.
- During a multi-block read sequence, after the SDIOMD.IOABT bit is set to 1, the response for CMD52 is received.
- During a multi-block write sequence, after the SDIOMD.IOABT bit is set to 1, the response for CMD52 is received.
- A communication error or timeout causes the command sequence to abort.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

Note: The ACEND flag becomes 1 after the command sequence ends.

SDCDRM Flag (SDHI_CD Removal Flag)

— This flag becomes 1 under the following condition:

- The SDHI_CD pin changes from low to high, and the high period is the period set in the SDOPT.CTOP[3:0] bits or longer.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

SDCDIN Flag (SDHI_CD Insertion Flag)

— This flag becomes 1 under the following condition:

- The SDHI_CD pin changes from high to low, and the low period is the period specified in the SDOPT.CTOP[3:0] bits or longer.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

SDD3RM Flag (SDHI_D3 Removal Flag)

— This flag becomes 1 under the following condition:

- The SDHI_D3 pin changes from high to low, and the low period is at least two PCLKB cycles.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

SDD3IN Flag (SDHI_D3 Insertion Flag)

— This flag becomes 1 under the following condition:

- The SDHI_D3 pin changes from low to high, and the high period is at least two PCLKB cycles.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

47.2.7 SD Status Register 2 (SDSTS2)

Address(es): SDHI.SDSTS2 0008 AC3Ch

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	ILA	CBSY	SDCLKCREN	—	—	—	BWE	BRE
Value after reset:	0	0	1	0	0	0	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	SDD0MON	RSPTO	ILR	ILW	DTO	ENDE	CRCE	CMDE
Value after reset:	x	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMDE	Command Error Detection Flag	0: Command error not detected 1: Command error detected	R/(W) *1
b1	CRCE	CRC Error Detection Flag	0: CRC error not detected 1: CRC error detected	R/(W) *1
b2	ENDE	End Bit Error Detection Flag	0: End bit error not detected 1: End bit error detected	R/(W) *1
b3	DTO	Data Timeout Detection Flag	0: Data timeout not detected 1: Data timeout detected	R/(W) *1
b4	ILW	SDBUFR Illegal Write Access Detection Flag	0: Illegal write access to the SDBUFR register not detected 1: Illegal write access to the SDBUFR register detected	R/(W) *1
b5	ILR	SDBUFR Illegal Read Access Detection Flag	0: Illegal read access to the SDBUFR register not detected 1: Illegal read access to the SDBUFR register detected	R/(W) *1
b6	RSPTO	Response Timeout Detection Flag	0: Response timeout not detected 1: Response timeout detected	R/(W) *1
b7	SDD0MON	SDHI_D0 Pin Status Flag	0: SDHI_D0 pin is low 1: SDHI_D0 pin is high	R
b8	BRE	SDBUFR Read Enable Flag	0: Read access to the SDBUFR register disabled 1: Read access to the SDBUFR register enabled	R/(W) *1
b9	BWE	SDBUFR Write Enable Flag	0: Write access to the SDBUFR register disabled 1: Write access to the SDBUFR register enabled	R/(W) *1
b10	—	Reserved	This bit is 0 when read and cannot be modified.	R
b11	—	Reserved	This bit is 0 when read. Set it to 1 when writing.	R/W
b12	—	Reserved	This bit is 0 when read and cannot be modified.	R
b13	SDCLKCREN	SDCLKCR Write Enable Flag	0: SD bus (CMD and DAT lines) is busy, so write access to the SDCLKCR.CLKEN bit and CLKSEL[7:0] bits is disabled. 1: SD bus (CMD and DAT lines) is not busy, so write access to the SDCLKCR.CLKEN bit and CLKSEL[7:0] bits is enabled.	R
b14	CBSY	Command Sequence Status Flag	0: Command sequence completed 1: Command sequence in progress (busy)	R
b15	ILA	Illegal Access Error Detection Flag	0: Illegal access error not detected 1: Illegal access error detected	R/(W) *1
b31 to b16	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. The flag does not change even if set to 1. Writing 0 changes the flag value to 0.

The SDSTS2 register indicates the status of the SD buffer and the status of the SD card. Flags to be cleared should be set to 0; flags not being cleared should be set to 1.

CMDE Flag (Command Error Detection Flag)

The command sequence is stopped when a command error occurs. When the SDIOMD.C52PUB bit is set to 1 and CMD52 is automatically issued, if a communication error or response timeout occurs, the command sequence will not be completed. Perform the error processing shown in section 47.3.6.8 or section 47.3.6.9 and complete the command sequence.

— This flag becomes 1 under any of the following conditions:

- The command index field value for the command transmitted differs from the command index field value for the response received.
- The command index field value for the automatically issued CMD12 or CMD52 (which are the commands to stop transfer) differs from the command index field value for the response received.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

CRCE Flag (CRC Error Detection Flag)

The command sequence is stopped when a CRC error occurs. When the SDIOMD.C52PUB bit is set to 1 and CMD52 is automatically issued, if a communication error or response timeout occurs, the command sequence will not be completed. Perform the error processing shown in section 47.3.6.8 or section 47.3.6.9 and complete the command sequence.

— This flag becomes 1 under any of the following conditions:

- The received CRC status token is in error (the value of the CRC status is a value other than 010b).
- The read data contains a CRC error.
- The response contains a CRC error.
- The response for the automatically issued CMD12 or CMD52 (which are the commands to stop transfer) contains a CRC error.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

ENDE Flag (End Bit Error Detection Flag)

The command sequence is stopped when an end bit error occurs. When the SDIOMD.C52PUB bit is set to 1 and CMD52 is automatically issued, if a communication error or response timeout occurs, the command sequence will not be completed. Perform the error processing shown in section 47.3.6.8 or section 47.3.6.9 and complete the command sequence.

— This flag becomes 1 under any of the following conditions:

- The response length is in error (the end bit could not be detected).
- The read data length is in error (the end bit of the enabled bit could not be detected).
- The CRC status token length is in error (the end bit could not be detected).
- The response length for the automatically issued CMD12 or CMD52 (which are the commands to stop transfer) contains an error (the end bit could not be detected).

— This flag becomes 0 under the following condition:

- The flag is set to 0.

DTO Flag (Data Timeout Detection Flag)

This flag indicates that the data expected to be received during the period specified (set in the SDOPT.TOP[3:0] bits) was not received. However, response timeouts are excluded. The command sequence stops when a data timeout occurs.

— This flag becomes 1 under any of the following conditions:

- After the R1b response is received, the SDHI is busy for the period specified or longer.
- After the CRC status token is received, the SDHI is busy for the period specified or longer.
- After data is written, the CRC status token is not received even after the period specified elapsed.
- After a read command is issued, the read data is not received even after the period specified elapsed.
- After CMD12 is issued during a command sequence, the SDHI is busy for the period specified or longer.
- After the read data is received, the next read data is not received even after the period specified elapsed.
- After the SDHI exits the read wait state, the next read data is not received even after the period specified elapsed.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

ILW Flag (SDBUFR Illegal Write Access Detection Flag)

— This flag becomes 1 under any of the following conditions:

- A value is written to the SDBUFR register while the SDHI is not in the data read or data write command state.
- A value is written to the SDBUFR register while the SD buffer is full.
- A value is written to the SDBUFR register while the CRC status token or CRC status token length is in error.
- After the CRC status token is received, a value is written to the SDBUFR register if the SDHI is busy for the period set in bits SDOPT.TOP[3:0] or longer.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

ILR Flag (SDBUFR Illegal Read Access Detection Flag)

— This flag becomes 1 under any of the following conditions:

- The SDBUFR register is read while the SD buffer is empty.
- The value read from the SDBUFR register includes a CRC error or end bit error.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

RSPTO Flag (Response Timeout Detection Flag)

The command sequence is stopped when a response timeout occurs. When the SDIOMD.C52PUB bit is set to 1 and CMD52 is automatically issued, if a communication error or response timeout occurs, the command sequence will not be completed. Perform the error processing shown in section 47.3.6.8 or section 47.3.6.9 and complete the command sequence.

— This flag becomes 1 under the following condition:

- A response is not received even after 640 SDHI clock cycles or more have elapsed (including the response for the automatically issued CMD12 or CMD52 (which are the commands to stop transfer)).

— This flag becomes 0 under the following condition:

- The flag is set to 0.

SDD0MON Flag (SDHI_D0 Pin Status Flag)

This flag indicates the status of the SDHI_D0 pin. After an erase command is issued, if the DTO flag is 1 and the RSPTO flag is 0, polling can be used to monitor the SDD0MON flag change from 0 to 1, and check that the erase command sequence is complete. If a communication error or timeout occurs during the write sequence, the SDHI_D0 pin may remain low. When the SDHI clock is stopped, the value before the SDHI clock was stopped is retained.

BRE Flag (SDBUFR Read Enable Flag)

— This flag becomes 1 under any of the following conditions:

- During a single block transfer, the data size set in the SDSIZE.LEN[9:0] bits is stored in the SD buffer.
- During a multi-block transfer, the data size set in the SDSIZE.LEN[9:0] bits is stored in one of the two SD buffers.

— This flag becomes 0 under any of the following conditions:

- The bit is set to 0.
- DMA transfer is used to read 1 block of data from the SD buffer.

If the CPU is used to read data from the SDBUFR register, set the BRE flag to 0 before reading the data size *1 set in the SDSIZE.LEN[9:0] bits. Even if the block of data read contains a CRC error or end bit error, the data is stored in the SD buffer and the BRE flag becomes 1.

Note 1. If the transfer data size set in the SDSIZE.LEN[9:0] bits is an odd number, the odd numbered byte is ignored. Refer to section 47.5.2, SDBUFR Register Illegal Write Error for details.

BWE Flag (SDBUFR Write Enable Flag)

— This flag becomes 1 under any of the following conditions:

- During a single block transfer, the SD buffer is empty.
- During a multi-block transfer, bank 1 or bank 2 of the SD buffer is empty.

— This flag becomes 0 under any of the following conditions:

- The flag is set to 0.
- DMA transfer is used to write 1 block of data to the SD buffer.

If the CPU is used to write data to the SDBUFR register, set the BWE flag to 0 before writing the data size *1 set in the SDSIZE.LEN[9:0] bits.

Note 1. If the transfer data size set in the SDSIZE.LEN[9:0] bits is an odd number, the odd numbered byte is ignored. Refer to section 47.5.2, SDBUFR Register Illegal Write Error for details.

SDCLKCREN Flag (SDCLKCR Write Enable Flag)

When a value is written to the SDCMD register, the SDHI starts the command sequence, the SDSTS2.CBSY flag becomes 1, and the SDSTS2.SDCLKCREN flag becomes 0. When the command sequence is complete, after the SDSTS2.CBSY flag becomes 0, eight cycles of the SDHI clock elapse and then the SDSTS2.SDCLKCREN flag becomes 1.

ILA Flag (Illegal Access Error Detection Flag)

— This flag becomes 1 under any of the following conditions:

- A value is written to the SDCMD register when the SDSTS2.CBSY flag is 1.
- The SDCMD.CMDTP bit is set to 1 (command accompanying data transfer), the SDCMD.ACMD[1:0] bits are set to 00b, and the SDCMD.CMDIDX[5:0] bits are set to 001100b (CMD12).

— This flag becomes 0 under the following condition:

- The flag is set to 0.

47.2.8 SD Interrupt Mask Register 1 (SDIMSK1)

Address(es): SDHI.SDIMSK1 0008 AC40h

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	—	—	—	—	—	—	SDD3INM	SDD3RMM
Value after reset:	0	0	0	0	0	0	1	1

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	SDCDINM	SDCDRMM	ACENDM	—	RSPENDM
Value after reset:	0	0	0	1	1	1	0	1

Bit	Symbol	Bit Name	Description	R/W
b0	RSPENDM	Response End Interrupt Request Mask	0: Response end interrupt request is not masked 1: Response end interrupt request is masked	R/W
b1	—	Reserved	This bit is 0 when read and cannot be modified.	R
b2	ACENDM	Access End Interrupt Request Mask	0: Access end interrupt request is not masked 1: Access end interrupt request is masked	R/W
b3	SDCDRMM	SDHI_CD Removal Interrupt Request Mask	0: SD card removal interrupt request by the SDHI_CD pin not masked 1: SD card removal interrupt request by the SDHI_CD pin masked	R/W
b4	SDCDINM	SDHI_CD Insertion Interrupt Request Mask	0: SD card insertion interrupt request by the SDHI_CD pin not masked 1: SD card insertion interrupt request by the SDHI_CD pin masked	R/W
b7 to b5	—	Reserved	These bits are 0 when read and cannot be modified.	R
b8	SDD3RMM	SDHI_D3 Removal Interrupt Request Mask	0: SD card removal interrupt request by the SDHI_D3 pin not masked 1: SD card removal interrupt request by the SDHI_D3 pin masked	R/W
b9	SDD3INM	SDHI_D3 Insertion Interrupt Request Mask	0: SD card insertion interrupt request by the SDHI_D3 pin not masked 1: SD card insertion interrupt request by the SDHI_D3 pin masked	R/W
b31 to b10	—	Reserved	These bits are 0 when read and cannot be modified.	R

The SDIMSK1 register enables and disables the interrupt requests from the status flags in the SDSTS1 register. Refer to Table 47.8, Interrupt Sources for details on the relationship between the status flags and the requested interrupt source.

47.2.9 SD Interrupt Mask Register 2 (SDIMSK2)

Address(es): SDHI.SDIMSK2 0008 AC44h

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	ILAM	—	—	—	—	—	BWEM	BREM
Value after reset:	1	0	0	0	1	0	1	1

	b7	b6	b5	b4	b3	b2	b1	b0
	—	RSPTOM	ILRM	ILWM	DTTOM	ENDEM	CRCEM	CMDEM
Value after reset:	0	1	1	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	CMDEM	Command Error Interrupt Request Mask	0: Command error interrupt request not masked 1: Command error interrupt request masked	R/W
b1	CRCEM	CRC Error Interrupt Request Mask	0: CRC error interrupt request not masked 1: CRC error interrupt request masked	R/W
b2	ENDEM	End Bit Error Interrupt Request Mask	0: End bit detection error interrupt request not masked 1: End bit detection error interrupt request masked	R/W
b3	DTTOM	Data Timeout Interrupt Request Mask	0: Data timeout interrupt request not masked 1: Data timeout interrupt request masked	R/W
b4	ILWM	SDBUFR Register Illegal Write Interrupt Request Mask	0: Illegal write detection interrupt request for the SDBUFR register not masked 1: Illegal write detection interrupt request for the SDBUFR register masked	R/W
b5	ILRM	SDBUFR Register Illegal Read Interrupt Request Mask	0: Illegal read detection interrupt request for the SDBUFR register not masked 1: Illegal read detection interrupt request for the SDBUFR register masked	R/W
b6	RSPTOM	Response Timeout Interrupt Request Mask	0: Response timeout interrupt request not masked 1: Response timeout interrupt request masked	R/W
b7	—	Reserved	This bit is 0 when read and cannot be modified.	R
b8	BREM	BRE Interrupt Request Mask	0: Read enable interrupt request for the SDBUFR register not masked 1: Read enable interrupt request for the SDBUFR register masked	R/W
b9	BWEM	BWE Interrupt Request Mask	0: Write enable interrupt request for the SDBUFR register not masked 1: Write enable interrupt request for the SDBUFR register masked	R/W
b10	—	Reserved	This bit is 0 when read and cannot be modified.	R
b11	—	Reserved	This bit is 1 when read and cannot be modified.	R
b14 to b12	—	Reserved	These bits are 0 when read and cannot be modified.	R
b15	ILAM	Illegal Access Error Interrupt Request Mask	0: Illegal access error interrupt request not masked 1: Illegal access error interrupt request masked	R/W
b31 to b16	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. When the SDIMSK2.BWEM bit is 0 or the SDIMSK2.BREM bit is 0, set the SDDMAEN.DMAEN bit to 0. When the SDDMAEN.DMAEN bit is 1, set the SDIMSK2.BWEM bit to 1 and the SDIMSK2.BREM bit to 1.

The SDIMSK2 register enables and disables the interrupt requests from the status flags in the SDSTS2 register. Refer to Table 47.8 for details on the relationship between the status flags and the requested interrupt source.

47.2.10 SDHI Clock Control Register (SDCLKCR)

Address(es): SDHI.SDCLKCR 0008 AC48h

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	—	—	—	—	—	—	CLKCTRLEN	CLKEN
Value after reset:	0	0	0	0	0	0	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	CLKSEL[7:0]							
Value after reset:	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	CLKSEL[7:0]	SDHI Clock Frequency Select *1	b7 b0 0 0 0 0 0 0 0 0: PCLKB divided by 2 0 0 0 0 0 0 0 1: PCLKB divided by 4 0 0 0 0 0 0 1 0: PCLKB divided by 8 0 0 0 0 0 1 0 0: PCLKB divided by 16 0 0 0 0 1 0 0 0: PCLKB divided by 32 0 0 0 1 0 0 0 0: PCLKB divided by 64 0 0 1 0 0 0 0 0: PCLKB divided by 128 0 1 0 0 0 0 0 0: PCLKB divided by 256 1 0 0 0 0 0 0 0: PCLKB divided by 512 1 1 1 1 1 1 1 1: PCLKB *2 Only set the values listed above.	R/W
b8	CLKEN	SDHI Clock Output Control *1	0: SDHI clock output is disabled (SDHI_CLK signal fixed low) 1: SDHI clock output enabled	R/W
b9	CLKCTRLEN	SDHI Clock Output Automatic Control Select	0: Automatic control of SDHI clock output disabled 1: Automatic control of SDHI clock output enabled	R/W
b31 to b10	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. Bits CLKSEL[7:0] and CLKEN cannot be write accessed when the SDSTS2.SDCLKCREN flag is 0.
Note 2. When setting the CLKSEL[7:0] bits to 11111111b or when changing the CLKSEL[7:0] bit values from 11111111b to another value, perform the following steps:
(1) Set the CLKEN bit to 0. Do not change the other bit values.
(2) Change the CLKSEL[7:0] bit values. Do not change the other bit values.
(3) Set the CLKEN bit to 1. Do not change the other bit values.


The SDCLKCR register controls the SDHI clock frequency settings and output. Set the CLKEN bit to 1 before writing to the SDCMD register to start a command sequence. Do not write access the SDCLKCR register when the SDSTS2.SDCLKCREN flag is 0.

CLKCTRLEN Bit (SDHI Clock Output Automatic Control Select)

The SDHI clock output automatic control is a function for starting and stopping SDHI clock output only during a command sequence. When this function is enabled, the SDHI starts outputting the SDHI clock after a value is set to the SDCMD register. After the command sequence is complete and eight cycles of the SDHI clock elapse, the SDHI stops outputting the SDHI clock. When the SDCLKCR.CLKEN bit is 0, output from the SDHI_CLK pin becomes low regardless of the CLKCTRLEN bit setting.

47.2.11 Transfer Data Size Register (SDSIZE)

Address(es): SDHI.SDSIZE 0008 AC4Ch



Bit	Symbol	Bit Name	Description	R/W
b9 to b0	LEN[9:0]	Transfer Data Size Setting	Set the transfer data size. *1	R/W
b11 to b10	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R
b31 to b12	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. Do not rewrite these bits when the SDSTS2.CBSY flag is 1.

The SDSIZE register is used to set the transfer data size.

LEN[9:0] Bits (Transfer Data Size Setting)

When using single block transfer, the transfer data size can be set from 1 byte to 512 bytes. When CMD12 is automatically issued during a multi-block transfer sequence (CMD18 and CMD25), the transfer data size can only be set to 512 bytes. When CMD12 is not automatically issued during a multi-block transfer sequence, the transfer data size can be set to 32, 64, 128, 256, or 512 bytes. However, a 32-, 64-, 128-, or 256-byte multi-block read transfer can only be performed during an SDIO multi-block transfer (CMD53). Do not set these bits to 0 when using a command that includes data transfer.

47.2.12 Card Access Option Register (SDOPT)

Address SDHI.SDOPT 0008 AC50h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	WIDTH	—	—	—	—	—	—	—	TOP[3:0]				CTOP[3:0]			
Value after reset	0	1	0	0	0	0	0	0	1	1	1	0	1	1	1	0

Bit	Symbol	Bit Name	Description		R/W
b3 to b0	CTOP[3:0]	Card Detection Time Counter *1	b3 b0 0 0 0 0: PCLKB × 2^{10} 0 0 0 1: PCLKB × 2^{11} 0 0 1 0: PCLKB × 2^{12} 0 0 1 1: PCLKB × 2^{13} 0 1 0 0: PCLKB × 2^{14} 0 1 0 1: PCLKB × 2^{15} 0 1 1 0: PCLKB × 2^{16} 0 1 1 1: PCLKB × 2^{17}	b3 b0 1 0 0 0: PCLKB × 2^{18} 1 0 0 1: PCLKB × 2^{19} 1 0 1 0: PCLKB × 2^{20} 1 0 1 1: PCLKB × 2^{21} 1 1 0 0: PCLKB × 2^{22} 1 1 0 1: PCLKB × 2^{23} 1 1 1 0: PCLKB × 2^{24} 1 1 1 1: Do not set this value.	R/W
b7 to b4	TOP[3:0]	Timeout Counter *1	b7 b4 0 0 0 0: SDHI clock × 2^{13} 0 0 0 1: SDHI clock × 2^{14} 0 0 1 0: SDHI clock × 2^{15} 0 0 1 1: SDHI clock × 2^{16} 0 1 0 0: SDHI clock × 2^{17} 0 1 0 1: SDHI clock × 2^{18} 0 1 1 0: SDHI clock × 2^{19} 0 1 1 1: SDHI clock × 2^{20}	b7 b4 1 0 0 0: SDHI clock × 2^{21} 1 0 0 1: SDHI clock × 2^{22} 1 0 1 0: SDHI clock × 2^{23} 1 0 1 1: SDHI clock × 2^{24} 1 1 0 0: SDHI clock × 2^{25} 1 1 0 1: SDHI clock × 2^{26} 1 1 1 0: SDHI clock × 2^{27} 1 1 1 1: Do not set this value.	R/W
b8	—	Reserved	This bit is 0 when read. Set it to 0 when writing.		R/W
b12 to b9	—	Reserved	These bits are 0 when read and cannot be modified.		R
b13	—	Reserved	This bit is 0 when read. Set it to 0 when writing.		R/W
b14	—	Reserved	This bit is 1 when read and cannot be modified.		R
b15	WIDTH	SD Bus Width Select *1	0: Wide bus mode (4 bits) 1: Default bus mode (1 bit)		R/W
b31 to b16	—	Reserved	These bits are 0 when read and cannot be modified.		R

Note 1. Do not rewrite these bits when the SDSTS2.CBSY flag is 1.

The SD bus width and timeout counter are set in the SDOPT register.

47.2.13 SD Error Status Register 1 (SDERSTS1)

Address(es): SDHI.SDERSTS1 0008 AC58h

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	—	CRCTK[2:0]			CRCTKE	RDCRCE	RSPCRCE1	RSPCRCE0
Value after reset:	0	0	1	0	0	0	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	CRCLENE	RDLENE	RSPLENE1	RSPLENE0	CMDE1	CMDE0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMDE0	Command Error Flag 0	0: Command index field value for a command *1 response is error free 1: Command index field value for a command *1 response is in error	R
b1	CMDE1	Command Error Flag 1	0: Command index field value for a command *2 response is error free 1: Command index field value for a command *2 response is in error (by setting the SDCMD.CMDIDX[5:0] bits, the error that occurs by issuing CMD12 is indicated by the CMDE0 flag)	R
b2	RSPLENE0	Response Length Error Flag 0	0: Command *1 response length is error free 1: Command *1 response length is in error	R
b3	RSPLENE1	Response Length Error Flag 1	0: Command *2 response length is error free 1: Command *2 response length is in error (by setting the SDCMD.CMDIDX[5:0] bits, the error that occurs by issuing CMD12 is indicated by the RSPLENE0 flag)	R
b4	RDLENE	Read Data Length Error Flag	0: Read data length error did not occur 1: Read data length error occurred	R
b5	CRCLENE	CRC Status Token Length Error Flag	0: CRC status token length error did not occur 1: CRC status token length error occurred	R
b7, b6	—	Reserved	These bits are 0 when read.	R
b8	RSPCRCE0	Response CRC Error Flag 0	0: No CRC error detected in command *1 response 1: CRC error detected in command *1 response	R
b9	RSPCRCE1	Response CRC Error Flag 1	0: No CRC error detected in command *2 response 1: CRC error detected in command *2 response (the error that occurs for CMD12 with the setting of the SDCMD.CMDIDX[5:0] bits is indicated by the RSPCRCE0 flag)	R
b10	RDCRCE	Read Data CRC Error Flag	0: No CRC error detected in read data 1: CRC error detected in read data	R
b11	CRCTKE	CRC Status Token Error Flag	0: No error detected in CRC status token 1: Error detected in CRC status token	R
b14 to b12	CRCTK[2:0]	CRC Status Token	Store the CRC status token value (normal value is 010b)	R
b15	—	Reserved	This bit is 0 when read.	R
b31 to b16	—	Reserved	These bits are undefined when read.	R

Note 1. Command other than CMD12 or CMD52 which are automatically issued to stop data transfer.
Note 2. CMD12 or CMD52 which are automatically issued to stop data transfer.

The SDERSTS1 register indicates the CRC status token, CRC error, end bit error, and command error.

47.2.14 SD Error Status Register 2 (SDERSTS2)

Address(es): SDHI.SDERSTS2 0008 AC5Ch

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	—	CRCBSYTO	CRCTO	RDTO	BSYTO1	BSYTO0	RSPTO1	RSPTO0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RSPTO0	Response Timeout Flag 0	0: After a command *1 was issued, a response was received in less than 640 cycles of the SDHI clock. 1: After a command *1 was issued, a response was not received even after 640 cycles or more of the SDHI clock elapsed.	R
b1	RSPTO1	Response Timeout Flag 1	0: After a command *2 was issued, a response was received in less than 640 cycles of the SDHI clock. 1: After a command *2 was issued, a response was not received even after 640 cycles or more of the SDHI clock elapsed (by setting the SDCMD.CMDIDX[5:0] bits, the error that occurs by issuing CMD12 is indicated by the RSPTO0 flag).	R
b2	BSYTO0	Busy Timeout Flag 0	0: After the R1b response was received, the SDHI was released from the busy state during the specified period *3. 1: After the R1b response was received, the SDHI was in the busy state even after the specified period *3 elapsed.	R
b3	BSYTO1	Busy Timeout Flag 1	0: After CMD12 was automatically issued, the SDHI was released from the busy state during the specified period *3. 1: After CMD12 was automatically issued, the SDHI was in the busy state even after the specified period *3 elapsed (by setting the SDCMD.CMDIDX[5:0] bits, the error that occurs by issuing CMD12 is indicated by the BSYTO0 flag).	R
b4	RDTO	Read Data Timeout Flag	After a read command is issued, this flag becomes 1 when read data is not received even after the specified period *3 elapses. After read data is received, this flag becomes 1 when the next block of read data is not received even after the specified period *3 elapses. After the SDHI exits the read wait state, this flag becomes 1 when the next block of read data is not received even after the specified period *3 elapses.	R
b5	CRCTO	CRC Status Token Timeout Flag	0: After data was written to the SD card, a CRC status token was received during the specified period *3. 1: After CRC data was written to the SD card, a CRC status token was not received even after the specified period *3 elapsed.	R
b6	CRCBSYTO	CRC Status Token Busy Timeout Flag	0: After a CRC status token was received, the SDHI was released from the busy state during the specified period *3. 1: After a CRC status token was received, the SDHI is in the busy state even after the specified period *3 elapsed.	R
b31 to b7	—	Reserved	These bits are 0 when read.	R

Note 1. Command other than CMD12 or CMD52 which are automatically issued to stop data transfer.
Note 2. CMD12 or CMD52 which are automatically issued to stop transfer.

Note 3. Set the SDOPT.TOP[3:0] bits to select the number of *n* cycles.

The SDERSTS2 register indicates the timeout status.

47.2.15 SD Buffer Register (SDBUFR)

Address(es): SDHI.SDBUFR 0008 AC60h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	Undefined																															

The SDBUFR register is used when writing data to the SD card and when reading data from the SD card. The SDBUFR register is connected to the SDHI's internal SD buffer. Refer to section 47.3.1, Data Block Format of the SD Card for details on the configuration of the SDBUFR register and the SD buffer.

47.2.16 SDIO Mode Control Register (SDIOMD)

Address(es): SDHI.SDIOMD 0008 AC68h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	C52PUB	IOABT	—	—	—	—	—	RWREQ	—	INTEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	INTEN	SDIO Interrupt Acceptance Enable *1	0: SDIO interrupt accept disabled 1: SDIO interrupt accept enabled	R/W
b1	—	Reserved	This bit is 0 when read and cannot be modified.	R
b2	RWREQ	Read Wait Request	0: SDHI exits read wait state 1: Request for SDHI to enter read wait state	R/W
b7 to b3	—	Reserved	These bits are 0 when read and cannot be modified.	R
b8	IOABT	SDIO Abort	If this bit is set to 1 during multi-block transfer triggered by CMD53, CMD52 is immediately issued, and the command sequence is aborted.	R/W
b9	C52PUB	SDIO None Abort	If this bit is set to 1 during multi-block transfer triggered by CMD53, CMD52 is issued before the transfer process is complete, and the command sequence is completed.	R/W
b31 to b10	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. Do not rewrite this bit when the SDSTS2.CBSY flag is 1.

The SDIOMD register controls reception of the SDIO interrupt, controls CMD52 issuance during multi-block transfer, and controls the read wait request. Do not set bits C52PUB and IOABT to 1 at the same time.

RWREQ Bit (Read Wait Request)

If the RWREQ bit is set to 1 during a multi-block read sequence triggered by issuing CMD53, when the current block is done being read, the SDHI enters the read wait state. The method for exiting the read wait state is as follows.

- If the RWREQ bit is set to 0 while the SDHI is in the read wait state, the SDHI exits the read wait state.
- If the IOABT bit is set to 1 while the SDHI is in the read wait state, after CMD52 is issued, the RWREQ bit becomes 0 and the SDHI exits the read wait state.
- If bits C52PUB and RWREQ are simultaneously set to 1 during a multi-block read sequence triggered by issuing CMD53 *1, the SDHI does not automatically exit the read wait state, so after receiving the CMD52 response, set the RWREQ bit to 0.

Note 1. Set bits RWREQ and C52PUB to 1 simultaneously.

If the RWREQ bit is set to 1 while the last block is being transferred during a multi-block read sequence triggered by issuing CMD53, the SDHI will not enter the read wait state, the SDSTS1.ACEND flag becomes 1, and the RWREQ bit becomes 0. Set the RWREQ bit to 1 after the SDSTS1.RSPEND flag becomes 1.

IOABT Bit (SDIO Abort)

- If the IOABT bit is set to 1 during a multi-block transfer sequence triggered by issuing CMD53, the SDHI stops the CMD53 command sequence, and CMD52 is issued. If the command sequence is stopped due to a communication error or timeout, the SDHI does not issue CMD52. The SD buffer can be accessed even after the IOABT bit is set to 1, but the SDSTS2.ILR flag or ILW flag becomes 1, and a buffer access error occurs. Write a value to the SDARG register before setting the IOABT bit to 1.
- During a single block write, if there is no data in the SD buffer when the IOABT bit is set to 1, the SDHI does not issue CMD52, and the SDSTS1.ACEND flag becomes 1. If there is data in the SD buffer when the IOABT bit is set to 1, the SDHI does not issue CMD52, and after the SDHI exits the busy state, the SDSTS1.ACEND flag becomes 1.
- If the IOABT bit is set to 1 during a single block read, the SDHI does not issue CMD52, and the SDSTS1.ACEND flag immediately becomes 1.
- If the SDHI is in the busy state after the R1b response is received and the IOABT bit is set to 1, the SDHI does not issue CMD52, and after the SDHI exits the busy state, the SDSTS1.ACEND flag becomes 1.
- If the IOABT bit is set to 1 after the command sequence is completed, the SDHI does not issue CMD52, and the SDSTS1.ACEND flag does not become 1.
- Set the IOABT bit to 1 after the SDSTS1.RSPEND flag becomes 1.
- Set the IOABT bit to 0 after the SDSTS1.ACEND flag becomes 1.

C52PUB Bit (SDIO None Abort)

- If the C52PUB bit is set to 1 during a multi-block write sequence triggered by issuing CMD53, CMD52 is automatically issued when the SD buffer is empty and the current block write access is complete. The C52PUB bit becomes 0 after the response for CMD52 is received. If the C52PUB bit is 1 while the last block is being transferred, the SDHI does not issue CMD52, and after the SDSTS1.RSPEND flag becomes 1, the C52PUB bit is set to 0.
- If the C52PUB bit and RWREQ bit are set to 1 during a multi-block read sequence triggered by issuing CMD53, the SDHI enters the read wait state after the current block read access is complete, and the SDHI automatically issues CMD52. The C52PUB bit becomes 0 after the response for CMD52 is received. If the C52PUB bit is set to 1 while the last block is being transferred, the SDHI does not issue CMD52, and after the SDSTS1.RSPEND flag becomes 1, the C52PUB bit is set to 0.
- During a multi-block read sequence triggered by issuing CMD53, if the C52PUB bit is set to 1, also set the RWREQ bit to 1.
- Write a value to the SDARG register before setting the C52PUB bit to 1.
- Set the C52PUB bit to 1 after the SDSTS1.RSPEND flag becomes 1.

47.2.17 SDIO Status Register (SDIOSTS)

Address(es): SDHI.SDIOSTS 0008 AC6Ch

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	EXWT	EXPUB52	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	IOIRQ
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	IOIRQ	SDIO Interrupt Status Flag	0: SDIO interrupt not accepted 1: SDIO interrupt accepted	R/(W) *1
b2, b1	—	Reserved	These bits are undefined when read. Set them to 1 when writing.	R/W
b13 to b3	—	Reserved	These bits are 0 when read and cannot be modified.	R
b14	EXPUB52	EXPUB52 Status Flag	Indicates the status of the EXPUB52	R/(W) *1
b15	EXWT	EXWT Status Flag	Indicates the status of the EXWT	R/(W) *1
b31 to b16	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. The flag value does not change even when set to 1. If 0 is written to this flag, it becomes 0.

The SDIOSTS register indicates the status of the SDIO card access. When clearing a flag, bits to be cleared should be set to 0; bits not being cleared should be set to 1.

IOIRQ Flag (SDIO Interrupt Status Flag)

— This flag becomes 1 under the following condition:

- The SDIO interrupt from the SDIO card is accepted while the SDIOMD.INTEN bit is 1.

— This flag becomes 0 under the following condition:

- The flag is set to 0. *1

Note 1. Access the SDIO card, negate the SDIO interrupt from the SDIO card, and then set the IOIRQ flag to 0. If the SDIO interrupt from the SDIO card is not negated, the IOIRQ flag might become 1 again.

EXPUB52 Flag (EXPUB52 Status Flag)

— This flag becomes 1 under any of the following conditions:

- When multi-block transfer is triggered by CMD53 being issued, the SDIOMD.C52PUB bit is set to 1 while the last block is being transferred.
- When multi-block write is triggered by CMD53 being issued, the SDIOMD.C52PUB bit remains set to 1 while the last block is being transferred.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

EXWT Flag (EXWT Status Flag)

— This flag becomes 1 under the following condition:

- During a multi-block read sequence triggered by CMD53 being issued, the SDIOMD.RWREQ bit is set to 1 while the last block is being transferred.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

47.2.18 SDIO Interrupt Mask Register (SDIOIMSK)

Address(es): SDHI.SDIOIMSK 0008 AC70h

	b31	b30	b29	b28	b27	b26	b25	b24
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8
	EXWTM	EXPUB52M	—	—	—	—	—	—
Value after reset:	1	1	0	0	0	0	0	0

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	IOIRQM
Value after reset:	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	IOIRQM	IOIRQ Interrupt Mask Control	0: IOIRQ interrupt not masked 1: IOIRQ interrupt masked	R/W
b2, b1	—	Reserved	These bits are 1 when read. Set them to 1 when writing.	R/W
b13 to b3	—	Reserved	These bits are 0 when read and cannot be modified.	R
b14	EXPUB52M	EXPUB52 Interrupt Request Mask Control	0: EXPUB52 interrupt request not masked 1: EXPUB52 interrupt request masked	R/W
b15	EXWTM	EXWT Interrupt Request Mask Control	0: EXWT interrupt request not masked 1: EXWT interrupt request masked	R/W
b31 to b16	—	Reserved	These bits are 0 when read and cannot be modified.	R

The SDIOIMSK register enables and disables the interrupt requests from the status flags in the SDIOSTS register. Refer to Table 47.8, Interrupt Sources for details on the relationship between the status flags and the requested interrupt source.

47.2.19 DMA Transfer Enable Register (SDDMAEN)

Address(es): SDHI.SDDMAEN 0008 ADB0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	DMAEN	—
Value after reset:	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b1	DMAEN	DMA Transfer Enable *1 *2	0: Using DMAC and DTC to access the SDBUFR register is disabled 1: Using DMAC and DTC to access the SDBUFR register is enabled	R/W
b3, b2	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R
b4	—	Reserved	This bit is 1 when read. Set it to 1 when writing.	R
b5	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b7, b6	—	Reserved	These bits are 0 when read and cannot be modified.	R
b9, b8	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b11, b10	—	Reserved	These bits are 0 when read and cannot be modified.	R
b12	—	Reserved	This bit is 1 when read. Set it to 1 when writing.	R
b31 to b13	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. Do not rewrite this bit when the SDSTS2.CBSY bit is 1.
Note 2. When the SDIMSK2.BWEM bit is 0 or the SDIMSK2.BREM bit is 0, set the SDDMAEN.DMAEN bit to 0. When the SDDMAEN.DMAEN bit is 1, set the SDIMSK2.BWEM bit to 1 and the SDIMSK2.BREM bit to 1.

The SDDMAEN register enables and disables DMA transfer.

DMAEN Bit (DMA Transfer Enable)

When using DMA transfer to access the SD buffer, set the DMAEN bit to 1 before setting the SDCMD register.

47.2.20 SDHI Software Reset Register (SDRST)

Address(es): SDHI.SDRST 0008 ADC0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SDRST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b0	SDRST	SDHI Software Reset Control	0: SDHI software reset 1: SDHI software reset released	R/W
b2, b1	—	Reserved	These bits are 1 when read. Set them to 1 when writing.	R
b31 to b3	—	Reserved	These bits are 0 when read and cannot be modified.	R

Table 47.5 lists the bits and flags initialized by the SDHI software reset.

Table 47.5 Bits and Flags Initialized by the SDHI Software Reset

Register	Bit/Flag
SDSTOP	SDBLKCNTEN
SDSTS1	RSPEND, ACEND
SDSTS2	CMDE, CRCE, ENDE, DTO, ILW, ILR, RSPTO, SDD0MON, BRE, BWE, SDCLKCREN, ILA
SDCLKCR	CLKEN
SDOPT	CTOP[3:0], TOP[3:0], WIDTH Bits b8 and b13 in the SDOPT register are also initialized by the SDHI software reset.
SDERSTS1	CMDE0, CMDE1, RSPLENE0, RSPLENE1, RDLENE, CRCLENE, RSPCRCE0, RSPCRCE1, RDCRCE, CRCTKE, CRCTK[2:0]
SDERSTS2	RSPTO0, RSPTO1, BSYTO0, BSYTO1, RDTO, CRCTO, CRCBSYTO
SDIOSTS	IOIRQ, EXPUB52, EXWT

47.2.21 Version Register (SDVER)

Address(es): SDHI.SDVER 0008 ADC4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CPRM	CLKRAT	—	—	IP2[3:0]				IP1[7:0]							
Value after reset:	1	1	0	0	1	0	1	0	0	0	0	0	1	1	0	1

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	IP1[7:0]	IP Version 1	IP version 1	R
b11 to b8	IP2[3:0]	IP Version 2	IP version 2	R
b13, b12	—	Reserved	These bits are 0 when read.	R
b14	CLKRAT	Operating Clock Condition	0: SDHI clock frequency = PCLKB frequency not supported 1: SDHI clock frequency = PCLKB frequency supported	R
b15	CPRM	CPRM Function Select	0: CPRM function is enabled 1: CPRM function is disabled	R
b31 to b16	—	Reserved	These bits are 0 when read.	R

The SDVER register indicates the SDHI version.

47.2.22 Swap Control Register (SDSWAP)

Address(es): SDHI.SDSWAP 0008 ADE0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	BRSWP	BWSWP	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is 0 when read and cannot be modified.	R
b1	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b2	—	Reserved	This bit is 0 when read and cannot be modified.	R
b4, b3	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b5	—	Reserved	This bit is 0 when read and cannot be modified.	R
b6	BWSWP	SDBUFR Swap Write *1	0: Normal write operation 1: Swap the byte endian before writing to the SDBUFR register	R/W
b7	BRSWP	SDBUFR Swap Read *1	0: Normal read operation 1: Swap the byte endian before reading the SDBUFR register	R/W
b10 to b8	—	Reserved	These bits are 0 when read and cannot be modified.	R
b12, b11	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b14, b13	—	Reserved	These bits are 0 when read and cannot be modified.	R
b15	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b31 to b16	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. Do not rewrite this bit when the SDSTS2.CBSY flag is 1.

The SDSWAP register is used to select whether or not the byte endian is swapped when accessing the SDBUFR register. Refer to section 47.3.1 for details on the differences in accessing the SDBUFR register based on the SDSWAP register value.

47.3 SDHI Operation

47.3.1 Data Block Format of the SD Card

The SDHI has a default bus mode (1-bit width) that uses just the SDHI_D0 pin as a data line and a wide bus mode (4-bit width) that uses pins SDHI_D0 to SDHI_D3. Figure 47.2 shows the transfer format when the SDOPT.WIDTH bit is 1 (default bus mode), and Figure 47.3 shows the transfer format when the SDOPT.WIDTH bit is 0 (wide bus mode).




Figure 47.2 Transfer Format in Default Bus Mode




Figure 47.3 Transfer Format in Wide Bus Mode

47.3.2 SD Buffer and the SDBUFR Register

The SDHI transfers data to an SD card via its internal SD buffer. The SD buffer is comprised of a double buffer, and each buffer is 512 bytes. Figure 47.4 shows the data configuration of a single buffer of the SD buffer's double buffer.




Figure 47.4 Data Configuration of Single Buffer in the SD Buffer

Access to the SD buffer is done via the SDBUFR register. If data is written to the SDBUFR register while the SDSWAP.BWSWP bit is 1, the SDHI swaps the endian for the byte, and stores the data in the SDBUFR register. If data is read from the SDBUFR register while the SDSWAP.BRSWP bit is 1, the data of the endian for the byte that was swapped can be read. Figure 47.5 shows the data alignment when reading the SDBUFR register.




Figure 47.5 Data Alignment When Reading the SDBUFR Register

47.3.3 SD Card Detection

The SDHI can detect an SD card using either the SDHI_CD pin or SDHI_D3 pin.

47.3.3.1 Using the SDHI_CD Pin to Detect an SD Card

Figure 47.6 shows the timing chart for SD card detection using the SDHI_CD pin. The SDHI_CD pin is connected to the card detection switch of the SD card connector, and is pulled-up by the MCU. The pull-up resistance value is determined by the specifications of the host device. Note that there are some SD card sockets whose card detection switches become open when the SD card is inserted.

- Detecting SD card insertion
  The signal from the SDHI_CD pin becomes low when an SD card is inserted. This causes the SDSTS1.SDCDIN flag to become 1 if the SDHI_CD pin is low for the number of cycles set in the SDOPT.CTOP[3:0] bits. The SDSTS1.SDCDIN flag is cleared by setting it to 0.
- Detecting SD card removal
  The signal from the SDHI_CD pin becomes high when the SD card is removed. This causes the SDSTS1.SDCDRM flag to become 1 if the SDHI_CD pin is high for the number of cycles set in the SDOPT.CTOP[3:0] bits. The SDSTS1.SDCDRM flag is cleared by setting it to 0.




Figure 47.6 SD Card Detection Using the SDHI_CD Pin

47.3.3.2 Using the SDHI_D3 Pin to Detect an SD Card

Figure 47.7 shows the timing chart for SD card detection using the SDHI_D3 pin. The SDHI_D3 pin is pulled-down by the MCU. The pull-down resistance value is determined by the specifications of the host device.

- Detecting SD card insertion
  The signal from the SDHI_D3 pin becomes high when an SD card is inserted. This causes the SDSTS1.SDD3IN flag to become 1. The SDSTS1.SDD3IN flag is cleared by setting it to 0.
- Detecting SD card removal
  The signal from the SDHI_D3 pin becomes low when the SD card is removed. This causes the SDSTS1.SDD3RM flag to become 1. The SDSTS1.SDD3RM flag is cleared by setting it to 0.




Figure 47.7 SD Card Detection Using the SDHI_D3 Pin

47.3.4 SD Card Write Protection

The SDHI can disable writing to an SD card via the SDHI_WP pin or a command.

47.3.4.1 Using the SDHI_WP Pin to Enable Write Protection

The SDHI_WP pin is connected to the WP detection switch of the SD card connector, and the SDHI_WP pin is pulled-down or pulled-up when an SD card is inserted. The resistance value and whether the SDHI_WP pin is pulled-up or pulled-down are determined by the specifications of the host device. The status of the SDHI_WP pin is reflected in the SDSTS1.SDWPMON flag. After an SD card is inserted, read the SDSTS1.SDWPMON flag to check if write protection is enabled or disabled.

47.3.4.2 Using a Command to Enable Write Protection

The SDHI uses the write protect command or the SD card lock command to disable writing to the SD card.

47.3.5 Communication Errors and Timeouts

When a communication error or timeout error occurs, depending on the type of error, the corresponding status flag in the SDSTS2 register becomes 1. Also, depending on the source of the error, the corresponding flag in the SDERSTS1 or SDERSTS2 register becomes 1.

The status flags in registers SDERSTS1 and SDERSTS2 become 0 by writing to the SDCMD register, or by setting the SDRST.SDRST bit to 0.

Table 47.6 Communication Errors

Communication Error	Interrupt Flag Register		Error Status Register		This Occurs When...
	Register symbol	Bit symbol	Register symbol	Bit symbol	
End bit error	SDSTS2	ENDE	SDERSTS1	CRCLENE	The CRC status token length is in error
				RDLENE	The read data length is in error
				RSPLENE1	The response length is in error *1
				RSPLENE0	The response length is in error *2
CRC error		CRCE		CRCTKE	The CRC status token is in error
				RDCRCE	There is a CRC error in the read data
				RSPCRCE1	There is a CRC error in the response *1
				RSPCRCE0	There is a CRC error in the response *2
Command error		CMDE		CMDE1	The command index field value for the transmitted command and received response do not match *1
				CMDE0	The command index field value for the transmitted command and received response do not match *2

Note 1. CMD12 or CMD52 which are automatically issued to stop transfer.
Note 2. A command other than CMD12 or CMD52 which are automatically issued to stop transfer.

Table 47.7 Timeouts

Timeout	Interrupt Flag Register		Error Status Register		This Occurs When...
	Register symbol	Bit symbol	Register symbol	Bit symbol	
Response timeout	SDSTS2	RSPTO	SDERSTS2	RSPTO1	A response is not received even after a minimum of 640 SDHI clock cycles elapse *1
				RSPTO0	A response is not received even after a minimum of 640 SDHI clock cycles elapse *2
Data timeout (excluding response timeout)		DTO		CRCBSYTO	After the CRC status token is received, the SDHI is busy for at least the period set *3
				CRCTO	After the write data is transmitted, the CRC status token is not received even after at least the period set *3 elapses
				RDTO	After the read command is issued, the read data is not received even after at least the period set *3 elapses
					After the read data is received, the next block read data is not received even after at least the period set *3 elapses
					After the SDHI exits the read wait state, the next block read data is not received even after at least the period set *3 elapses
				BSYTO1	After CMD12 is issued during the command sequence, the SDHI is busy for at least the period set *3
				BSYTO0	After the R1b response is received, the SDHI is busy for at least the period set *3 (a command other than CMD12 is issued during the command sequence)

Note 1. CMD12 or CMD52 which are automatically issued to stop transfer.
Note 2. A command other than CMD12 or CMD52 which are automatically issued to stop transfer.
Note 3. The period is set in the SDOPT.TOP[3:0] bits.

47.3.6 Examples of Issuing a Command

47.3.6.1 Command Absent of Response Reception and Data Transfer

Figure 47.8 shows an example of no response being received and no data being transferred after the SDHI issues a command.

1. Set the flags in registers SDSTS1 and SDSTS2 to 0.
2. Set the SDHI clock in the SDCLKCR register, and set the interrupt requests to be masked in registers SDIMSK1 and SDIMSK2. Refer to section 47.5.5 for details on setting the SDCLKCR register.
3. After setting the argument field value to the SDARG register, write the command information to be sent to the SDCMD register. The SDHI issues a command when a value is written to the SDCMD register.
4. After a command is issued, the SDSTS1.RSPEND flag becomes 1, and a response end interrupt request is generated.
5. Set the SDSTS1.RSPEND flag to 0.




Figure 47.8 Command Issued That Is Absent of Response Reception and Data Transfer

47.3.6.2 Command Absent of Data Transfer

Figure 47.9 shows an example of no data being transferred after the SDHI issues a command.

1. Set the flags in registers SDSTS1 and SDSTS2 to 0.
2. Set the SDHI clock in the SDCLKCR register, and set the interrupt requests to be masked in registers SDIMSK1 and SDIMSK2. Refer to section 47.5.5 for details on setting the SDCLKCR register.
3. After setting the argument field value in the SDARG register, write the information of the command to be issued to the SDCMD register. The SDHI issues a command when a value is written to the SDCMD register.
4. After a response is received, the SDSTS1.RSPEND flag becomes 1, and a response end interrupt request is generated.
5. Set the SDSTS1.RSPEND flag to 0, and read the response stored in the SDRSP10 register.

Perform error processing (clear the interrupt flag) if a communication error or timeout occurs.




Figure 47.9 Command Issued That Is Absent of Data Transfer

47.3.6.3 Single Block Read Command (CMD17)

Figure 47.10 shows an example of issuing the single block read command (CMD17).

1. Set the flags in registers SDSTS1 and SDSTS2 to 0.
2. Set the SDHI clock in the SDCLKCR register, and set the interrupt requests to be masked in registers SDIMSK1 and SDIMSK2. Refer to section 47.5.5 for details on setting the SDCLKCR register.
3. After setting the argument field value for CMD17 to the SDARG register, write 0000 0011h to the SDCMD register. The SDHI issues CMD17 when a value is written to the SDCMD register.
4. When the response is received, the SDSTS1.RSPEND flag becomes 1, and a response end interrupt request is generated.
5. Set the SDSTS1.RSPEND flag to 0, and read the response stored in the SDRSP10 register. If the response read is in error, set the SDSTOP.STP bit or SDIOMD.IOABT bit to 1, and the command sequence can be stopped. When the command sequence is stopped, the SDSTS1.ACEND flag becomes 1. Note that CMD12 and CMD52 are not automatically issued by stopping this command sequence.
6. After the response is received, set the SDIMSK1.ACENDM bit to 0 and set the SDIMSK2.BREM bit to 0.
7. After the amount of data set in the SDSIZE.LEN[9:0] bits is received from the SD card, the SDSTS2.BRE flag becomes 1, and the BRE interrupt request is generated.
8. Set the SDSTS2.BRE flag to 0, and read the amount of data set in the SDSIZE.LEN[9:0] bits from the SDBUFR register.
9. After data has been read from the SDBUFR register, the SDSTS1.ACEND flag becomes 1, and the access end interrupt request is generated.
10. Set the SDSTS1.ACEND flag to 0.

Perform error processing (clear the interrupt flag) if a communication error or timeout occurs.




Figure 47.10 Issuing the Single Block Read Command

47.3.6.4 Single Block Write Command (CMD24)

Figure 47.11 shows an example of issuing the single block write command (CMD24).

1. Set the flags in registers SDSTS1 and SDSTS2 to 0.
2. Set the SDHI clock in the SDCLKCR register, and set the interrupt requests to be masked in registers SDIMSK1 and SDIMSK2. Refer to section 47.5.5 for details on setting the SDCLKCR register.
3. After setting the argument field value for CMD24 to the SDARG register, write 0000 0018h to the SDCMD register. The SDHI issues CMD24 when a value is written to the SDCMD register.
4. When the response is received, the SDSTS1.RSPEND flag becomes 1, and the response end interrupt request is generated.
5. Set the SDSTS1.RSPEND flag to 0 and read the response stored in the SDRSP10 register. If the read response is in error, set the SDSTOP.STP bit or SDIOMD.IOABT bit to 1, and the command sequence can be stopped. When the command sequence is stopped, the SDSTS1.ACEND flag becomes 1. Note that when this command sequence is stopped, CMD12 and CMD52 are not automatically issued.
6. After the response is received, set the SDIMSK1.ACENDM bit to 0, and set the SDIMSK2.BWEM bit to 0.
7. When the SDBUFR register becomes write accessible, the SDSTS2.BWE flag becomes 1, and the BWE interrupt request is generated.
8. Set the SDSTS2.BWE flag to 0, and write the amount of data set in the SDSIZE.LEN[9:0] bits to the SDBUFR register. After writing to the SDBUFR register, the SDHI transmits write data to the SD card. Also, after writing to the SDBUFR register, data transmission may cause a communication error or timeout to occur.
9. After all data has been written to the SD card, the SDHI receives the CRC status token, and the SDHI_D0 pin line becomes busy (low). Then, when the SDHI exits the busy state, the SDSTS1.ACEND flag becomes 1, and the access end interrupt request is generated.
10. Set the SDSTS1.ACEND flag to 0.

Perform error processing (clear the interrupt flag) if a communication error or timeout occurs.




Figure 47.11 Issuing the Single Block Write Command

47.3.6.5 Multi-Block Read Command (CMD18)

Figure 47.12 shows an example of issuing the multi-block read command (CMD18).

1. Set the flags in registers SDSTS1 and SDSTS2 to 0.
2. Set the SDHI clock in the SDCLKCR register, and set the interrupt requests to be masked in registers SDIMSK1 and SDIMSK2. Refer to section 47.5.5 for details on setting the SDCLKCR register. Set the SDSTOP.SDBLKCNTEN bit to 1, and set the number of transfer blocks in the SDBLKCNT register.
3. After setting the argument field value for CMD18 to the SDARG register, write 0000 0012h to the SDCMD register. The SDHI issues CMD18 when a value is written to the SDCMD register.
4. When the response is received, the SDSTS1.RSPEND flag becomes 1, and the response end interrupt request is generated.
5. Set the SDSTS1.RSPEND flag to 0 and read the response stored in the SDRSP54 register. If the read response is in error, set the SDSTOP.STP bit to 1, and the command sequence can be stopped. When the SDSTOP.STP bit is set to 1, the SDHI automatically issues CMD12, and the response is received. At this point, the SDSTS1.ACEND flag becomes 1, and if the access end interrupt request is enabled, the access end interrupt request is generated. Next, set the SDSTS1.ACEND flag to 0 and read the response.
6. After the response is received, set the SDIMSK1.ACENDM bit to 0, and set the SDIMSK2.BREM bit to 0.
7. After receiving one block of data from the SD card, the SDSTS2.BRE bit becomes 1, and the BRE interrupt request is generated.
8. Set the SDSTS2.BRE flag to 0, and read the amount of data set in the SDSIZE.LEN[9:0] bits from the SDBUFR register. The read access to the SDBUFR register repeats for the amount of transfer blocks set in the SDBLKCNT register. Also, while reading the SDBUFR register, data reception may cause a communication error or timeout to occur. After the amount of transfer blocks set in the SDBLKCNT register have been read, the SDHI automatically issues CMD12, and the response is received. At this time, the SDHI automatically writes 0000 0000h to the SDARG register.
9. When all blocks have been received and the CMD12 response is received, the SDSTS1.ACEND flag becomes 1 and the access end interrupt request is generated.
10. Set the SDSTS1.ACEND flag to 0 and read the response.

Perform error processing (clear the interrupt flag) if a communication error or timeout occurs.




Figure 47.12 Issuing the Multi-Block Read Command

47.3.6.6 Multi-Block Write Command (CMD25)

Figure 47.13 shows an example of issuing the multi-block write command (CMD25).

1. Set the flags in registers SDSTS1 and SDSTS2 to 0.
2. Set the SDHI clock in the SDCLKCR register, and set the interrupt requests to be masked in registers SDIMSK1 and SDIMSK2. Refer to section 47.5.5 for details on setting the SDCLKCR register. Set the SDSTOP.SDBLKCNTEN bit to 1, and set the number of transfer blocks in the SDBLKCNT register.
3. After setting the argument field value for CMD25 to the SDARG register, write 0000 0019h to the SDCMD register. The SDHI issues CMD25 when a value is written to the SDCMD register.
4. When the response is received, the SDSTS1.RSPEND flag becomes 1, and the response end interrupt request is generated.
5. Set the SDSTS1.RSPEND flag to 0 and read the response stored in the SDRSP54 register. If the read response is in error, set the SDSTOP.STP bit to 1, and the command sequence can be stopped. When the SDSTOP.STP bit is set to 1, the SDHI automatically issues CMD12, and the response is received. At this point, the SDSTS1.ACEND flag becomes 1, and if the access end interrupt request is enabled, the access end interrupt request is generated. Next, set the SDSTS1.ACEND flag to 0 and read the response.
6. After the response is received, configure the SDIMSK1 register to enable the access end interrupt request, and configure the SDIMSK2 register to enable the BWE interrupt request.
7. When the SDBUFR register becomes write accessible, the SDSTS2.BWE flag becomes 1, and the BWE interrupt request is generated.
8. Set the SDSTS2.BWE flag to 0, and write the amount of data set in the SDSIZE.LEN[9:0] bits to the SDBUFR register. After writing to the SDBUFR register, and after the SDHI transmits write data to the SD card, the CRC status token is received, and the SDHI_D0 pin line becomes busy (low). The write access to the SDBUFR register and CRC status token reception repeat for the amount of transfer blocks set in the SDBLKCNT register. Also, after writing to the SDBUFR register, data transmission may cause a communication error or timeout to occur. After the amount of transfer blocks set in the SDBLKCNT register have been written, the SDHI automatically issues CMD12, and the response is received. At that time, the SDHI automatically writes 0000 0000h to the SDARG register.
9. When all blocks have been transmitted and the CRC status token is received, the SDHI exits the busy state, the SDSTS1.ACEND flag becomes 1, and the access end interrupt request is generated.
10. Set the SDSTS1.ACEND flag to 0 and read the response.

Perform error processing (clear the interrupt flag) if a communication error or timeout occurs.




Figure 47.13 Issuing the Multi-Block Write Command

47.3.6.7 IO_RW_DIRECT Command (CMD52)

Figure 47.14 shows an example of issuing the IO_RW_DIRECT command (CMD52).




Figure 47.14 Issuing the IO_RW_DIRECT Command

47.3.6.8 IO_RW_EXTENDED Command (CMD53 (Multi-Block Read))

Figure 47.15 shows an example of issuing the IO_RW_EXTENDED command (CMD53/Multi-block read).




Figure 47.15 Issuing the IO_RW_EXTENDED Command (CMD53/Multi-Block Read)

Figure 47.16 shows an example of entering the read wait state and then issuing the SDIO none abort command (CMD52) during the IO_RW_EXTENDED command (CMD53/Multi-block read).




Figure 47.16 Entering the Read Wait State and Then Issuing the SDIO None Abort Command (CMD52) During the IO_RW_EXTENDED Command (CMD53/Multi-Block Read)

Figure 47.17 shows an example of SDIO abort (CMD52) issued during IO_RW_EXTENDED command (CMD53/ Multi-block read) sequence.




Figure 47.17 SDIO Abort (CMD52) Issued During IO_RW_EXTENDED Command (CMD53/Multi-Block Read) Sequence

47.3.6.9 IO_RW_EXTENDED (CMD53 Multi-Block Write)

Figure 47.18 shows an example of issuing the IO_RW_EXTENDED command (CMD53/Multi-block write).




Figure 47.18 Issuing the IO_RW_EXTENDED Command (CMD53/Multi-Block Write)

Figure 47.19 shows SDIO none abort (CMD52) issued during IO_RW_EXTENDED command (CMD53/Multi-block write) sequence.




Figure 47.19 SDIO None Abort (CMD52) Issued During IO_RW_EXTENDED Command (CMD53/Multi-Block Write) Sequence

Figure 47.20 shows SDIO abort (CMD52) issued during IO_RW_EXTENDED command (CMD53) sequence.




Figure 47.20 SDIO Abort (CMD52) Issued During IO_RW_EXTENDED Command (CMD53) Sequence

47.3.6.10 DMA Transfer

Figure 47.21 shows an example of data being transferred from the SDBUFR register after the CMD18 multi-block read command is issued.




Figure 47.21 DMA Transfer After CMD18 is Issued

Figure 47.22 shows an example of data being DMA transferred to the SDBUFR register after the CMD25 multi-block write command is issued.




Figure 47.22 DMA Transfer After CMD25 is Issued

47.4 Interrupts

Table 47.8 lists the SDHI interrupt sources. When the status flags in registers SDSTS1, SDSTS2, and SDIOSTS become 1, if the corresponding bits in registers SDIMSK1, SDIMSK2, and SDIOIMSK are 0, the SDHI requests an interrupt. When clearing the status flags in registers SDSTS1, SDSTS2, and SDIOSTS, write 0 to the status flags to be cleared and write 1 to the states flags not being cleared.

Table 47.8 Interrupt Sources

Interrupt Source	Status Flag Register		Interrupt Mask/Enable Register		DMAC/DTC Triggerable
	Register symbol	Bit symbol	Register symbol	Bit symbol	
CACI	SDSTS1	ACEND	SDIMSK1	ACENDM	No
		RSPEND		RSPENDM	
	SDSTS2	ILA	SDIMSK2	ILAM	
		BWE		BWEM	
		BRE		BREM	
		RSPTO		RSPTOM	
		ILR		ILRM	
		ILW		ILWM	
		DTO		DTTOM	
		ENDE		ENDEM	
		CRCE		CRCEM	
		CMDE		CMDEM	
SDACI	SDIOSTS	EXWT	SDIOIMSK	EXWTM	No
		EXPUB52		EXPUB52M	
		IOIRQ		IOIRQM	
CDETI	SDSTS1	SDD3IN	SDIMSK1	SDD3INM	No
		SDD3RM		SDD3RMM	
		SDCDIN		SDCDINM	
		SDCDRM		SDCDRMM	
SBFAI	SDSTS2	BWE	SDDMAEN	DMAEN	Yes
		BRE			

47.4.1 DMA Transfer Triggered by Interrupt Requests

When the SBFAI interrupt is requested, DMA/DTC transfer can be used to write to or read the SDBUFR register. When using the SBFAI interrupt, set the SDDMAEN.DMAEN bit to 1, the SDIMSK2.BWEM bit to 1, and SDIMSK2.BREM bit to 1.

When the SDDMAEN.DMAEN bit is 1, if a write command is issued, the SDSTS2.BWE flag becomes 1; if a read command is issued, the SDSTS2.BRE flag becomes 1. At this point, the SBFAI interrupt request is output. When the last data of a block is transferred (one block is the transfer data size set in the SDSIZE.LEN[9:0] bits), the SBFAI interrupt request is cleared, and the SDSTS2.BWE flag or the SDSTS2.BRE flag becomes 0.

The SBFAI interrupt request is also cleared by following:

- The SDRST.SDRST bit is set to 0 (SDHI software reset).
- The SDSTOP.STP bit is set to 1.
- The SDIOMD.IOABT bit is set to 1.
- The SDDMAEN.DMAEN bit is set to 0.
  However, if the DMAEN bit is set to 1 again before the next command is written to the SDCMD register, the SBFAI interrupt request is output again.

The SBFAI interrupt request will not be cleared when a communication error or timeout occurs during DMA transfer. Perform error processing by software.

The SDSTS2.BWE flag and BRE flag will not become 0 when a communication error or timeout occurs, nor will they become 0 when the SDSTOP.STP bit and SDIOMD.IOABT bit are set to 1. If the SDSTS2.BWE flag or BRE flag remain set to 1, even if a write command or read command is issued, the SBFAI interrupt request will not be output, and the SDSTS2.BWE flag and BRE flag must be set to 0 before issuing the next command.

Table 47.9 lists the DMAC and DTC settings when performing DMA transfer.

Table 47.9 DMAC and DTC Settings When Performing DMA Transfer

Item		Setting Description
Transfer mode		Block transfer mode
Transfer data	1 data	32 bits
	Block size	Size set in the SDSIZE.LEN[9:0] bits divided by 4
Number of block transfers		Number of transfers set in the SDBLKCNT register

47.5 Notes on Using the SDHI

47.5.1 Illegal Read Access During a Multi-Block Read and How To Avoid It

When the multi-block read command (CMD18) is issued to read one or two blocks, if the response to CMD18 stored in the SDRSP10 register is read, the timing of the read access may cause the response to be read incorrectly.
Figure 47.23 shows examples of a normal read and an illegal read when using CMD18 to read two blocks.




Figure 47.23 Multi-Block Read Processing When Reading Two Blocks

In the example of the illegal read, when the interrupt is generated by receiving the response to CMD18, the timing for reading the SDRSP10 register during the interrupt handling is delayed, and instead of the response for CMD18 being read, the response for CMD12 or the data during the response for CMD12 may be read.
This problem can be avoided by performing either of the following:

- When reading one block or two blocks, use a single block read command instead of a multi-block read command.
- When reading the response for CMD18, read the SDRSP54 register instead of the SDRSP10 register.

When using a multi-block read command to read three or more blocks, CMD12 will not be issued if no block data is read, which will prevent this problem from happening. Also, when using a multi-block write command, the above problem can be avoided by transmitting block data after reading the response to CMD25.

47.5.2 SDBUFR Register Illegal Write Error

When writing to the SDBUFR register after issuing a single block write command or a multi-block write command, write data for the size set by the SDSIZE.LEN[9:0] bits. If the amount of data written to the SDBUFR register is greater than the size set by the SDSIZE.LEN[9:0] bits, an illegal write error occurs in the SDBUFR register, and the SDSTS2.ILW flag becomes 1. However, the padding data included in the data being written to the SDBUFR register is ignored, so this error does not occur. For example, if the data size set by the SDSIZE.LEN[9:0] bits is an odd number, of the data written to the SDBUFR register, there is a remainder of 1 byte or 3 bytes. Although the extra data is written to the register, no error occurs. If the data size set by the SDSIZE.LEN[9:0] bits is an even number, and there is a remainder of 2 bytes, no error occurs even if these 2 bytes are written to the SDBUFR register.
If data written to the SDBUFR register is not transmitted, the SDSTS2.SDCLKCREN flag may remain set to 0. In this case, in order to set the SDSTS2.SDCLKCREN flag to 1, the SDRST.SDRST bit must be set to 0 and then set back to 1.

47.5.3 Automatic Control of the SDHI Clock Output

As per the SD card specifications, after MCU power-on, 74 cycles of the SDHI clock must be output from the host to the SD card before the card initialization command (CMD0) can be issued. Therefore, 74 cycles of the SDHI clock should be output from the SDHI to the SD card before enabling automatic control of the SDHI clock output.
When automatic control of the SDHI clock output is enabled, SDHI clock output stops if the command sequence is ended by a communication error or timeout. Therefore, if it is necessary to change the internal status of the SD card even after the command sequence ends, disable automatic control of the SDHI clock output and output the SDHI clock to the SD card.

47.5.4 Restrictions on Setting the C52PUB Bit During a Multi-Block Write Sequence

During a CMD53 multi-block write sequence, if the SDIOMD.C52PUB bit is set to 1, the SDHI issues CMD52 after the SD buffer becomes empty. To immediately issue CMD52, perform one of the procedures below to suspend writing to the SD buffer, and set the C52PUB bit to 1.

Procedure to suspend writing to the SD buffer when not performing DMA transfer (interrupt used)

1. Set the SDIMSK2.BWEM bit to 1 to disable the interrupt, and suspend writing to the SDBUFR register.
2. Set the SDIOMD.C52PUB bit to 1. Then, when the SD buffer becomes empty, the SDHI issues CMD52.
3. After receiving the response for CMD52, set the SDIMSK2.BWEM bit to 0 to enable the interrupt, and resume writing to the SDBUFR register.

Procedure to suspend writing to the SD buffer when performing DMA transfer

1. Configure settings to perform DMA transfer every [SDSIZE register setting value × *n* blocks], and suspend writing to the SDBUFR register before setting the SDIOMD.C52PUB bit (*n* = 1, 2, ...).
2. Set the SDIOMD.C52PUB bit to 1. Then, when the SD buffer becomes empty, the SDHI issues CMD52.
3. After receiving the response for CMD52, resume DMA transfer to the SDBUFR register.

47.5.5 Note on Setting the SDCLKCR Register

The SDCLKCR register cannot be written when the SDSTS2.SDCLKCREN flag is 0. Set the SDSTS2.SDCLKCREN flag to 1 before writing to the SDCLKCR register.

47.5.6 Writing to the SDSTOP Register During a Multi-Block Read Sequence

When the SDSTOP.SDBLKCNTEN bit is 1 during a multi-block read sequence, if the SDSTOP.STP bit is set to 1 and the command sequence is stopped, the command sequence may not be completed depending on when the SDSTOP.STP bit is set to 1. To avoid this problem, set the SDSTOP.STP bit and the SDSTOP.SDBLKCNTEN bit to 0 simultaneously. Note that at this time, the SDSTOP.SDBLKCNTEN bit should be set to 0 even if the SDSTS2.SDCLKCREN bit is 0.
If the SDSTOP.SDBLKCNTEN bit is not set to 0, the command sequence can be completed by setting the SDRST.SDRST bit to 0.
During a CMD53 multi-block transfer, when stopping data transfer by setting the SDIOMD.IOABT bit to 1, the SDSTOP.SDBLKCNTEN bit should remain set to 1.

47.5.7 Controlling Module Operation

SDHI operation is controlled by setting the MSTPCRD.MSTPD19 bit. Setting the MSTPD19 bit to 0 enables the SDHI; setting the MSTPD19 bit to 1 disables the SDHI. The SDHI is disabled after a reset. Registers in the SDHI can be accessed by setting the MSTPD19 bit to 0. Refer to section 11, Low Power Consumption for details.

48. MultiMediaCard Interface (MMCIF)

48.1 Overview

This MCU incorporates a MultiMediaCard interface (MMCIF) that conforms to the JEDEC Standard JESD84-A441. Table 48.1 lists the specifications of the MMCIF.

Table 48.1 MMCIF Specifications

Item	Function
MMC bus interface	Transfer bus width selectable from 1, 4, or 8 bits
Transfer modes	• Backward compatible mode or high-speed mode selectable • Supports the single data rate • Supports block transfer (stream read and stream write operations are not supported)
Clocks	The MMCIF clock is generated by dividing peripheral module clock B (PCLKB) by *n*, where *n* = 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1,024.
Boot operation mode	The MMCIF clock frequency is switchable during boot operation (alternative boot operation is not supported).
MMCIF buffers	512 bytes × 2
Interrupt sources	• Normal operation interrupt (ACCIO) • Error/timeout interrupt (ERRIO) • MMC detection interrupt (CDETIO) • MMCIF buffer access interrupt (MBFAI)
DMA transfer requests	• MBFAI interrupt can be used to trigger the DMAC and DTC • DMAC or DTC can be used to read and write to the MMCIF buffer
Other functions	• MMC detection • Supports background operations • Supports the high priority interrupt (HPI) during CMD6, CMD24, CMD25 (pre-defined), and CMD38 command sequences

Figure 48.1 shows a Block Diagram of the MMCIF.




Figure 48.1 Block Diagram of the MMCIF

Table 48.2 lists the MMCIF I/O Pins.

Table 48.2 MMCIF I/O Pins

Pin Name	I/O	Description
MMC_CLK	Output	MMCIF clock
MMC_CMD	I/O	Command output and response input
MMC_D0 to MMC_D7	I/O	Transfer data (DAT0 to DAT7)
MMC_CD	Input	MMC detection *1
MMC_RES#	Output	MMC reset *2

Note 1. Check the specifications of the card socket to be used before connecting the pins to the MMC.
Note 2. Similar reset control is possible with a general purpose port.

48.2 Register Descriptions

48.2.1 Command Setting Register (CECMDSET)

Address(es): 0008 8500h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	BOOT	CMD[5:0]						RTYP[1:0]		RBSY	—	WDAT	DWEN	CMLTE	CMD12EN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	RIDXC[1:0]		RCRC7C[1:0]		—	CRC16C	BOOTACK	CRCSTE	TBIT	OPDM	—	—	SBIT	—	DATW[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DATW[1:0]	Data Bus Width Select *1	b1 b0 0 0 : 1-bit data bus width 0 1 : 4-bit data bus width 1 0 : 8-bit data bus width 1 1 : Do not set this value.	R/W
b2	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b3	SBIT	Read Data Start Bit Detection Setting *2	0: When the MMC_D*n* pins corresponding to the data bus width set in the DATW[1:0] bits are all low, this bit is detected as a start bit (*n* = 0, 0 to 3, or 0 to 7) 1: When the MMC_D0 pin is low, this bit is detected as a start bit	R/W
b5, b4	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b6	OPDM	MMC_CMD Output Select	0: Normal output from the MMC_CMD pin 1: Open-drain output from the MMC_CMD pin	R/W
b7	TBIT	Transmission Bit Setting	0: Transmission bit is set to 1 1: Transmission bit is set to 0	R/W
b8	CRCSTE	CRC Status Token Reception *3	0: CRC status token received 1: CRC status token not received (set to 1 when CMD19 is issued)	R/W
b9	BOOTACK	Boot Acknowledge Reception	0: Boot acknowledge not received 1: Boot acknowledge received	R/W
b10	CRC16C	CRC16 Check During Reception *2	0: Check CRC16 in the transfer data 1: Do not check CRC16 in the transfer data (set to 1 when CMD14 is issued)	R/W
b11	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b13, b12	RCRC7C[1:0]	Response CRC7 Check	b13 b12 0 0 : Performs an error check on CRC7 field value (set the RTYP[1:0] bits to 01b) 0 1 : Confirms that the field values for the response check bits are all 1 (set the RTYP[1:0] bits to 01b) 1 0 : Performs an error check on internal CRC7 field value (set the RTYP[1:0] bits to 10b) 1 1 : Error check not performed on response's CRC7 field value	R/W
b15, b14	RIDXC[1:0]	Response Index Check	b15 b14 0 0 : The command index field value checks to see if the command matches the response. 0 1 : Checks to see if the check bits in the response are all 1 1 0 : Response's command index field value is not checked 1 1 : Do not set this value.	R/W
b16	CMD12EN	CMD12 Automatic Issue Setting	0: CMD12 is not automatically issued during a multiple block transfer 1: CMD12 is automatically issued during a multiple block transfer	R/W
b17	CMLTE	Transfer Type Select *1	0: Single block transfer 1: Multiple block transfer	R/W
b18	DWEN	MMC Access Select *1	0: Read data from the MMC 1: Write data to the MMC	R/W
b19	WDAT	Data Presence Determination	0: No data present in the MMC 1: Data present in the MMC	R/W
b20	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W

Bit	Symbol	Bit Name	Description	R/W
b21	RBSY	MMC Response	0: No response busy 1: Response busy is included (R1b)	R/W
b23, b22	RTYP[1:0]	Response Type Select	b23 b22 0 0 : No response 0 1 : 6-byte response (R1, R1b, R3, R4, R5) 1 0 : 17-byte response (R2) 1 1 : Do not set this value.	R/W
b29 to b24	CMD[5:0]	Command Index	Set the command index field value.	R/W
b30	BOOT	Boot Operations	0: Command sequence when not performing boot operations 1. Command sequence when performing boot operations	R/W
b31	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W

Note 1. The DATW[1:0], CMLTE, and DWEN bit values are valid when the WDAT bit is 1.
Note 2. The SBIT and CRC16C bit values are valid when the WDAT bit is 1 and the DWEN bit is 0.
Note 3. The CRCSTE bit value is valid when bits WDAT and DWEN are both 1.

The CECMDSET register defines the command sequence. The command sequence starts when a value is written to the CECMDSET register. The CECMDSET register cannot be write accessed when the CEHOSTSTS1.CMDSEQ bit is 1. Table 48.3 lists the setting values for the CECMDSET register.

CMD12EN Bit (CMD12 Automatic Issue Setting)

Set this bit to select whether CMD12 is automatically issued or not during a multiple block transfer. When the CMD12EN bit is 1 and CMD12 automatic issuance is enabled, set the RBSY bit to 0 and set the CEBLOCKSET.BLKSIZ[15:0] bits to 200h (512 bytes). For details on CMD12 automatic issuance, refer to section 48.3.4, Automatically Issuing CMD12.

RBSY Bit (MMC Response)

Set this bit to enable or disable the busy signal when receiving a response.

Table 48.3 Setting Values for the CECMDSET Register

Command	Response	CECMDSET Register Setting Value																						Remark
		—	BOOT	CMD[5:0]	RTYP[1:0]	RBSY	—	WDAT	DWEN	CMLTE	CMD12EN	RIDXC[1:0]	RCRC7C[1:0]	—	CRC16C	BOOTACK	CRCSTE	TBIT	OPDM	—	—	SBIT	—	DATW[1:0]	
CMD0	—	0	0	000000	00	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD1	R3	0	0	000001	01	0	0	0	0	0	0	01	01	0	0	0	0	0	0	0	0	0	0	00	
CMD2	R2	0	0	000010	10	0	0	0	0	0	0	01	10	0	0	0	0	0	0	0	0	0	0	00	
CMD3	R1	0	0	000011	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD4	—	0	0	000100	00	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD5	R1b	0	0	000101	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD6	R1	0	0	000110	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	BGO
	R1b	0	0	000110	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD7	R1	0	0	000111	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
	R1b	0	0	000111	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD8	R1	0	0	001000	01	0	0	1	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD9	R2	0	0	001001	10	0	0	0	0	0	0	01	10	0	0	0	0	0	0	0	0	0	0	00	
CMD10	R2	0	0	001010	10	0	0	0	0	0	0	01	10	0	0	0	0	0	0	0	0	0	0	00	
CMD12	R1	0	0	001100	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
	R1b	0	0	001100	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD13	R1	0	0	001101	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
	R1b	0	0	001101	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	HPI
CMD14	R1	0	0	001110	01	0	0	1	0	0	0	00	00	0	1	0	0	0	0	0	0	1	0	**	
CMD15	—	0	0	001111	00	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD16	R1	0	0	010000	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD17	R1	0	0	010001	01	0	0	1	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD18	R1	0	0	010010	01	0	0	1	0	1	0	00	00	0	0	0	0	0	0	0	0	0	0	**	Pre-defined
	R1	0	0	010010	01	0	0	1	0	1	1	00	00	0	0	0	0	0	0	0	0	0	0	**	Open-ended
CMD19	R1	0	0	010011	01	0	0	1	1	0	0	00	00	0	0	0	1	0	0	0	0	0	0	**	
CMD23	R1	0	0	010111	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD24	R1	0	0	011000	01	0	0	1	1	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD25	R1	0	0	011001	01	0	0	1	1	1	0	00	00	0	0	0	0	0	0	0	0	0	0	**	Pre-defined
	R1	0	0	011001	01	0	0	1	1	1	1	00	00	0	0	0	0	0	0	0	0	0	0	**	Open-ended
CMD26	R1	0	0	011010	01	0	0	1	1	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD27	R1	0	0	011011	01	0	0	1	1	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD28	R1b	0	0	011100	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD29	R1b	0	0	011101	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD30	R1	0	0	011110	01	0	0	1	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD31	R1	0	0	011111	01	0	0	1	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD35	R1	0	0	100011	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD36	R1	0	0	100100	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD38	R1b	0	0	100110	01	1	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD39	R4	0	0	100111	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD40	R5	0	0	101000	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	Send CMD
	R5	0	0	101000	01	0	0	0	0	0	0	00	00	0	0	0	0	1	1	0	0	0	0	00	Send RSP
CMD42	R1	0	0	101010	01	0	0	1	1	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	
CMD55	R1	0	0	110111	01	0	0	0	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	00	
CMD56	R1	0	0	111000	01	0	0	1	0	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	Read
	R1	0	0	111000	01	0	0	1	1	0	0	00	00	0	0	0	0	0	0	0	0	0	0	**	Write
Boot operation		0	1	000000	00	0	0	1	0	1	0	00	00	0	0	*	0	0	0	0	0	0	0	**	

48.2.2 Argument Register (CEARG)

Address(es): 0008 8508h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CEARG register defines the argument field value for the command issued. Set a value to the CEARG register before starting the command sequence. The argument field value for an automatically issued CMD12 should be set in the CEARGCMD12 register.

48.2.3 Automatically Issued CMD12 Argument Register (CEARGCMD12)

Address(es): 0008 850Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CEARGCMD12 register defines the argument field value of an automatically issued CMD12. This register is only accessible when CMD12 is automatically issued during a multiple block transfer. Set a value to the CEARGCMD12 register before starting the command sequence. For details on CMD12 automatic issuance, refer to section 48.3.4, Automatically Issuing CMD12.

48.2.4 Command Control Register (CECMDCTRL)

Address(es): 0008 8510h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	BREAK
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BREAK	Command Sequence Force Stop	Writing 1 to this bit stops the command sequence. This bit will not automatically revert to 0, so after setting it to 1, set it back to 0.	R/W
b31 to b1	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W

BREAK Bit (Command Sequence Force Stop)

To stop the command sequence, when the BREAK bit is 0, set it to 1 and then to 0 in succession. Then confirm that the CEHOSTSTS1.CMDSEQ flag is 0, set the CEVERSION.SWRST bit to 1, and perform an MMCIF software reset. When an MMCIF software reset is performed, registers associated with the MMCIF module become their value after reset values, so initial settings are required.

48.2.5 Transfer Block Setting Register (CEBLOCKSET)

Address(es): 0008 8514h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	BLKCNT[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BLKSIZ[15:0]															
Value after reset:	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	BLKSIZ[15:0]	Transfer Block Size	These bits define the transfer block size. When performing a single block transfer, values equivalent to 1 to 512 (bytes) can be set. When performing a multiple block transfer, set a value equivalent to 512 (bytes).	R/W
b31 to b16	BLKCNT[15:0]	Number of Transfer Blocks *1	These bits define the number of transfer blocks.	R/W

Note 1. These bits are accessible during a multiple block transfer.

The CEBLOCKSET register defines the block size of the data to be transferred, and the number of blocks. Set a value to the CEBLOCKSET register before starting the command sequence.

48.2.6 Clock Control Register (CECLKCTRL)

Address(es): 0008 8518h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	MMCBUSBSY	—	—	—	—	—	—	CLKEN	—	—	—	—	CLKDIV[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	SRSPTO[1:0]		SRBSYTO[3:0]				SRWDTO[3:0]				—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description		R/W
b3 to b0	—	Reserved	These bits are 0 when read. Set them to 0 when writing.		R/W
b7 to b4	SRWDTO[3:0]	Write Data Timeout/Read Data Timeout Setting	b7 b4 0 0 0 0: MMCIF × 2^{14} 0 0 0 1: MMCIF × 2^{15} 0 0 1 0: MMCIF × 2^{16} 0 0 1 1: MMCIF × 2^{17} 0 1 0 0: MMCIF × 2^{18} 0 1 0 1: MMCIF × 2^{19} 0 1 1 0: MMCIF × 2^{20} 0 1 1 1: MMCIF × 2^{21}	b7 b4 1 0 0 0: MMCIF × 2^{22} 1 0 0 1: MMCIF × 2^{23} 1 0 1 0: MMCIF × 2^{24} 1 0 1 1: MMCIF × 2^{25} 1 1 0 0: MMCIF × 2^{26} 1 1 0 1: MMCIF × 2^{27} 1 1 1 0: MMCIF × 2^{28} 1 1 1 1: MMCIF × 2^{29}	R/W
b11 to b8	SRBSYTO[3:0]	Response Busy Timeout Setting	b11 b8 0 0 0 0: MMCIF × 2^{14} 0 0 0 1: MMCIF × 2^{15} 0 0 1 0: MMCIF × 2^{16} 0 0 1 1: MMCIF × 2^{17} 0 1 0 0: MMCIF × 2^{18} 0 1 0 1: MMCIF × 2^{19} 0 1 1 0: MMCIF × 2^{20} 0 1 1 1: MMCIF × 2^{21}	b11 b8 1 0 0 0: MMCIF × 2^{22} 1 0 0 1: MMCIF × 2^{23} 1 0 1 0: MMCIF × 2^{24} 1 0 1 1: MMCIF × 2^{25} 1 1 0 0: MMCIF × 2^{26} 1 1 0 1: MMCIF × 2^{27} 1 1 1 0: MMCIF × 2^{28} 1 1 1 1: MMCIF × 2^{29}	R/W
b13, b12	SRSPTO[1:0]	Response Timeout Setting	b13 b12 0 0 : MMCIF clock × 64 0 1 : MMCIF clock × 128	b13 b12 1 0 : MMCIF clock × 256 1 1 : Do not set this value.	R/W
b15, b14	—	Reserved	These bits are 0 when read. Set them to 0 when writing.		R/W
b19 to b16	CLKDIV[3:0]	MMCIF Clock Frequency Select *1	b19 b16 0 0 0 0: PCLKB/2 0 0 0 1: PCLKB/2^2 0 0 1 0: PCLKB/2^3 0 0 1 1: PCLKB/2^4 0 1 0 0: PCLKB/2^5	b19 b16 0 1 0 1: PCLKB/2^6 0 1 1 0: PCLKB/2^7 0 1 1 1: PCLKB/2^8 1 0 0 0: PCLKB/2^9 1 0 0 1: PCLKB/2^{10}	R/W
			Only set the values listed above.		
b23 to b20	—	Reserved	These bits are 0 when read. Set them to 0 when writing.		R/W
b24	CLKEN	MMCIF Clock Output Control *1	0: MMCIF clock is not output from the MMC_CLK pin (low level output) 1: MMCIF clock is output from the MMC_CLK pin		R/W
b30 to b25	—	Reserved	These bits are 0 when read. Set them to 0 when writing.		R/W
b31	MMCBUSBSY	MMC Bus Status Flag	0: MMC bus is not busy 1: MMC bus is busy		R

Note 1. Do not rewrite the CLKEN or CLKDIV[3:0] bits when the MMCBUSBSY flag is 1.

The CECLKCTRL register controls the MMCIF clock and defines the timeout value. Do not rewrite the CECLKCTRL register during the command sequence.

MMCBUSBSY Flag (MMC Bus Status Flag)

When writing a value to the CECMDSET register and starting the command sequence, the CEHOSTSTS1.CMDSEQ flag and MMCBUSBSY flag become 1 simultaneously. When the command sequence is complete and the

CEHOSTSTS1.CMDSEQ flag becomes 0, 10 cycles of the MMCIF clock are output before the MMCBUSBSY flag becomes 0.

48.2.7 Buffer Access Setting Register (CEBUFACC)

Address(es): 0008 851Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	DMATYP	DMAWEN	DMAREN	—	—	—	—	—	—	—	ATYP
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b16	ATYP	Buffer Access Select	0: When accessing the CEDATA register, the byte endian is not switched 1: When accessing the CEDATA register, the byte endian is switched	R/W
b23 to b17	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b24	DMAREN	Enable DMA Transfer Request to Read the CEDATA Register	0: CEDATA register cannot be read using DMA transfer 1: CEDATA register can be read using DMA transfer	R/W
b25	DMAWEN	Enable DMA Transfer Request to Write to the CEDATA Register	0: CEDATA register cannot be written to using DMA transfer 1: CEDATA register can be written to using DMA transfer	R/W
b26	DMATYP	DMA Transfer Method Select	Set this bit to 1 when the DMAREN or DMAWEN bit is 1 (enabled).	R/W
b31 to b27	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W

The CEBUFACC register is used to select a method of accessing the CEDATA register, and to set the DMAC and DTC transfer method. Do not rewrite the CEBUFACC register during the command sequence. For details on the MMCIF buffer, refer to section 48.3.3, MMCIF Buffer Structure and Access Method.

48.2.8 Response Register 0 (CERESP0), Response Register 1 (CERESP1), Response Register 2 (CERESP2), Response Register 3 (CERESP3)

Address(es): CERESP3 0008 8520h, CERESP2 0008 8524h, CERESP1 0008 8528h, CERESP0 0008 852Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Registers CERESP0 to CERESP3 are read-only registers used for storing response values from the MMC. Depending on the type of response received, the MMCIF divides and stores the responses in their appropriate registers. Table 48.4 lists the Response Value Storage Destinations. Refer to section 48.3.1, Command and Response Formats for details on the format of the response value.

Table 48.4 Response Value Storage Destinations

Response Type	CERESP3 Register	CERESP2 Register	CERESP1 Register	CERESP0 Register
R1	—	—	—	[39:8]
R1b *1	—	—	—	[39:8]
R2	[127:96]	[95:64]	[63:32]	[31:0]
R3	—	—	—	[39:8]
R4	—	—	—	[39:8]
R5	—	—	—	[39:8]

Note 1. The response for an automatically issued CMD12 is stored in the CERESPCMD12 register.

48.2.9 Automatically Issued CMD12 Response Register (CERESPCMD12)

Address(es): 0008 8530h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CERESPCMD12 is a read-only register that stores the response from the MMC when CMD12 is automatically issued.

48.2.10 Data Register (CEDATA)

Address(es): 0008 8534h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The CEDATA data register is used for accessing the MMCIF buffer. Refer to section 48.3.2, Data Block Format for details on the format of the read and write data.

48.2.11 Boot Operation Setting Register (CEBOOT)

Address(es): 0008 853Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	SBTCLKDIV[3:0]				SBTACKTO[3:0]				SFSTBTDATTO[3:0]				SBTDATTO[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b19 to b16	SBTDATTO[3:0]	Setting for Timeout Between Boot Data	b19 b16 0 0 0 0: 2^{14} × MMCIF clock cycle 0 0 0 1: 2^{15} × MMCIF clock cycle 0 0 1 0: 2^{16} × MMCIF clock cycle 0 0 1 1: 2^{17} × MMCIF clock cycle 0 1 0 0: 2^{18} × MMCIF clock cycle 0 1 0 1: 2^{19} × MMCIF clock cycle 0 1 1 0: 2^{20} × MMCIF clock cycle 0 1 1 1: 2^{21} × MMCIF clock cycle b19 b16 1 0 0 0: 2^{22} × MMCIF clock cycle 1 0 0 1: 2^{23} × MMCIF clock cycle 1 0 1 0: 2^{24} × MMCIF clock cycle 1 0 1 1: 2^{25} × MMCIF clock cycle 1 1 0 0: 2^{26} × MMCIF clock cycle 1 1 0 1: 2^{27} × MMCIF clock cycle 1 1 1 0: 2^{28} × MMCIF clock cycle 1 1 1 1: 2^{29} × MMCIF clock cycle	R/W
b23 to b20	SFSTBTDATTO[3:0]	First Boot Data Timeout Setting	b23 b20 0 0 0 0: 2^{14} × MMCIF clock cycle 0 0 0 1: 2^{15} × MMCIF clock cycle 0 0 1 0: 2^{16} × MMCIF clock cycle 0 0 1 1: 2^{17} × MMCIF clock cycle 0 1 0 0: 2^{18} × MMCIF clock cycle 0 1 0 1: 2^{19} × MMCIF clock cycle 0 1 1 0: 2^{20} × MMCIF clock cycle 0 1 1 1: 2^{21} × MMCIF clock cycle b23 b20 1 0 0 0: 2^{22} × MMCIF clock cycle 1 0 0 1: 2^{23} × MMCIF clock cycle 1 0 1 0: 2^{24} × MMCIF clock cycle 1 0 1 1: 2^{25} × MMCIF clock cycle 1 1 0 0: 2^{26} × MMCIF clock cycle 1 1 0 1: 2^{27} × MMCIF clock cycle 1 1 1 0: 2^{28} × MMCIF clock cycle 1 1 1 1: 2^{29} × MMCIF clock cycle	R/W
b27 to b24	SBTACKTO[3:0]	Boot Acknowledge Timeout Setting	b27 b24 0 0 0 0: 2^{14} × MMCIF clock cycle 0 0 0 1: 2^{15} × MMCIF clock cycle 0 0 1 0: 2^{16} × MMCIF clock cycle 0 0 1 1: 2^{17} × MMCIF clock cycle 0 1 0 0: 2^{18} × MMCIF clock cycle 0 1 0 1: 2^{19} × MMCIF clock cycle 0 1 1 0: 2^{20} × MMCIF clock cycle 0 1 1 1: 2^{21} × MMCIF clock cycle b27 b24 1 0 0 0: 2^{22} × MMCIF clock cycle 1 0 0 1: 2^{23} × MMCIF clock cycle 1 0 1 0: 2^{24} × MMCIF clock cycle 1 0 1 1: 2^{25} × MMCIF clock cycle 1 1 0 0: 2^{26} × MMCIF clock cycle 1 1 0 1: 2^{27} × MMCIF clock cycle 1 1 1 0: 2^{28} × MMCIF clock cycle 1 1 1 1: 2^{29} × MMCIF clock cycle	R/W
b31 to b28	SBTCLKDIV[3:0]	MMCIF Clock Frequency During Boot Operations	b31 b28 0 0 0 0: PCLKB/2 0 0 0 1: PCLKB/4 0 0 1 0: PCLKB/8 0 0 1 1: PCLKB/16 Only set the values listed above.	R/W

The CEBOOT register is used for selecting the MMCIF clock frequency during boot operations, and for setting timeout values. Do not rewrite this register during a command sequence or during boot operations.

SBTCLKDIV[3:0] Bits (MMCIF Clock Frequency During Boot Operations)

The SBTCLKDIV[3:0] bit setting value must be the equal to or lower than the MMCIF clock frequency selected in the CECLKCTRL.CLKDIV[3:0] bits (the MMCIF clock frequency during boot operations must be equal to or greater than the MMCIF clock frequency in normal mode).

Refer to section 48.3.5, MMCIF Clock Frequency During Boot Operations for details on the MMCIF clock frequency during boot operation.

48.2.12 Interrupt Status Flag Register (CEINT)

Address(es): 0008 8540h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	CMD12DRE	CMD12RBE	CMD12CRE	DTRANE	BUFRE	BUFWEN	BUFREN	—	—	RBSYE	CRSPE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CMDVIO	BUFVIO	—	—	WDATERR	RDATERR	RIDXERR	RSPERR	—	—	—	CRCSTO	WDATTO	RDATTO	RBSYTO	RSPTO
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RSPTO	Response Timeout Flag	0: Response timeout did not occur 1: Response timeout occurred	R/(W) *1
b1	RBSYTO	Response Busy Timeout Flag	0: Response busy timeout did not occur 1: Response busy timeout occurred	R/(W) *1
b2	RDATTO	Read Data Timeout Flag	0: Read data timeout did not occur 1: Read data timeout occurred	R/(W) *1
b3	WDATTO	Write Data Timeout Flag	0: Write data timeout did not occur 1: Write data timeout occurred	R/(W) *1
b4	CRCSTO	CRC Status Timeout Flag	0: CRC status timeout did not occur 1: CRC status timeout occurred	R/(W) *1
b7 to b5	—	Reserved	These bits are 0 when read and cannot be modified.	R
b8	RSPERR	Response Error Flag	0: Response error did not occur 1: Response error occurred	R/(W) *1
b9	RIDXERR	Response Index Error Flag	0: Response index error did not occur 1: Response index error occurred	R/(W) *1
b10	RDATERR	Read Data Error Flag	0: Read data error did not occur 1: Read data error occurred	R/(W) *1
b11	WDATERR	Write Data Error Flag	0: Write data error did not occur 1: Write data error occurred	R/(W) *1
b13, b12	—	Reserved	These bits are 0 when read and cannot be modified.	R
b14	BUFVIO	MMCIF Buffer Access Error Flag	0: MMCIF buffer access error did not occur 1: MMCIF buffer access error occurred	R/(W) *1
b15	CMDVIO	Command Issue Error Flag	0: Command issuance error did not occur 1: Command issuance error occurred	R/(W) *1
b16	CRSPE	Command Response Complete Flag	0: Command transmission or response reception incomplete 1: Command transmission or response reception complete	R/(W) *1
b17	RBSYE	Response Busy Complete Flag	0: Response busy reception incomplete 1: Response busy reception complete	R/(W) *1
b19, b18	—	Reserved	These bits are 0 when read and cannot be modified.	R
b20	BUFREN	MMCIF Buffer Read Enable Flag	0: Reading data from MMCIF buffer is disabled 1: Reading data from MMCIF buffer is enabled	R/(W) *1
b21	BUFWEN	MMCIF Buffer Write Enable Flag	0: Writing data to MMCIF buffer is disabled 1: Writing data to MMCIF buffer is enabled	R/(W) *1
b22	BUFRE	MMCIF Buffer Read Complete Flag	0: Reading data from MMCIF buffer is incomplete 1: Reading data from MMCIF buffer is complete	R/(W) *1
b23	DTRANE	Data Transmit Complete Flag	0: Data transmission incomplete 1: Data transmission complete	R/(W) *1
b24	CMD12CRE	Automatically Issued CMD12 Response Complete Flag	0: CMD12 automatic issuance incomplete 1: CMD12 automatic issuance complete	R/(W) *1
b25	CMD12RBE	Automatically Issued CMD12 Response Busy Complete Flag	0: Response reception and response busy triggered by automatically issued CMD12 are incomplete 1: Response reception and response busy triggered by automatically issued CMD12 are complete	R/(W) *1

Bit	Symbol	Bit Name	Description	R/W
b26	CMD12DRE	Automatically Issued CMD12 Response Busy and MMCIF Buffer Read Complete Flag	0: Response busy and MMCIF buffer read access triggered by automatically issued CMD12 are incomplete 1: Response busy and MMCIF buffer read access triggered by automatically issued CMD12 are complete	R/(W) *1
b31 to b27	—	Reserved	These bits are 0 when read and cannot be modified.	R

Note 1. This flag cannot be set to 1 by the user. This flag becomes 0 when set to 0 by the user.

The CEINT register indicates the various states in the command sequence. When clearing a flag, set the flag to be cleared to 0 and set the other flags to 1. Refer to section 48.3.8, MMCIF Processing When an Error or Timeout Occurs for details on MMCIF operation when errors and timeouts occur.

RSPTO Flag (Response Timeout Flag)

This flag indicates that a response or boot acknowledge was not received within the specified period. Note that the command sequence does not stop even if the RSPTO flag becomes 1.

— When not performing a boot operation, this flag becomes 1 under the following condition:
- After a command is issued (including an automatically issued CMD12), a response is not received even after the number of clocks selected in the CECLKCTRL.SRSPTO[1:0] bits have been output.

— When performing a boot operation, this flag becomes 1 under the following condition:
- When the CECMDSET.BOOTACK bit is set to 1 (boot acknowledge received), a boot acknowledge is not received even after the number of clocks selected in the CEBOOT.SBTACKTO[3:0] bits have been output.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

RBSYTO Flag (Response Busy Timeout Flag)

This flag indicates that the response is in a busy state longer than the specified period. Note that the command sequence does not stop even if the RBSYTO flag becomes 1.

— This flag becomes 1 under the following condition:
- After a command is issued (including an automatically issued CMD12), the response is in the busy state even after the number of clocks selected in the CECLKCTRL.SRBSYTO[3:0] bits have been output.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

RDATTO Flag (Read Data Timeout Flag)

This flag indicates that data was not received within the specified period. Note that the command sequence does not stop even if the RDATTO flag becomes 1.

— When not performing a boot operation, this flag becomes 1 under any of the following conditions:
- After a read command is issued, data is not received even after the number of clocks selected in the CECLKCTRL.SRWDTO[3:0] bits have been output.
- After read data is received, data is not received even after the number of clocks selected in the CECLKCTRL.SRWDTO[3:0] bits have been output.

— When performing a boot operation, this flag becomes 1 under any of the following conditions:
- The first data is not received even after the number of clocks selected in the CEBOOT.SFSTBTDATTO[3:0] bits have been output.
- After read data is received, the next data is not received even after the number of clocks selected in the CEBOOT.SBTDATTO[3:0] bits have been output.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

WDATTO Flag (Write Data Timeout Flag)

During a data write access, this flag indicates that the MMC was in the busy state longer than the specified period. Note that the command sequence does not stop even when the WDATTO flag becomes 1.

— This flag becomes 1 under the following condition:
- After a CRC status token is received, the MMC is in a busy state even after the number of clocks selected in the CECLKCTRL.SRWDTO[3:0] bits have been output.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

CRCSTO Flag (CRC Status Timeout Flag)

This flag indicates that a CRC status token was not received. Note that the command sequence does not stop even if the CRCSTO flag becomes 1.

— This flag becomes 1 under the following condition:
- A CRC status token is not received.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

RSPERR Flag (Response Error Flag)

This flag indicates that the response or boot acknowledge is in error. Note that the command sequence stops when the RSPERR flag becomes 1.

— When not performing a boot operation, this flag becomes 1 under any of the following conditions:
- The response's transmission bit is 1.
- The response's end bit is in error.
- Bits [7:1] of the response are in error (content to be checked is specified in the CECMDSET.RCRC7C[1:0] bits).

— When performing a boot operation, this flag becomes 1 under any of the following conditions:
- The bit pattern of the boot acknowledge is in error.
- The end bit of the boot acknowledge is in error.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

RIDXERR Flag (Response Index Error Flag)

This flag indicates that the command index or check bits for the response is in error. Note that the command sequence stops when the RIDXERR flag becomes 1.

— This flag becomes 1 under the following condition:
- The response's command index field value or check bits field value is in error (content to be checked is specified in the CECMDSET.RIDXC[1:0] bits).

— This flag becomes 0 under the following condition:
- The flag is set to 0.

RDATERR Flag (Read Data Error Flag)

This flag indicates that the read data is in error. Note that the command sequence stops when the RDATERR flag becomes 1.

— This flag becomes 1 under any of the following conditions:
- CMD16 of the read data is in error.
- The end bit of the read data is in error.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

WDATERR Flag (Write Data Error Flag)

This flag indicates that the write data is in error. Note that the command sequence stops when the WDATERR flag becomes 1.

— This flag becomes 1 under any of the following conditions:
- The status of the CRC status token is in error.
- The end bit of the CRC status token is in error.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

BUFVIO Flag (MMCIF Buffer Access Error Flag)

This flag indicates illegal accesses to the MMCIF buffer. Note that the command sequence does not stop even if the BUFVIO flag becomes 1.

— This flag becomes 1 under any of the following conditions:
- The CEDATA register was accessed more times than the block size set in the CEBLOCKSET.BLKSIZ[15:0] bits.
- Despite the BUFREN bit not being set to 1 (during DMA transfer, the MMCIF buffer read DMA transfer is not requested), the CEDATA register was accessed while data was being read from the MMC.
- Despite the BUFWEN bit not being set to 1 (during DMA transfer, the MMCIF buffer write DMA transfer is not requested), the CEDATA register was accessed while data was being written to the MMC.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

Note: If the MMCIF buffer is accessed after a communication error occurs, the BUFVIO flag may become 1.

CMDVIO Flag (Command Issue Error Flag)

This flag indicates that registers CECMDSET and CEBLOCKSET were set illegally.

— This flag becomes 1 under any of the following conditions:
- A value is set to the CECMDSET.CMD[5:0] bits during a command sequence (the command sequence does not automatically stop).
- A value is set to the CECMDSET.CMD[5:0] bits when one of the following is in agreement with the CECMDSET and CEBLOCKSET register setting:
  - — The RTYP[1:0] bits are 00b (no response), and the RBSY bit is 1 (response busy).
  - — The RTYP[1:0] bits are 00b, the WDAT bit is 1 (data present), and the BOOT bit is 0 (command sequence when not performing boot operations).
  - — The WDAT bit is 0 (no data present), and the CMD12EN bit is 1 (CMD12 is automatically issued).
  - — The WDAT bit is 1, the CMLTE bit is 0 (single block transfer), and the CMD12EN bit is 1.
  - — The WDAT bit is 1, the RBSY bit is 1 (response busy), and the CMD12EN bit is 1.
  - — The WDAT bit is 1, and the BLKSIZ[15:0] bits (transfer block size) are 00h.
  - — The WDAT bit is 1, and the BLKSIZ[15:0] bits are greater than 512.
  - — The WDAT bit is 1, the CMLTE bit is 1 (multiple block transfer), and the BLKCNT[15:0] bits (number of transfer blocks) are 00h.
  - — The BOOT bit is 1 (command sequence when performing boot operations), and the WDAT bit is 0 (no data present).
  - — The BOOT bit is 1, and the DWEN bit is 1 (write data to the MMC).
  - — The BOOT bit is 1, and the RBSY bit is 1.
  - — The BOOT bit is 1, and the CMD12EN bit is 1.
  - — The BOOTACK bit is 1 (boot acknowledge received), and the BOOT bit is 0 (command sequence when not performing boot operations).

— This flag becomes 0 under the following condition:
- The flag is set to 0.

CRSPE Flag (Command Response Complete Flag)

This flag indicates when command issuance or response reception is complete. The response complete flag for the automatically issued CMD12 is the CMD12CRE flag.

— When not performing a boot operation, this flag becomes 1 under any of the following conditions:
- A command is issued when no response is configured.
- A response is received when a 6-byte response and 17-byte response are set.

— When performing a boot operation, this flag becomes 1 under the following condition:
- A boot acknowledge is received while the CECMDSET.BOOTACK bit is set to 1 (boot acknowledge received).

— This flag becomes 0 under the following condition:
- The flag is set to 0.

RBSYE Flag (Response Busy Complete Flag)

This flag indicates that the response busy is complete. Note that when the RBSYE flag becomes 1, the CRSPE flag also becomes 1. The response busy complete flag for the automatically issued CMD12 is the CMD12RBE flag.

— This flag becomes 1 under the following condition:
- Response reception and response busy reception are complete.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

BUFREN Flag (MMCIF Buffer Read Enable Flag)

This flag indicates that the MMCIF buffer has become read accessible. When using the CPU to read data from the CEDATA register, set the BUFREN flag to 0 before reading the amount of data set in the CEBLOCKSET.BLKSIZ[15:0] bits. If the CEBUFACC.DMAREN bit is 1, the BUFREN flag will not become 1.

— This flag becomes 1 under the following condition:
- The transfer block size amount of data is stored in the MMCIF buffer and the MMCIF buffer becomes read accessible.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

BUFWEN Flag (MMCIF Buffer Write Enable Flag)

This flag indicates that the MMCIF buffer has become write accessible. When using the CPU to write data to the CEDATA register, set the BUFWEN flag to 0 before writing the amount of data set in the CEBLOCKSET.BLKSIZ[15:0] bits. If the CEBUFACC.DMAWEN bit is 1, the BUFWEN flag will not become 1.

— This flag becomes 1 under the following condition:
- The MMCIF buffer becomes empty and becomes write accessible.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

BUFRE Flag (MMCIF Buffer Read Complete Flag)

This flag indicates that the read access of the MMCIF is complete.

— When not performing a boot operation, this flag becomes 1 under the following condition:
- All data in all blocks is received, the read access of the MMCIF buffer is finished, and the MMCIF buffer is empty.

— When performing a boot operation, this flag becomes 1 under the following condition:
- All data in all blocks is received, the read access of the MMCIF buffer is finished, the MMC_CMD pin changes from low to high, and the amount of time it takes 48 MMCIF clock cycles to elapse has passed.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

DTRANE Flag (Data Transmit Complete Flag)

This flag indicates the all data in all blocks has been transmitted.

— This flag becomes 1 under any of the following conditions:

- When receiving a CRC status token, the busy status is complete after the CRC status token is received.
- When not receiving a CRC status token, data transmission is complete.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

CMD12CRE Flag (Automatically Issued CMD12 Response Complete Flag)

This flag indicates that the response for the automatically issued CMD12 was received.

— This flag becomes 1 under the following condition:

- A response is received for the automatically issued CMD12.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

CMD12RBE Flag (Automatically Issued CMD12 Response Busy Complete Flag)

This flag indicates that the response busy for the automatically issued CMD12 is complete. Note that when the CMD12RBE flag becomes 1, the CMD12CRE flag also becomes 1. When the CMD12RBE flag becomes 1 during a multiple block write, the DTRANE flag also becomes 1.

— This flag becomes 1 under the following condition:

- A response is received for the automatically issued CMD12, and the response busy is complete.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

CMD12DRE Flag (Automatically Issued CMD12 Response Busy and MMCIF Buffer Read Complete Flag)

This flag indicates that the response busy for the automatically issued CMD12 is complete, and the MMCIF buffer read access is complete. Note that when the CMD12DRE flag becomes 1, the CMD12RBE, CMD12CRE, and BUFRE flags also become 1.

— This flag becomes 1 under the following condition:

- The response busy for the automatically issued CMD12 is complete, and the read access from the MMCIF buffer is complete.

— This flag becomes 0 under the following condition:

- The flag is set to 0.

48.2.13 Interrupt Request Enable Register (CEINTEN)

Address(es): 0008 8544h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	MCMD12DRE	MCMD12RBE	MCMD12CRE	MDTRANE	MBUFRE	MBUFWEN	MBUFREN	—	—	MRBSYE	MCRSPE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	MCMDVIO	MBUFVIO	—	—	MWDATERR	MRDATERR	MRIDXERR	MRSPERR	—	—	—	MCRCSTO	MWDATTO	MRDATTO	MRBSYTO	MRSPTO
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Symbol	Bit Name	Description	R/W
b0	MRSPTO	RSPTO Interrupt Request Enable	0: RSPTO flag interrupt requests disabled 1: RSPTO flag interrupt requests enabled	R/W
b1	MRBSYTO	RBSYTO Interrupt Request Enable	0: RBSYTO flag interrupt requests disabled 1: RBSYTO flag interrupt requests enabled	R/W
b2	MRDATTO	RDATTO Interrupt Request Enable	0: RDATTO flag interrupt requests disabled 1: RDATTO flag interrupt requests enabled	R/W
b3	MWDATTO	WDATTO Interrupt Request Enable	0: WDATTO flag interrupt requests disabled 1: WDATTO flag interrupt requests enabled	R/W
b4	MCRCSTO	CRCSTO Interrupt Request Enable	0: CRCSTO flag interrupt requests disabled 1: CRCSTO flag interrupt requests enabled	R/W
b7 to b5	—	Reserved	These bits are 0 when read and cannot be modified.	R
b8	MRSPERR	RSPERR Interrupt Request Enable	0: RSPERR flag interrupt requests disabled 1: RSPERR flag interrupt requests enabled	R/W
b9	MRIDXERR	RIDXERR Interrupt Request Enable	0: RIDXERR flag interrupt requests disabled 1: RIDXERR flag interrupt requests enabled	R/W
b10	MRDATERR	RDATERR Interrupt Request Enable	0: RDATERR flag interrupt requests disabled 1: RDATERR flag interrupt requests enabled	R/W
b11	MWDATERR	WDATERR Interrupt Request Enable	0: WDATERR flag interrupt requests disabled 1: WDATERR flag interrupt requests enabled	R/W
b13, b12	—	Reserved	These bits are 0 when read and cannot be modified.	R
b14	MBUFVIO	BUFVIO Interrupt Request Enable	0: BUFVIO flag interrupt requests disabled 1: BUFVIO flag interrupt requests enabled	R/W
b15	MCMDVIO	CMDVIO Interrupt Request Enable	0: CMDVIO flag interrupt requests disabled 1: CMDVIO flag interrupt requests enabled	R/W
b16	MCRSPE	CRSPE Interrupt Request Enable	0: CRSPE flag interrupt requests disabled 1: CRSPE flag interrupt requests enabled	R/W
b17	MRBSYE	RBSYE Interrupt Request Enable	0: RBSYE flag interrupt requests disabled 1: RBSYE flag interrupt requests enabled	R/W
b19, b18	—	Reserved	These bits are 0 when read and cannot be modified.	R
b20	MBUFREN	BUFREN Interrupt Request Enable	0: BUFREN flag interrupt requests disabled 1: BUFREN flag interrupt requests enabled	R/W
b21	MBUFWEN	BUFWEN Interrupt Request Enable	0: BUFWEN flag interrupt requests disabled 1: BUFWEN flag interrupt requests enabled	R/W
b22	MBUFRE	BUFRE Interrupt Request Enable	0: BUFRE flag interrupt requests disabled 1: BUFRE flag interrupt requests enabled	R/W
b23	MDTRANE	DTRANE Interrupt Request Enable	0: DTRANE flag interrupt requests disabled 1: DTRANE flag interrupt requests enabled	R/W
b24	MCMD12CRE	CMD12CRE Interrupt Request Enable	0: CMD12CRE flag interrupt requests disabled 1: CMD12CRE flag interrupt requests enabled	R/W
b25	MCMD12RBE	CMD12RBE Interrupt Request Enable	0: CMD12RBE flag interrupt requests disabled 1: CMD12RBE flag interrupt requests enabled	R/W
b26	MCMD12DRE	CMD12DRE Interrupt Request Enable	0: CMD12DRE flag interrupt requests disabled 1: CMD12DRE flag interrupt requests enabled	R/W
b31 to b27	—	Reserved	These bits are 0 when read and cannot be modified.	R

When the status flags in the CEINT register become 1, the CEINTEN register controls whether or not to generate an

interrupt request. When bits in this register are 1 and the corresponding status flag in the CEINT register is 1, then an interrupt request is generated. Refer to section 48.5, Interrupts for details on interrupt requests.

48.2.14 Status Register 1 (CEHOSTSTS1)

Address(es): 0008 8548h



Bit	Symbol	Bit Name	Description	R/W
b15 to b0	RCVBLK[15:0]	Number of Blocks Transferred Flag	Indicates the number of blocks transferred	R
b23 to b16	DATSIG[7:0]	MMC_D[7:0] Pin Status Flag	Indicates the status of pins MMC_D7 to MMC_D0 0: Pin level is low 1: Pin level is high	R
b29 to b24	RSPIDX[5:0]	Response Index	Indicates the command index field value or the check bits field value of the response	R
b30	CMDSIG	MMC_CMD Pin Status Flag	Indicates the status of the MMC_CMD pin 0: Pin level is low 1: Pin level is high	R
b31	CMDSEQ	Command Sequence Status Flag	0: Command sequence is in its initial state 1: Command sequence in progress	R

The CEHOSTSTS1 register indicates the number of blocks that have been transferred, indicates the status of the MMC_CMD pin and pins MMC_D0 to MMC_D7, indicates the index of the response received, and indicates the status of the command sequence.

RCVBLK[15:0] Bits (Number of Blocks Transferred Flag)

These bits indicate the number of blocks that have been transferred.
When the CECMDSET.DWEN bit is 0, these bits indicate the number of blocks read from the MMC.
When the CECMDSET.DWEN bit is 1, these bits indicate the number of blocks written to the MMC.

DATSIG[7:0] Bits (MMC_D[7:0] Pin Status Flag)

These bits indicate the status of pins MMC_D0 to MMC_D7.

Note: If a communication error or timeout occurs, the MMC_D0 pin may remain low.

48.2.15 Status Register 2 (CEHOSTSTS2)

Address(es): 0008 854Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	CRCSTE	CRC16E	AC12CRCE	RSPCRC7E	CRCSTEBE	RDATEBE	AC12REBE	RSPEBE	AC12IDXE	RSPIDXE	BTACKPATE	BTACKEBE	—	CRCST[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	STRDATTO	DATBSYTO	CRCSTTO	AC12BSYTO	RSPBSYTO	AC12RSPTO	STRSPTO	BTACKTO	FSTBTDATTO	BTDATTO	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b5	BTDATTO	Boot Operation Timeout Flag	0: Boot operation timeout did not occur 1: Boot operation timeout occurred	R
b6	FSTBTDATTO	First Boot Data Timeout Flag	0: First boot data timeout did not occur 1: First boot data timeout occurred	R
b7	BTACKTO	Boot Acknowledge Timeout Flag	0: Boot acknowledge timeout did not occur 1: Boot acknowledge timeout occurred	R
b8	STRSPTO	Response Timeout Flag	0: Response timeout did not occur 1: Response timeout occurred	R
b9	AC12RSPTO	Automatically Issued CMD12 Response Timeout Flag	0: Automatically issued CMD12 response timeout did not occur 1: Automatically issued CMD12 response timeout occurred	R
b10	RSPBSYTO	Response Busy Timeout Flag	0: Response busy timeout did not occur 1: Response busy timeout occurred	R
b11	AC12BSYTO	Automatically Issued CMD12 Response Busy Timeout Flag	0: Automatically issued CMD12 response busy timeout did not occur 1: Automatically issued CMD12 response busy timeout occurred	R
b12	CRCSTTO	CRC Status Timeout Flag	0: CRC status timeout did not occur 1: CRC status timeout occurred	R
b13	DATBSYTO	Data Busy Timeout Flag	0: Data busy timeout did not occur 1: Data busy timeout occurred	R
b14	STRDATTO	Read Data Timeout Flag	0: Read data timeout did not occur 1: Read data timeout occurred	R
b15	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b18 to b16	CRCST[2:0]	CRC Status Indicator Flag	Indicates the CRC status	R
b19	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b20	BTACKEBE	Boot Acknowledge End Bit Error Flag	0: Boot acknowledge end bit error did not occur 1: Boot acknowledge end bit error occurred	R
b21	BTACKPATE	Boot Acknowledge Pattern Error Flag	0: Boot acknowledge patter error did not occur 1: Boot acknowledge patter error occurred	R
b22	RSPIDXE	Command Response Index Error Flag (Other Than Automatically Issued CMD12)	0: Command response index error did not occur 1: Command response index error occurred	R
b23	AC12IDXE	Automatically Issued CMD12 Response Index Error Flag	0: Automatically issued CMD12 response index error did not occur 1: Automatically issued CMD12 response index error occurred	R
b24	RSPEBE	Command Response End Bit Error Flag (Other Than Automatically Issued CMD12)	0: Command response end bit error did not occur 1: Command response end bit error occurred	R
b25	AC12REBE	Automatically Issued CMD12 Response End Bit Error Flag	0: Automatically issued CMD12 response end bit error did not occur 1: Automatically issued CMD12 response end bit error occurred	R
b26	RDATEBE	Read Data End Bit Error Flag	0: Read data end bit error did not occur 1: Read data end bit error occurred	R
b27	CRCSTEBE	CRC Status End Bit Error Flag	0: CRC status end bit error did not occur 1: CRC status end bit error occurred	R

Bit	Symbol	Bit Name	Description	R/W
b28	RSPCRC7E	Command Response CMD7 Error Flag (Other Than Automatically Issued CMD12)	0: Command response CMD7 error did not occur 1: Command response CMD7 error occurred	R
b29	AC12CRCE	Automatically Issued CMD12 Response CMD7 Error Flag	0: Automatically issued CMD12 response CMD7 error did not occur 1: Automatically issued CMD12 response CMD7 error occurred	R
b30	CRC16E	Read Data CMD16 Error Flag	0: Read data CMD16 error did not occur 1: Read data CMD16 error occurred	R
b31	CRCSTE	CRC Status Error Flag	0: CRC status error did not occur 1: CRC status error occurred	R

The CEHOSTSTS2 register indicates the status of various timeouts and errors.

BTDATTO Flag (Boot Operation Timeout Flag)
When performing boot operations, after read data is received, if the next data is not received even after the period set in the CEBOOT.SBTDATTO[3:0] bits elapses, this flag becomes 1.

FSTBTDATTO Flag (First Boot Data Timeout Flag)
When performing boot operations, if the first data is not received even after the period set in the CEBOOT.SFSTBTDATTO[3:0] bits elapses, this flag becomes 1.

BTACKTO Flag (Boot Acknowledge Timeout Flag)
When performing boot operations, if the boot acknowledge is not received even after the period set in the CEBOOT.SBTDATTO[3:0] bits elapses, this flag becomes 1.

STRSPTO Flag (Response Timeout Flag)
After issuing a command other than the automatically issued CMD12, if the response is not received even after the period set in the CECLKCTRL.SRSPTO[1:0] bits elapses, this flag becomes 1.

AC12RSPTO Flag (Automatically Issued CMD12 Response Timeout Flag)
After CMD12 is automatically issued, if the response is not received even after the period set in the CECLKCTRL.SRSPTO[1:0] bits elapses, this flag becomes 1.

RSPBSYTO Flag (Response Busy Timeout Flag)
After issuing a command other than the automatically issued CMD12, if the busy status continues even after the period set in the CECLKCTRL.SRBSYTO[3:0] bits elapses, this flag becomes 1.

AC12BSYTO Flag (Automatically Issued CMD12 Response Busy Timeout Flag)
After CMD12 is automatically issued, if the busy status continues even after the period set in the CECLKCTRL.SRBSYTO[3:0] bits elapses, this flag becomes 1.

CRCSTTO Flag (CRC Status Timeout Flag)
This flag becomes 1 if the CRC status token is not received.

DATBSYTO Flag (Data Busy Timeout Flag)
After the CRC status token is received, if the busy status continues even after the period set in the CECLKCTRL.SRWDTO[3:0] bits elapses, this flag becomes 1.

STRDATTO Flag (Read Data Timeout Flag)
After a read command is issued, if data is not received even after the period set in the CECLKCTRL.SRWDTO[3:0] bits elapses, this flag becomes 1. After data is received, if the next data is not received even after the period set in the CECLKCTRL.SRWDTO[3:0] bits elapses, this flag becomes 1.

CRCST[2:0] Flags (CRC Status Indicator Flag)
When the CECMDSET.BOOT bit is 0, these bits indicate the status of the received CRC status token.
When the CECMDSET.BOOT bit is 1, these bits indicate the bit pattern of the boot acknowledge.

BTACKEBE Flag (Boot Acknowledge End Bit Error Flag)
This flag becomes 1 if the end bit of the boot acknowledge is in error.

BTACKPATE Flag (Boot Acknowledge Pattern Error Flag)
This flag becomes 1 if the bit pattern of the boot acknowledge is in error.

RSPIDXE Flag (Command Response Index Error Flag (Other Than Automatically Issued CMD12))
If the command index field value of the response, or the check bits field value is in error, this flag becomes 1. The content of the error is defined in the CECMDSET.RIDXC[1:0] bits.

AC12IDXE Flag (Automatically Issued CMD12 Response Index Error Flag)
If the command index field value of the response for the automatically issued CMD12 is in error, this flag becomes 1. The content of the error is defined in the CECMDSET.RIDXC[1:0] bits.

RSPEBE Flag (Command Response End Bit Error Flag (Other Than Automatically Issued CMD12))
If the end bit of the response for a command other than the automatically issued CMD12 is in error, this flag becomes 1.

AC12REBE Flag (Automatically Issued CMD12 Response End Bit Error Flag)
This flag becomes 1 if the end bit of the response for the automatically issued CMD12 is in error.

RDATEBE Flag (Read Data End Bit Error Flag)
This flag becomes 1 if the end bit for the read data is in error.

CRCSTEBE Flag (CRC Status End Bit Error Flag)
This flag becomes 1 if the end bit of the CRC status token is in error.

RSPCRC7E Flag (Command Response CMD7 Error Flag (Other Than Automatically Issued CMD12))
If bits [7:1] of a response for a command other than the automatically issued CMD12 are in error, this flag becomes 1. The content of the error is stored in the CECMDSET.RCRC7C[1:0] bits.

AC12CRCE Flag (Automatically Issued CMD12 Response CMD7 Error Flag)
If bits [7:1] of the response for the automatically issued CMD12 are in error, this bit becomes 1. The content of the error is stored in the CECMDSET.RCRC7C[1:0] bits.

CRC16E Flag (Read Data CMD16 Error Flag)
This flag becomes 1 when CRC16 of the read data is in error.

CRCSTE Flag (CRC Status Error Flag)
This flag becomes 1 when the CRC status value is in error.

48.2.16 MMC Detection and Port Control Register (CEDETECT)

Address(es): 0008 8570h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	CDSIG	CDRISE	CDFALL	—	—	—	—	—	—	MCDRISE	MCDFALL	—	—	—	—
Value after reset:	0	x	0	0	0	x	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b4	MCDFALL	CDFALL Interrupt Request Enable	0: CDFALL flag interrupt request disabled 1: CDFALL flag interrupt request enabled	R/W
b5	MCDRISE	CDRISE Interrupt Request Enable	0: CDRISE flag interrupt request disabled 1: CDRISE flag interrupt request enabled	R/W
b9 to b6	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b10	—	Reserved	This bit is undefined when read. Set it to 0 when writing.	R/W
b11	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b12	CDFALL	MMC_CD Pin Falling Edge Detection Flag	0: Falling edge on the MMC_CD pin not detected 1: Falling edge on the MMC_CD pin detected	R/(W) *1
b13	CDRISE	MMC_CD Pin Rising Edge Detection Flag	0: Rising edge on the MMC_CD pin not detected 1: Rising edge on the MMC_CD pin detected	R/(W) *1
b14	CDSIG	MMC_CD Pin Status Indication Flag	This flag indicates the status of the MMC_CD pin. 0: Pin level is low 1: Pin level is high	R
b31 to b15	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W

Note 1. This flag cannot be set to 1 by the user. This flag becomes 0 when set to 0 by the user.

The CEDETECT register controls detection of the MMC. Refer to section 48.5, Interrupts for details on the MMC detection interrupt request.

CDFALL Flag (MMC_CD Pin Falling Edge Detection Flag)

— This flag becomes 1 under the following condition:
- The MMC_CD pin changes from high to low.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

CDRISE Flag (MMC_CD Pin Rising Edge Detection Flag)

— This flag becomes 1 under the following condition:
- The MMC_CD pin changes from low to high.

— This flag becomes 0 under the following condition:
- The flag is set to 0.

48.2.17 Special Mode Setting Register (CEADDMODE)

Address(es): 0008 8574h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	RESNOUT	—	CLKMAIN	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b18 to b0	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b19	CLKMAIN	MMCIF Internal Clock Control	0: Normal mode 1: Low power consumption mode (possible only when MMC is detected)	R/W
b20	—	Reserved	This bit is 0 when read. Set it to 0 when writing.	R/W
b21	RESNOUT	Reset Output *1	0: MMC_RES# pin is high 1: MMC_RES# pin is low	R/W
b31 to b22	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W

Note 1. The same functions can be performed using a general-use I/O port.

The CEADDMODE register controls the MMCIF internal clock.

48.2.18 Version Register (CEVERSION)

Address(es): 0008 857Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	SWRST	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	VERSION[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	VERSION[15:0]	Version Indicator	These bits indicate the version of the MMCIF.	R
b30 to b16	—	Reserved	These bits are 0 when read. Set them to 0 when writing.	R/W
b31	SWRST	MMCIF Software Reset	0: MMCIF exits the MMCIF software reset and enters normal operation 1: MMCIF is in the MMCIF software reset state	R/W

The CEVERSION register indicates the MMCIF version and controls the MMCIF software reset.

SWRST Bit (MMCIF Software Reset)

When the SWRST bit is set to 1, the MMCIF is reset, and all register values in the MMCIF become their value after reset (except for the SWRST bit).

48.3 MMCIF Operation

48.3.1 Command and Response Formats

Figure 48.2 shows the Command Format. The command index field value set in the CECMDSET.CMD[5:0] bits is reflected in bits [45:40] of the command, and the argument field value set in the CEARG register is reflected in bits [39:8] of the command.




Figure 48.2 Command Format

Figure 48.3 shows the format of a 6-byte response (response other than the R2 response), and Figure 48.4 shows the format of a 17-byte response (R2 response). The command index field value or check bits field value of the response is stored in the CEHOSTSTS1.RSPIDX[5:0] flags. For a 6-byte response, bits [39:8] of the response are stored in the CERESP0 register, and for a 17-byte response, bits [127:0] of the response are stored in registers CERESP3 to CERESP0.




Figure 48.3 6-Byte Response Format (Response Other Than the R2 Response)




Figure 48.4 17-Byte Response Format (R2 Response)

48.3.2 Data Block Format

Figure 48.5 shows the data block format. Refer to section 48.3.3, MMCIF Buffer Structure and Access Method for details on data 0 to data 3 shown in the figure. When writing data to an MMC, data stored in the MMCIF buffer is transmitted. When reading data from an MMC, data received from the MMC is stored in the MMCIF buffer.




Figure 48.5 Data Block Format

48.3.3 MMCIF Buffer Structure and Access Method

Figure 48.6 shows the structure of the MMCIF buffer. The MMCIF buffer is a double buffer structure, and each buffer is 512 bytes. During a multi-block write operation, after transmitting one block of data (512 bytes) from the data stored in the MMCIF buffer, if the other buffer is full, the next block of data can be transmitted. During a multi-block read operation, even if one block of receive data (512 bytes) is stored in the MMCIF buffer, if the other MMCIF buffer is empty, the next block of receive data can be stored in the MMCIF buffer. If neither buffer is empty when performing a multi-block read operation, the MMCIF stops the MMCIF clock and pauses data reception. Then, when one of the buffers becomes empty, the MMCIF starts supplying the MMCIF clock and data reception resumes.
The CEDATA register is used to access the MMCIF buffer. If the transfer block size is set to 4*n* + 1 bytes, 4*n* + 2 bytes, or 4*n* + 3 bytes, access the CEDATA register for 4(*n* + 1) bytes (*n* = 0 to 127).




Figure 48.6 MMCIF Buffer Structure (32-Bit Access)

If the CEBUFACC.ATYP bit is set to 1, when data is written from the CEDATA register to the MMCIF buffer, or when data read from the MMCIF buffer and written to the CEDATA register, the data endian can be swapped in 1-byte units. An overview of data being swapped in 1-byte units is shown in Figure 48.7.




Figure 48.7 Overview of Data Swapping in 1-Byte Units (32-Bit Access)

48.3.4 Automatically Issuing CMD12

When the CECMDSET.CMD12EN bit is set to 1 and a multiple block transfer is performed, the MMCIF automatically issues CMD12. Figure 48.8 shows the Timing for Automatically Issuing CMD12 During a Multi-Block Read Operation (1-Bit Data Bus Width). CMD12 is issued such that the end bit of the command is sent 2 bits before the end bit of the data during reception of the last block.




Figure 48.8 Timing for Automatically Issuing CMD12 During a Multi-Block Read Operation (1-Bit Data Bus Width)

Figure 48.9 shows the Timing for Automatically Issuing CMD12 During a Multi-Block Write Operation (1-Bit Data Bus Width). CMD12 is issued after the last block is transferred and the busy state is completed.




Figure 48.9 Timing for Automatically Issuing CMD12 During a Multi-Block Write Operation (1-Bit Data Bus Width)

The argument field value of the automatically issued CMD12 is set in the CEARGCMD12 register. The value for bits [39:8] of the CMD12 response are stored in the CERESPCMD12 register. Then, the response is received and the MMCIF enters the busy state.

48.3.5 MMCIF Clock Frequency During Boot Operations

Figure 48.9 shows Switching the MMCIF Clock Frequency During Boot Operations. During boot operations, when the MMC_CMD pin changes from high to low, 74 cycles of the MMCIF clock are output before the MMCIF clock frequency set in the CEBOOT.SBTCLKDIV[3:0] bits changes. After the MMC_CMD pin changes from low to high, 48 cycles of the MMCIF clock are output before the MMCIF returns to the MMCIF clock frequency set in the CECLKCTRL.CLKDIV[3:0] bits.




Figure 48.10 Switching the MMCIF Clock Frequency During Boot Operations

48.3.6 High Priority Interrupt (HPI)

The MMCIF supports the HPI in the sequence of CMD6, CMD24, CMD25 (pre-defined), and CMD38.
The following procedures are for HPI processing.

(1) Executing an HPI while writing to the MMC

1. Forcibly stop the command sequence.
2. Wait until the CEHOSTSTS1.CMDSEQ flag becomes 0.
3. Issue CMD12 (R1) and transition the state of the MMC from rcv to prg. If the state of the MMC is already in prg at this time, the MMC will not output a response.
4. Issue CMD13 (R1).
5. Issue the HPI command (i.e. CMD12 (R1b) or CMD13 (R1b), depending on which e.MMC is connected).

(2) Executing an HPI when not writing to the MMC an while the response is busy

1. Forcibly stop the command sequence.
2. Wait until the CEHOSTSTS1.CMDSEQ bit becomes 0.
3. Issue CMD13 (R1).
4. Issue the HPI command (i.e. CMD12 (R1b) or CMD13 (R1b), depending on which e.MMC is connected).

48.3.7 Background Operations (BGOs)

To execute BGOs, issue CMD6 (R1) and write to the BKOPS_START field in the EXT_CSD register of the MMC. To stop BGOs, issue CMD6 (R1) followed by CMD13 (R1), and either confirm that the device state is in tran, or confirm that the MMC_D0 pin is high. The HPI is used to interrupt BGOs. Refer to section 48.3.6, High Priority Interrupt (HPI) for details.

48.3.8 MMCIF Processing When an Error or Timeout Occurs

When an error occurs, the MMCIF may not stop. If an error occurs during a command sequence (the CEHOSTSTS1.CMDSEQ flag is 1), after forcibly stopping the command sequence, perform a MMCIF software reset. When an error occurs, note that transmit data and receive data stored in the MMCIF buffer is not guaranteed.
When a timeout occurs, the MMCIF will not stop. After a timeout occurs, before issuing the next command, forcibly stop the command sequence, perform an MMCIF software reset, and then issue the next command.

48.4 Examples of Issuing Commands

48.4.1 Issuing a Command Where a Response is Not Received and Data is Not Transferred




Figure 48.11 Issuing a Command Where a Response is Not Received and Data is Not Transferred (CMD0)

48.4.2 Issuing a Command Where Data is Not Transferred




Figure 48.12 Issuing a Command Where Data is Not Transferred (CMD13)

48.4.3 Issuing a Command Where Data is Not Transferred and the Busy Signal is Used

(1) Example where the busy time is less than the period set in bits CECLKCTRL.SRBSYTO[3:0]





Figure 48.13 Issuing a Command Where Data is Not Transferred and the Busy Signal is Used (CMD6)

(2) Example where the busy time is equal to or more than the period set in bits CECLKCTRL.SRBSYTO[3:0]



Note 1. The MMCIF can count a response busy up to 2^{29} clocks, but when using CMD38, the response busy length may exceed this count. When the count exceeds 2^{29} clocks, use the MCU's internal timer to detect response busy timeouts.

Figure 48.14 Issuing a Command Where Data is Not Transferred and Busy Signal is Used (CMD38)

48.4.4 Issuing a Single Block Read Command (CMD17)




Figure 48.15 Issuing a Single Block Read Command (CMD17)

48.4.5 Issuing a Multi-Block Read Command (CMD18)




Figure 48.16 Issuing a Multi-Block Read Command (CMD18 Pre-Defined)

48.4.6 Issuing a Multi-Block Read Command (CMD18 With Automatically Issued CMD12)




Figure 48.17 Issuing a Multi-Block Read Command (CMD18 Open-Ended)

48.4.7 Issuing a Single Block Write Command (CMD24)




Figure 48.18 Issuing a Single Block Write Command (CMD24)

48.4.8 Issuing a Multi-Block Write Command (CMD25)




Figure 48.19 Issuing a Multi-Block Write Command (CMD25 Pre-Defined)

48.4.9 Issuing a Multi-Block Write Command (CMD25 With Automatically Issued CMD12)




Figure 48.20 Issuing a Multi-Block Write Command (CMD25 Open-Ended)

48.4.10 Boot Operations




Figure 48.21 Boot Operation With Boot Acknowledge

48.4.11 Command Sequence Force Stop




Figure 48.22 Command Sequence Force Stop

48.5 Interrupts

Table 48.5 lists the MMCIF Interrupt Sources. The MMCIF generates four types of interrupt requests: normal operation interrupt, error/timeout interrupt, MMC detection interrupt, and the MMCIF buffer access interrupt. When an interrupt status flag in the CEINT register becomes 1, if the corresponding bit in the CEINTEN register is 1, the MMCIF interrupt request is generated.

Table 48.5 MMCIF Interrupt Sources

Interrupt Source	Interrupt Status Flags		Interrupt Request Enable Register		DMAC/DTC Triggerable
	Register symbol	Bit symbol	Register symbol	Bit symbol	
Normal operation interrupt (ACCIO)	CEINT	CMD12DRE	CEINTEN	MCMD12DRE	No
		CMD12RBE		MCMD12RBE	
		CMD12CRE		MCMD12CRE	
		DTRANE		MDTRANE	
		BUFRE		MBUFRE	
		BUFWEN		MBUFWEN	
		BUFREN		MBUFREN	
		RBSYE		MRBSYE	
		CRSPE		MCRSPE	
Error/timeout interrupt (ERRIO)		CMDVIO		MCMDVIO	No
		BUFVIO		MBUFVIO	
		WDATERR		MWDATERR	
		RDATERR		MRDATERR	
		RIDXERR		MRIDXERR	
		RSPERR		MRSPERR	
		CRCSTO		MCRCSTO	
		WDATTO		MWDATTO	
		RDATTO		MRDATTO	
		RBSYTO		MRBSYTO	
		RSPTO		MRSPTO	
MMC detection interrupt (CDETIO)	CEDETECT	CDRISE	CEDETECT	MCDRISE	No
		CDFALL		MCDFALL	
MMCIF buffer access interrupt (MBFAI)	—	—	CEBUFACC	DMAREN (when reading)	Yes
				DMAWEN (when writing)	

48.5.1 DMA Transfer Interrupt Requests

The MBFAI interrupt can be used to trigger DMA transfer for writing data to and reading data from the CEDATA register. When the CEBUFACC.DMAWEN bit is set to 1, if the MMCIF buffer is empty, the MBFAI interrupt request is generated. This interrupt request triggers the DMAC or DTC, and data can be transferred to the MMCIF buffer. At this point, the CEINT.BUFWEN flag does not become 1. When the CEBUFACC.DMAREN bit is set to 1, if the amount of data in the MMCIF buffer is the size specified in the CEBLOCKSET.BLKSIZ[15:0] bits, the MBFAI interrupt request is generated. This interrupt request triggers the DMAC or DTC, and data can be transferred from the MMCIF buffer. At this point, the CEINT.BUFREN flag does not become 1.

The MBFAI interrupt request is asserted for (block size set in the CEBLOCKSET.BLKSIZ[15:0] bits × number of blocks set in the CEBLOCKSET.BLKCNT[15:0] bits), and when the last block is transferred, it is negated. During DMA transfer, if an error occurs or if the command sequence is forcibly ended, the command sequence is stopped, so the MBFAI interrupt request is canceled.

Table 48.6 lists the DMAC and DTC Settings When Performing DMA Transfer.

Table 48.6 DMAC and DTC Settings When Performing DMA Transfer

Item		Settings
Transfer mode		Block transfer mode
Transfer data	1 data	32 bits
	Block size	Size set in the CEBLOCKSET.BLKSIZ[15:0] bits divided by 4
Block transfer count		Number of times set in the CEBLOCKSET.BLKCNT[15:0] bits

48.6 Notes On Using the MMCIF

48.6.1 MMC Detection

Insertion and removal of an MMC can be detected by monitoring the CEDETECT.CDRISE flag and CDFALL flag. However, as the MMCIF does not include hardware to eliminate chattering that occurs when the MMC is inserted and removed, chattering must be eliminated with software.

48.6.2 Multiple Block Transfer

Using a pre-defined multiple block transfer is recommended to increase data transfer rates.

48.6.3 Module-Stop Function Settings

Set the MSTPCRD.MSTPD21 bit to enable and disable MMCIF operation. MMCIF operation is stopped after a reset. Registers in the MMCIF can be accessed by exiting the module-stop state. Refer to section 11, Low Power Consumption for details.

49. Parallel Data Capture Unit (PDC)

49.1 Overview

This MCU includes a single parallel data capture unit (PDC).
The PDC has the function of communicating with the external I/O devices including image sensors, and specifically transferring parallel data such as an image output from the external I/O devices via the DTC or DMAC to the on-chip RAM and external address spaces (the CS and SDRAM areas).

Table 49.1 PDC Specifications

Item	Description
Capture Range	• Desired amounts of parallel data within the following ranges in the vertical and horizontal directions. Vertical direction: 1 to 4095 lines Horizontal direction: 4 to 4095 bytes
Parallel data transfer clock (PIXCLK)	• Operating frequency: 1 to 27 MHz*1
Interrupt Sources	• Receive data ready • Frame end • Overrun • Underrun • Error in the setting for the number of lines • Error in setting for the number of bytes per line
Startup of DTC/DMAC	• The receive data ready interrupt is capable of starting the DTC or DMAC
Parallel data transfer clock output (PCKO)	• Operating frequency: 1 to 30 MHz*2 • Clock source: Peripheral module clock B (PCLKB) • Frequency division ratio: Selectable from 2, 4, 6, 8, 10, 12, 14, and 16.
Others	• PDC reset function • Selectable active sense for the VSYNC and HSYNC signals • Monitoring of the VSYNC and HSYNC signals • Endian selection
Reducing Power Consumption	• The PDC can be placed in the module stop state.
Internal Bus Interface	• The PDC is connected with internal peripheral bus 3

Note 1. The frequency of the parallel data transfer clock (PIXCLK) should be equal to or less than 0.6 × PCLKB (peripheral module clock).
Note 2. The operating frequency is 30 MHz when that of the peripheral module clock B (PCLKB) is 60 MHz and the frequency division ratio is 2.




Figure 49.1 Block Diagram of the PDC

Table 49.2 Input and Output Pins of the PDC

Pin Name	Input/Output	Description
PIXCLK	Input	Parallel data transfer clock
VSYNC	Input	Vertical synchronization signal
HSYNC	Input	Horizontal synchronization signal
PIXD7 to PIXD0	Input	8-bit data
PCKO	Output	Output of the parallel data transfer clock

49.2 Register Descriptions

49.2.1 PDC Control Register 0 (PCCR0)

Address(es): 000A 0500h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	EDS	PCKDIV[2:0]			PCKOE	HERIE	VERIE	UDRIE	OVIE	FEIE	DFIE	PRST	HPS	VPS	PCKE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PCKE	PIXCLK Input Enable	0: PIXCLK input is disabled. 1: PIXCLK input is enabled.	R/W
b1	VPS	VSYNC Signal Polarity Select	0: VSYNC signal is active high. 1: VSYNC signal is active low.	R/W
b2	HPS	HSYNC Signal Polarity Select	0: HSYNC signal is active high. 1: HSYNC signal is active low.	R/W
b3	PRST	PDC Reset	0: PDC reset is not applied. 1: PDC is reset.	R/(W) *1
b4	DFIE	Receive Data Ready Interrupt Enable	0: Generation of receive data ready interrupt requests is disabled. 1: Generation of receive data ready interrupt requests is enabled.	R/W
b5	FEIE	Frame End Interrupt Enable	0: Generation of frame end interrupt requests is disabled. 1: Generation of frame end interrupt requests is enabled.	R/W
b6	OVIE	Overrun Interrupt Enable	0: Generation of overrun interrupt requests is disabled. 1: Generation of overrun interrupt requests is enabled.	R/W
b7	UDRIE	Underrun Interrupt Enable	0: Generation of underrun interrupt requests is disabled. 1: Generation of underrun interrupt requests is enabled.	R/W
b8	VERIE	Vertical Line Number Setting Error Interrupt Enable	0: Generation of vertical line number setting error interrupt requests is disabled. 1: Generation of vertical line number setting error interrupt requests is enabled.	R/W
b9	HERIE	Horizontal Byte Number Setting Error Interrupt Enable	0: Generation of horizontal byte number setting error interrupt requests is disabled. 1: Generation of horizontal byte number setting error interrupt requests is enabled.	R/W
b10	PCKOE	PCKO Output Enable	0: PCKO output is disabled (fixed to the high level) 1: PCKO output is enabled.	R/W
b13 to b11	PCKDIV[2:0]	PCKO Frequency Division Ratio Select	b13 b11 0 0 0: PCKO/2 0 0 1: PCKO/4 0 1 0: PCKO/6 0 1 1: PCKO/8 1 0 0: PCKO/10 1 0 1: PCKO/12 1 1 0: PCKO/14 1 1 1: PCKO/16	R/W
b14	EDS	Endian Select	0: Little endian 1: Big endian	R/W
b31 to b15	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 1 can be written to this bit.

The PCCR0 register should only be set while the PCE bit in the PCCR1 register is 0.

PCKE Bit (PIXCLK Input Enable)

This bit enables and disables the input through the PIXCLK pin.
Set this bit to 1 before enabling reception. After enabling input through the PIXCLK pin, use the PRST bit to initialize the PDC.
When setting this bit to 0, do so after disabling reception operations.

VPS Bit (VSYNC Signal Polarity Select)

This bit selects the active sense of the VSYNC signal.

HPS Bit (HSYNC Signal Polarity Select)

This bit selects the active sense of the HSYNC signal.

PRST Bit (PDC Reset)

This bit initializes the internal status of the PDC and the target registers of the PDC reset. Refer to section 49.3.11, Reset State for the target registers.
The PDC should be reset after setting the PCKE bit to 1.
When 1 is written to the PRST bit, initialization is started in synchronization with the PIXCLK. After completion of the initialization, the PRST bit is automatically cleared to 0. When the PDC is reset, ensure that the PIXCLK pin has an input signal. Also, after 1 has been written to the PRST bit, do not proceed to the next step until verifying that the bit has returned to 0.
In the case of consecutive PDC resets, wait for at least one cycle of PIXCLK after verifying that the PRST bit has returned to 0.

DFIE Bit (Receive Data Ready Interrupt Enable)

This bit enables and disables the generation of receive data ready interrupt requests.

FEIE Bit (Frame End Interrupt Enable)

This bit enables and disables the generation of frame end interrupt requests.

OVIE Bit (Overrun Interrupt Enable)

This bit enables and disables the generation of overrun interrupt requests.

UDRIE Bit (Underrun Interrupt Enable)

This bit enables and disables the generation of underrun interrupt requests.

VERIE Bit (Vertical Line Number Setting Error Interrupt Enable)

This bit enables and disables the generation of vertical line number setting error interrupt requests.

HERIE Bit (Horizontal Byte Number Setting Error Interrupt Enable)

This bit enables and disables the generation of horizontal byte number setting error interrupt requests.

PCKOE Bit (PCKO Output Enable)

This bit enables and disables an output from PCKO.
When the PCKOE bit is cleared to 0 during low output of PCKO, it may cause high output at the time of clearing, resulting in spoiling the duty factor.

PCKDIV[2:0] Bits (PCKO Frequency Division Ratio Select)

This bit selects the frequency division ratio of the PCKO.

The PCKO output is a clock signal derived by dividing the PCLKB clock signal by the value from 2 to 16 corresponding to the setting of the PCKDIV[2:0] bits.

The operating frequency should be set in accord with that of PCLKB to a value within the range from 1 to 30 MHz.

EDS Bit (Endian Select)

This bit selects an endian for the captured data.

49.2.2 PDC Control Register 1 (PCCR1)

Address(es): 000A 0504h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	PCE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PCE	PDC Operation Enable	0: Operations for reception are disabled. 1: Operations for reception are enabled.	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

PCE Bit (PDC Operation Enable)

This bit enables and disables operations for reception.

When the PCE bit is set to 1 during assertion of the VSYNC signal, the PDC starts operations for reception from the next effective edge of the VSYNC signal.

The PCE bit should only be cleared to 0 while operations for reception or continued reception are stopped, including the frame end interrupt and so on. Regarding operations for continued reception, refer to section 49.3.6, Operations for Continued Reception at the Time of Frame End.

49.2.3 PDC Status Register (PCSR)

Address(es): 000A 0508h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	HERF	VERF	UDRF	OVRF	FEF	FEMPF	FBSY
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b0	FBSY	Frame Busy Flag	0: Operations for reception are stopped. 1: Operations for reception are ongoing.	R
b1	FEMPF	FIFO Empty Flag	0: FIFO is not empty. 1: FIFO is empty.	R
b2	FEF	Frame End Flag	0: Frame end has not been generated. 1: Frame end has been generated.	R/(W) *1
b3	OVRF	Overrun Flag	0: FIFO overrun has not been generated. 1: FIFO overrun has been generated.	R/(W) *1
b4	UDRF	Underrun Flag	0: Underrun has not been generated. 1: Underrun has been generated.	R/(W) *1
b5	VERF	Vertical Line Number Setting Error Flag	0: Vertical line number setting error has not been generated. 1: Vertical line number setting error has been generated.	R/(W) *1
b6	HERF	Horizontal Byte Number Setting Error Flag	0: Horizontal byte number setting error has not been generated. 1: Horizontal byte number setting error has been generated.	R/(W) *1
b31 to b7	—	Reserved	These bits are read as 0. The write value should be 0.	R

Note 1. 0 can only be written to these bits to clear these flags after they have been read out as 1.

FBSY Flag (Frame Busy Flag)

This flag indicates the state of PDC operations.

[Setting Condition]

- Detection of the effective edge of the VSYNC signal after the enabling of operations for reception.

[Clearing Conditions]

- Reception of one-frame of data according to the settings of the VCR and HCR registers being completed.*1
- When an error (overrun, underrun, vertical line number setting error, or horizontal byte number setting error) occurs
- When the PCCR1.PCE bit is 0

Note 1. This flag is 0 during operations for continued reception.

FEMPF Flag (FIFO Empty Flag)

This flag indicates the state of the FIFO.

This flag indicates the state of the FIFO at the time when a vertical line number setting error or a horizontal byte number setting error occurs and is 0 following an overrun and undefined following an underrun.

[Setting Conditions]*1

- Reading of the PCDR register while the FIFO is empty.

- Detection of an effective edge of the VSYNC signal.
- The PDC being reset.

[Clearing Condition]*1

- Storage of the data captured in the FIFO.

Note 1. This flag is undefined following an underrun, and is set to either 0 or 1.

FEF Flag (Frame End Flag)

This flag indicates the end of a frame.

[Setting Condition]

- Reception of one frame of data in accord with the settings of the VCR and HCR registers.*1

[Clearing Conditions]

- The PDC being reset.
- Writing of 0 to the bit after it has been read as 1.

Note 1. In the case of operations for continued reception, this flag will be 1 after their completion.

OVRF Flag (Overrun Flag)

This flag indicates an overrun.

[Setting Condition]

- Data for reception arriving while the FIFO is full.

[Clearing Conditions]

- The PDC being reset.
- Writing of 0 to the bit after it has been read as 1.

UDRF Flag (Underrun Flag)

This flag indicates an underrun.

[Setting Condition]

- Reading of the PCDR register while the FIFO is empty.

[Clearing Conditions]

- The PDC being reset.
- Writing of 0 to the bit after it has been read as 1.

VERF Flag (Vertical Line Number Setting Error Flag)

This flag indicates an error in the setting for the number of lines.

[Setting Condition]

- The VSYNC signal is negated because fewer lines have been captured than the value in the VCR register.

[Clearing Conditions]

- The PDC being reset.
- Writing of 0 to the bit after it has been read as 1.

HERF Flag (Horizontal Byte Number Setting Error Flag)

This flag indicates an error in the setting for the number of bytes in a line.

[Setting Condition]

- The HSYNC signal is negated because fewer bytes in a line have been captured than the value in the HCR register.

[Clearing Conditions]

- The PDC being reset.
- Writing of 0 to the bit after it has been read as 1.

49.2.4 PDC Pin Monitor Register (PCMONR)

Address(es): 000A 050Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	HSYNC	VSYNC
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VSYNC	VSYNC Signal Status Flag	0: VSYNC signal is at the low level. 1: VSYNC signal is at the high level.	R
b1	HSYNC	HSYNC Signal Status Flag	0: HSYNC signal is at the low level. 1: HSYNC signal is at the high level.	R
b31 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R

VSYNC Flag (VSYNC Signal Status Flag)

This flag indicates the state of the VSYNC signal.

HSYNC Flag (HSYNC Signal Status Flag)

This flag indicates the state of the HSYNC signal.

49.2.5 PDC Receive Data Register (PCDR)

Address(es): 000A 0510h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The PDC includes a 32-bit, 22-stage FIFO buffer for the storage of captured data. The FIFO buffer is mapped to the 4-byte PCDR register, and captured data are read from this register in 4-byte units. The receive data ready flag is set for every 32 bytes of received data, and this also leads to a receive data ready interrupt if the DFIE bit in the PCCR0 register is set to 1. When a receive data ready interrupt is generated, read the PCDR register eight times. Figure 49.2 shows a schematic view of the PCDR register.




Figure 49.2 Schematic View of the PCDR Register

For the format of the captured data, either big or little endian can be selected by the EDS bit of the PCCR0 register. Figure 49.3 shows the arrangements of data according to the endian formats.




Figure 49.3 Endian Formats

49.2.6 Vertical Capture Register (VCR)

Address(es): 000A 0514h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	VSZ[11:0]											
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	VST[11:0]											
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b11 to b0	VST[11:0]	Vertical Capture Start Line Position	Number of the line where capture is to start.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b27 to b16	VSZ[11:0]	Vertical Capture Size	Number of lines to be captured.	R/W
b31 to b28	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

For the relationship between the VCR register setting and the captured range, refer to section 49.3.3, Settings of the VCR and HCR Registers and the Captured Range.
The VCR register should be set while the PCE bit in the PCCR1 register is 0.

VST[11:0] Bit (Vertical Capture Start Line Position)

These bits set the number of the line where capture is to start.
To set the first line, these bits should be 000h; to set the 4095th line, they should be FFEh.
The setting of the VST[11:0] bits should be within the range from 000h to FFEh and, in combination with that of the VSZ[11:0] bits, satisfy the following relation:
Setting range of the VST[11:0] bits: $1 \leq VST[11:0] + VSZ[11:0] \leq FFFh$.

VSZ[11:0] Bit (Vertical Capture Size)

These bits set the number of lines to be captured.
To set one line, these bits should be 001h; to set 4095 lines, they should be FFFh.
The setting of the VSZ[11:0] bits should be within the range from 001h to FFFh and, in combination with that of the VST[11:0] bits, satisfy the following relation:
Setting range of the VSZ[11:0] bits: $1 \leq VST[11:0] + VSZ[11:0] \leq FFFh$.

49.2.7 Horizontal Capture Register (HCR)

Address(es): 000A 0518h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	HSZ[11:0]											
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	HST[11:0]											
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b11 to b0	HST[11:0]	Horizontal Capture Start Byte Position	Horizontal position in bytes where capture is to start.	R/W
b15 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b27 to b16	HSZ[11:0]	Horizontal Capture Size	Number of bytes to be captured horizontally.	R/W
b31 to b28	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

For the relationship between the HCR register setting and the captured range, refer to section 49.3.3, Settings of the VCR and HCR Registers and the Captured Range.
The HCR register should be set while the PCE bit in the PCCR1 register is 0.

HST[11:0] Bit (Horizontal Capture Start Byte Position)

These bits set the horizontal position in bytes where capture is to start.
To set the first byte, these bits should be 000h; to set the 4092th byte, they should be FFBh.
The setting of the HST[11:0] bits should be within the range from 000h to FFBh and, in combination with that of the HSZ[11:0] bits, satisfy the following relation:
Setting range of the HST[11:0] bits: $4 \leq HST[11:0] + HSZ[11:0] \leq FFFh$.

HSZ[11:0] Bit (Horizontal Capture Size)

These bits set the number of bytes to be captured per line.
To set four bytes, these bits should be 004h; to set 4095 bytes, they should be FFFh.
The setting of the HSZ[11:0] bits should be within the range from 004h to FFFh and, in combination with that of the HST[11:0] bits, satisfy the following relation:
Setting range of the HSZ[11:0] bits: $4 \leq HST[11:0] + HSZ[11:0] \leq FFFh$.

49.3 Operation

49.3.1 Transfer Formats

The PDC supports the four transfer formats shown in Figure 49.4 to Figure 49.7. The format is determined by the setting of the VPS and HPS bits in the PCCR0 register.




Figure 49.4 PDC Transfer Format (for VPS=0, HPS=0)




Figure 49.5 PDC Transfer Format (for VPS=1, HPS=0)




Figure 49.6 PDC Transfer Format (for VPS=0, HPS=1)




Figure 49.7 PDC Transfer Format (for VPS=1, HPS=1)

49.3.2 Transfer Timing

Figure 49.8 and Table 49.3 show the timing of transfer by the PDC.




Figure 49.8 PDC Transfer Timing

Table 49.3 PDC Transfer Timing

Item	Symbol	Min*1	Max	Unit
Vertical Blanking Period	t_{VBL}	128	—	PIXCLK
Vertical Backporch	t_{VBP}	10	—	PIXCLK
Horizontal Valid Period	t_{HACT}	4	4095	PIXCLK
Horizontal Blanking Period	t_{HBL}	128	—	PIXCLK
Vertical Frontporch	t_{VFP}	10	—	PIXCLK
Vertical Valid Period	t_{VACT}	1	4095	Line

Note 1. The minimum values are the lowest of which this MCU circuit is capable. They are not values which guarantee the avoidance of overruns, vertical line number setting errors, or horizontal byte number setting errors.

49.3.3 Settings of the VCR and HCR Registers and the Captured Range

Figure 49.9 and Figure 49.10 show the relationship between the settings of the VCR and HCR registers and the captured range.




Figure 49.9 Settings of the VCR and HCR Registers and the Captured Range (VCR = 0FFF 0000h, HCR = 0FFF 0000h)




Figure 49.10 Settings of the VCR and HCR Registers and the Captured Range (VCR = 01E0 0002h, HCR = 0500 0002h)

49.3.4 Operations for Reception

Figure 49.11 shows an example of operations for reception when receive data ready interrupts (to start up the DTC or DMAC) and frame end interrupts are in use.




Figure 49.11 Example of Operations for Reception

The actual operations at the times indicated by (1), (2), (3), and (4) in Figure 49.11 are described below.

(1) When an effective edge of the VSYNC signal is detected after the PCE bit in the PCCR1 register is set to 1, the FEMPF flag in the PCSR register is set to 1 and the FIFO is initialized. Concurrently, the FBSY flag in the PCSR register is set to 1 and operations for reception start.

(2) When data within the range for capture set in the VCR and HCR registers is received, the data are stored in the FIFO. The PDC generates a receive data ready interrupt every time it receives 32 bytes of data, and the interrupt starts transfer of the captured data by the DTC or DMAC to the on-chip RAM or an external address space. The FIFO is likely to overrun if reading of the PCDR register takes more time than reception of the data. Check the OVRF flag in the PCSR register to verify an overrun.

(3) After reception of the last byte of data is completed, the FBSY flag in the PCSR register is cleared to 0 and the FEF flag in the PCSR register is set to 1 so that a receive data ready interrupt and frame end interrupt are generated.

(4) The FEMPF flag in the PCSR register is polled by the frame end interrupt, after which the completion of data transfer by the DTC or DMAC should be verified. After the PCE bit in the PCCR1 register is cleared to 0, the FEF flag in the PCSR register is also cleared to 0, and the reception of one frame of data is complete.
If an underrun occurs while the PCSR.FEMPF flag is being polled, setting of the PCSR.FEMPF flag may not proceed. Accordingly, also check the PCSR.UDRF flag during polling, and if an underrun occurs, run appropriate error processing.

If the FEF flag in the PCSR register has been set to 1 before the PCE bit in the PCCR1 register is set to 1, effective edges of the VSYNC signal are not detected and operations for reception will not be started. Clear the FEF flag in the PCSR register to 0 to start operations for data reception.

49.3.5 Operation during the Horizontal Blanking Period

If the horizontal blanking period begins but the number of the received data bytes has not reached 32 bytes since the previous receive data ready, the count of the number of received data bytes is retained and carried over to the next horizontal valid period. Figure 49.12 shows an example of operation during the horizontal blanking period.




Figure 49.12 Example of Operation during the Horizontal Blanking Period

49.3.6 Operations for Continued Reception at the Time of Frame End

When the last of the data have been received but the number of bytes of data received since the previous receive data ready has not reached 32, the PDC continues to receive data (hereinafter referred to as “continued reception”) until the number reaches 32. After that, it generates a receive data ready and a frame end. The PIXCLK should be input during operations for continued reception. If the data stored in the FIFO are read out during operations for continued reception, the values read are undefined. Figure 49.13 shows an example of operations at the time of frame end.




Figure 49.13 Example of Continued Reception at the Time of Frame End

49.3.7 Error Detection

The PDC has functions for error detection so that the software can apply control in response to errors during operations for reception. Table 49.4 summarizes the conditions under which each type of error is detected and the interrupt flags set in response.

Table 49.4 Error Detection

Error Factor	Conditions of Error Detection	Interrupt Flag	Example of Operation
Overrun	Data for reception arriving while the FIFO is full.*1	PCSR.OVRF	Figure 49.14
Underrun	The PCDR register being read while the FIFO is empty.	PCSR.UDRF	Figure 49.15
Vertical line number setting error	Negation of the VSYNC signal when the number of captured lines is less than the value set in the VCR register.	PCSR.VERF	Figure 49.16
Horizontal byte number setting error	Negation of the HSYNC signal when the number of bytes captured in a line is less than the value set in the HCR register.	PCSR.HERF	Figure 49.17

Note 1. This includes data reception during operations for continued reception.

When an error is detected, the PDC sets the corresponding interrupt flag to 1 to stop operations for reception. While the interrupt flag is set to 1, the PDC does not detect effective edges of the VSYNC signal and does not start operations for reception. Clear all error source interrupt flags to 0 to start operations for reception.
In addition, when an error occurs, data stored in the FIFO is disabled.




Figure 49.14 Overrun Detected




Figure 49.15 Underrun Detected




Figure 49.16 Vertical Line Number Setting Error Detected




Figure 49.17 Horizontal Byte Number Setting Error Detected

49.3.8 Initial Settings

Figure 49.18 is a sample flowchart for initial settings. For a description of how to set up the input and output ports and the interrupt controller, refer to the descriptions given in the sections on the relevant blocks.







Figure 49.18 Sample Flowchart for Initial Setting of the PDC

49.3.9 Flows of Operations

Figure 49.19 shows an example of the flows of operations when the receive data ready interrupt (to start up the DTC or DMAC) and frame end interrupt are in use. For a description of how to set up the DTC or DMAC, refer to section 18, DMA Controller (DMACAa) and section 20, Data Transfer Controller (DTCb).







[1] Setting of the DTC or DMAC:
Set the DTC or DMAC according to the size of the captured image.

[2] Enabling of PDC operation:
Set the PCE bit in the PCCR1 register to 1 to enable PDC operation.

[3] Data reception:
Receive the data from the external I/O and wait for generation of a receive data ready interrupt (DTC/DMAC startup) or a frame end interrupt.


[4] Transfer by the DTC or DMAC:
Transfer the data in the PCDR register to the destination address in response to a receive data ready interrupt (DTC/DMAC startup).
Read the PCDR register in longword access and transfer 32 bytes of data per receive data ready interrupt.

[5] Frame end interrupt:
Read the FEMPF flag in the PCSR register and verify completion of the DTC or DMAC transfer.
If an underrun occurs during DTC or DMAC transfer, setting of the FEMPF flag may not proceed. When an underrun occurs, clear the FEF flag to 0 and branch to the appropriate error processing routine.

[6] Completion of data reception:
After completion of the transfer, clear the PCE bit in the PCCR1 register to 0, and then clear the FEF flag in the PCSR register to 0. This completes handling of the frame end interrupt and data reception.

Figure 49.19 Example of Flows of Operations

Figure 49.20 shows an example of the flow of operations in response to an error interrupt.



[1] Disabling of PDC operation:
Clear the PCE bit in the PCCR1 register to 0 to disable PDC operation.

[2] Disabling of the DTC or DMAC transfer:
Disable the transfer of the DTC or DMAC.

[3] Checking the overrun flag:
Read the PCSR register to check the state of the OVRF flag. If the flag is set, processing to handle the overrun error proceeds and the flag is then cleared.

[4] Checking the underrun flag:
Read the PCSR register to check the state of the UDRF flag. If the flag is set, processing to handle the underrun error proceeds and the flag is then cleared.

[5] Checking the vertical line setting error flag:
Read the PCSR register to check the state of the VERF flag. If the flag is set, processing to handle the vertical line setting error proceeds and the flag is then cleared.

[6] Checking the horizontal byte setting error flag:
Read the PCSR register to check the status of the HERF flag. If the flag is set, processing to handle the horizontal byte setting error proceeds and the flag is then cleared.

Note 1. Processing for each type of error is defined by the user, so the user needs to prepare error processing for each.

Note 2. If the CPU, DTC, or DMAC reads the PCDR register after an error interrupt has occurred in response to an interrupt source other than an underrun, an underrun may occur. If an underrun occurs on completion of error processing, run the error processing again and clear the UDRF flag.
Since an underrun after error processing still requires detection, do not prohibit the underrun interrupt before the error processing.

Figure 49.20 Example of Error Processing Flow

49.3.10 Interrupt Source

The interrupt sources of the PDC are receive data ready, frame end, overrun, underrun, vertical line number setting error, and horizontal byte number setting error. The PDC can start up the DTC or DMAC in response to a receive data ready interrupt request for the transfer of data.

Table 49.5 summarizes the interrupt sources of the PDC. When an interrupt condition listed in Table 49.5 is satisfied, the corresponding interrupt is generated. In the case of receive data ready, the interrupt source flag is cleared by reading of the PCDR register. For the interrupt source flag for frame end, the FEF flag in the PCSR register is cleared. For an overrun, underrun, vertical line number setting error, or a horizontal byte number setting error, the flags must be checked to identify the error source flag because their interrupt vectors are allocated to the same address by the PCERI. Once identified, the corresponding error interrupt source flag (the OVRF, UDRF, VERF, or HERF flag) in the PCSR register should be cleared.

When the DTC or DMAC is to handle data transfer, whichever is selected should be set up first. After enabling the block to handle transfer, set up the PDC. For descriptions of how to set up the DTC and DMAC, refer to section 18, DMA Controller (DMACAa) and section 20, Data Transfer Controller (DTCb).

In addition, for receive data ready, if the ICU.IRn.IR flag is 1, the interrupt request signal is retained internally but an interrupt request is not output to the ICU, even if the interrupt condition is satisfied. In this case, however, only one interrupt request signal can be retained internally. If the ICU.IRn.IR flag is 0, the retained interrupt request signal is output to the ICU. After completion of output, the request flag is automatically cleared. An interrupt request signal retained internally can also be cleared by setting the corresponding interrupt enable bit (the DFIE bit in the PCCR0 register) to 0.

When the receive data ready interrupt is disabled from the enabled state, set the ICU.IRn.IR flag to 0 according to the following procedure.

1. Set the IERn.IENj bit to the value that disables interrupt requests.
2. Set the receive data ready interrupt enable bit (the DFIE bit) to “disabled” and read out the register after writing to verify that the bit has the new value.
3. Set the ICU.IRn.IR flag to 0.

Table 49.5 PDC Interrupt Source

Interrupt Source	Abbre -viation	Interrupt Conditions	DTC/DMAC Startup
Receive Data Ready	PCDFI	Receive data ready occurring while the DFIE bit in the PCCR0 register is 1.	Possible
Frame End	PCFEI	Frame end occurring while the FEIE bit in the PCCR0 register is 1.	Impossible
Errors	PCERI	An overrun occurring while the OVIE bit in the PCCR0 register is 1. An underrun occurring while the UDRIE bit in the PCCR0 register is 1. A vertical line number setting error occurring while the VERIE bit in the PCCR0 register is 1. A horizontal byte number setting error occurring while the HERIE bit in the PCCR0 register is 1.	Impossible

49.3.11 Reset State

Resetting of the PDC is divided into two types, PDC reset and other reset. Other resets include RES# pin reset, power-on reset, voltage monitoring reset 0, voltage monitoring reset 1, voltage monitoring reset 2, deep software standby reset, independent watchdog timer reset, watchdog timer reset, and software reset. Table 49.6 lists the range and states following the two types of reset.

Table 49.6 Reset State

	PDC Reset	Other reset
PCCR0	Retained	Reset
PCCR1	Retained	Reset
PCSR	Reset	Reset
PCMONR	Retained	Reset
PCDR	Retained	Reset
VCR	Retained	Reset
HCR	Retained	Reset

49.4 Usage Notes

49.4.1 Setting of the Module Stop Function

The module stop control register B (MSTPCRB) enables or disables operation of the PDC. Operation of the PDC is stopped when the value is that following a reset. The register becomes accessible following release from the module stop state. For details, refer to section 11, Low Power Consumption.

49.4.2 Notes on the Power Consumption Reduction Function

When power consumption by the PDC is to be reduced by using the power consumption reduction function, set the PCE bit in the PCCR1 register to 0 to disable operations for reception, and set the PCKE bit in the PCCR0 register to 0 to disable input through the PIXCLK pin. After that, use the power consumption reduction function.
If the setting of the PCKOE bit in the PCCR0 register is 1, it should be set to 0 to stop output of the PCKO signal, and input through the PIXCLK pin should be disabled in the way described above. After that, use the power consumption reduction function.
On return from the low power consumption state, set the PCKE bit to 1, and after enabling input through the PIXCLK pin, use the PRST bit to initialize the PDC.

49.4.3 Notes on Error Interrupts

When an error interrupt occurs, there is a possibility that the DTC or DMAC might be transmitting parallel data depending on their operation state. Therefore, transmitting executed by the DTC or DMAC should be prohibited after the PDC operation is prohibited at the top of the error interrupt processing routine (PCCR1.PCE = 0).

49.4.4 Notes on Use of the DTC

When the DTC is used with the receive data ready interrupt, set the DISEL bit in the MRB register to 0 and the SZ bit in the MRA register to 10b.
The maximum number of blocks the DTC can transfer in block transfer mode is 65536. If 32 bytes are transferred per block transfer, this represents a total of up to 2097152 bytes. If more data are to be transferred, set up the DTC again during the horizontal blanking period.

49.4.5 Notes on Use of the DMAC

When the DMAC is used with the receive data ready interrupt, set the DISEL bit in the DMCSL register to 0, set the SZ bit in the DMTMD register to 10b, and set the IPRn.IPR[3:0] bit responding to an ICU receive data ready interrupt to level 0 (the interrupt is prohibited).
The maximum number of blocks the DMAC can transfer in block transfer mode is 65536. If 32 bytes are transferred per block transfer, this represents a total of up to 2097152 bytes. If more data are to be transferred, set up the DMAC again during the horizontal blanking period.

49.4.6 Notes on Start of Transfer

When transfer starts while the ICU.IRn.IR flag is 1, an interrupt request signal is internally retained after the start of transfer. This may cause the ICU.IRn.IR flag to behave in an unexpected way.
In such cases, therefore, clear the interrupt request flag by following the procedures below before enabling operations (i.e. before setting the PCE bit in the PCCR1 to 1).

(1) Ensure that transfer is stopped (the PCE bit in the PCCR1 is 0).
(2) Set the corresponding interrupt enable bit (the DFIE bit in the PCCR0 register) to 0.
(3) Read out the corresponding interrupt enable bit (the DFIE bit in the PCCR0 register) to ensure that it is 0.
(4) Set the ICU.IRn.IR flag to 0.

50. Graphic LCD Controller (GLCDC)

The multi-function Graphic LCD Controller (GLCDC) supports various color formats and LCD panels. The GLCDC supports the following functions:

- Extended bus master function for accessing graphics data
- Hardware compositing of three graphic screens (single color background, graphic 1, and graphic 2)
- Supports various 32- and 16-bpp (bits per pixel) color formats and 8-, 4-, and 1-bit CLUT (color look-up table) color formats
- Digital RGB interface

Figure 50.1 shows the block diagram of the GLCDC.




Figure 50.1 GLCDC Block Diagram

50.1 Functional Overview

Table 50.1 lists a functional overview of GLCDC.

Table 50.1 Functional Overview of GLCDC (1/2)

Parameter		Function
Graphics	Graphic screens	Single color background (lowest layer) and two graphic screens • Graphic screens can be alpha-blended with the lower-layer screen
	Color format	RGB(-888) progressive format (–: 8 bits, R: 8 bits, G: 8 bits, B: 8 bits; 32 bits in total) ARGB(8888) progressive format (A: 8 bits, R: 8 bits, G: 8 bits, B: 8 bits; 32 bits in total) RGB(565) progressive format (R: 5 bits, G: 6 bits, B: 5 bits; 16 bits in total) ARGB(1555) progressive format (A: CLUT 1 bit, R: 5 bits, G: 5 bits, B: 5 bits; 16 bits in total) ARGB(4444) progressive format (A: 4 bits, R: 4 bits, G: 4 bits, B: 4 bits; 16 bits in total) CLUT(8) progressive format (CLUT index: 8 bits (256 entries)) CLUT(4) progressive format (CLUT index: 4 bits (16 entries)) CLUT(1) progressive format (CLUT index: 1 bit (2 entries))
	CLUT memory	256 words × 32 bits × 2 sets for each graphic screen Data format: ARGB(8888)
	Frame buffer control	The following parameters can be set for the frame buffer: • Base address: Start address of the frame buffer, aligned with a 64-byte boundary • Macro line offset: Offset address between macro lines, aligned with a 64-byte boundary • Number of data transfers: Number of data transfers per macro line • Number of macro lines: Number of macro lines per frame
	Alpha blending	Rectangular alpha blending (blend ratio: 0 to 255) Per-pixel alpha blending (blend ratio: 0 to 255) RGB reference chroma key (replaced with the specified color when the object color matches the preselected color)
Screen format		Total vertical lines: Up to 1024 lines Active vertical lines: 16 to 1020 lines (resolution: 1 line) Vertical front porch: at least 2 lines Vertical back porch: at least 1 line Vertical sync pulse width: fixed to 1 line Total horizontal pixels: Up to 1024 pixels Active horizontal pixels: 16 to 1016 pixels (resolution: 2 pixels) Horizontal front porch: at least 3 pixels Horizontal back porch: at least 1 pixel Horizontal sync pulse width: fixed to 4 pixels Display screen size: from 16 pixels × 16 lines to 1016 pixels × 1020 lines
Data format conversion	Output data format	Four data formats • RGB(888) (parallel 24 bits) • RGB(666) (parallel 18 bits) • RGB(565) (parallel 16 bits) • RGB(888) (serial 8 bits); panel clock period is four times the pixel clock period Programmable bit endian and B/R signal order
	Dither processing	Rounds 10-bit color depth (output from panel adjustment block) to 8-, 6-, or 5-bit color depth (output data format) Supports the following three modes: • Truncate mode • Round-off mode • 2×2 pattern dither mode
	Synchronization signal output	Up to four synchronization signals can be output: • Vertical synchronization signal • Horizontal synchronization signal • Vertical display enable/data enable signal • Horizontal display enable/data enable signal

Table 50.1 Functional Overview of GLCDC (2/2)

Parameter		Function
Panel adjustment processing	Brightness and contrast	10-bit internal processing; the sequence of this processing and gamma correction can be swapped. • Brightness: DC bias adjustment range: from –512 (LSB) to +511 (LSB) • Contrast: gain adjustment range: from 0 to 2 times (from 0/128 to 255/128)
	Gamma correction	10-bit internal processing; the input values are divided into 16 areas and are corrected for linearity in the respective areas. Gain adjustment range in every area: from 0 to 2 times (from 0/1024 to 2047/1024)
Clock generator		Generates the pixel clock (PXCLK) and the panel clock (LCD_CLK). • The maximum frequency of the LCD_CLK is 30 MHz. • The frequency of the PXCLK is the same (parallel RGB) as or 1/4 (serial RGB) of the LCD_CLK. • The maximum frequency of the PXCLK is 1/2 of the PCLKA.
Interrupts		• Specified line detection interrupt (VPOS) • Graphic 1 underflow interrupt (GR1UF) • Graphic 2 underflow interrupt (GR2UF)

Table 50.2 GLCDC I/O Pins

Pin name	I/O	Function
LCD_EXTCLK	Input	Panel clock source input pin
LCD_CLK	Output	Panel clock output pin
LCD_DATA23 to LCD_DATA0	Output	LCD signal output pins • RGB(888) signal R/G/B: 8 bits each • RGB(666) signal R/G/B: 6 bits each • RGB(565) signal R/B: 5 bits each, G: 6 bits • Serial RGB signal R/G/B/–: 8 bits each
LCD_TCON3	Output	Synchronization signal (TCON3) output pin
LCD_TCON2	Output	Synchronization signal (TCON2) output pin
LCD_TCON1	Output	Synchronization signal (TCON1) output pin
LCD_TCON0	Output	Synchronization signal (TCON0) output pin

50.1.1 GLCDC Structure

Figure 50.2 shows the structure of the GLCDC.

The GLCDC includes the following blocks:

- Background generating block:
  Generates the background screen (including the blanking interval), specifies the background color, and generates the synchronization signals for controlling the screens.
- Graphics data interface blocks (2 blocks):
  Convert the graphics data read from the frame buffer into ARGB(8888) data for internal processing, and perform asynchronous data transfer from peripheral module clock (PCLKA) domain to pixel clock (PXCLK) domain.
- Alpha blending blocks (2 blocks):
  Combine graphics data with the lower-layer screen and perform alpha blending based on the register settings and the alpha values in the current graphics data.
- TCON block: Generates the vertical and horizontal synchronization and enable signals suited for the specifications of the connected LCD panel, from the internal vertical and horizontal synchronization signals.

- Data format conversion block:

  Convert the internal data format into the specific data format suited for the specifications of the LCD panel. Can perform dithering depending on the color depth of the output data format.

- Panel adjustment block:

  Adjust brightness and contrast, and performs gamma correction suited for the characteristics of the connected LCD panel. The sequence of gamma correction and brightness/contrast adjustment can be reversed.

- Clock generator block:

  Generates the pixel clock (PXCLK) and the panel clock (LCD_CLK) from either LCD_EXTCLK or PLL clock.




Figure 50.2 GLCDC Structure

50.1.2 Screen Format

Figure 50.3 shows the screen format overview of the GLCDC.




Figure 50.3 Screen Format

The background generating block generates the reference timing signals for operations in GLCDC. The graphics data interface blocks, alpha blending blocks, panel adjustment block, data format conversion block, and TCON block operate based on the synchronization and enable signals, which are sequentially propagated from the background generating block.

50.1.3 Frame Buffer Format

Figure 50.4 shows an example of the frame buffer settings when macro lines are not in use (1 macro line = 1 line).




Figure 50.4 Example of Frame Buffer Settings When Macro Lines are not in Use

The GLCDC reads the frame buffer in 64-byte units, so set the GRnFLM2 register and the LNOFF[10:0] bits to multiples of 64.
The width and height of the frame buffer should be set to at least the numbers obtained by (DATANUM[15:0] + 1) × 64 and LNNUM[10:0] + 1, respectively.

The following is an example of settings when the frame buffer size is 1024 pixels × 512 lines, the active display size is 480 pixels × 272 lines, and the color format is CLUT(8).

LNOFF[15:0] = 1024 × 1 = 1024 = 0400h
DATANUM[15:0] = round(480 × 1 ÷ 64) – 1 = 7 = 0007h
LNNUM[10:0] = 272 – 1 = 271 = 10Fh
GRCHW[10:0] = 480 = 1E0h
GRCVW[10:0] = 272 = 110h

In this case, data for 512 pixels are read from the frame buffer per line. The data for 32 pixels (invalid data) which are beyond the value set in the GRCHW[10:0] bits are discarded.

Figure 50.5 shows an example of the frame buffer settings when macro lines are in use (1 macro line = multiple lines).




Figure 50.5 Example of Frame Buffer Settings When Macro Lines are in Use

When macro lines are in use, addresses from line to line should be consecutive because there are no registers for specifying the offset between lines. There is no change in terms of the GLCDC reading the frame buffer in 64-byte units and the data which are beyond the value set in the GRCHW[10:0] bits being discarded.
Set the frame buffer width to the smallest value that is a multiple of 64 and greater than or equal to the active display width.

Table 50.3 lists setting examples when the active display size is 480 pixels × 272 lines and the color format is CLUT(8). Set the GRCHW[10:0] bits to 480 (= 1E0h) and the GRCVW[10:0] bits to 272 (= 110h) in every example below.

Table 50.3 Example of Frame Buffer Settings (480 pixels × 272 lines and 8 bpp)

Number of lines per macro line	Number of macro lines per frame	Setting of the LNNUM[10:0] bits	Data size per line	Data size per macro line	Setting of the LNOFF[15:0] bits	Setting of the DATANUM[15:0] bits
1	272	10Fh	512 bytes	512 bytes	Depend on the frame buffer width	0007h
2	136	087h		1024 bytes	0400h	000Fh
4	68	043h		2048 bytes	0800h	001Fh
8	34	021h		4096 bytes	1000h	003Fh
16	17	010h		8192 bytes	2000h	007Fh
17	16	00Fh		8704 bytes	2200h	0087h
34	8	007h		17408 bytes	4400h	010Fh
272	1	000h		139264 bytes	0000h	087Fh

By setting the LNOFF[15:0] bits to 0000h, the same macro line can be repeatedly displayed.

50.1.4 Graphics and Color Look-Up Table (CLUT) Data Formats

The GLCDC has three display screens including a background screen.
Frame data for the background screen is RGB(888) format graphics data stored in the register.
Frame data for the other two screens, graphic 1 and 2, are stored in the memory connected via the internal main bus 2 as 32- or 16-bpp direct color or 8-, 4-, or 1-bpp index color graphics data. Frame data for each screen is read by the graphics data interface block, and extended/converted to ARGB(8888) data for compositing and blending.
Figure 50.6 shows the frame data color formats.




Figure 50.6 Frame Data Color Formats

The A value (alpha value) represents the ratio of combining (blending) pixel data of current graphic screens with the lower-layer graphic screen. The blending process is performed in accordance with the equations given in section 50.1.8, Graphics Data Interfaces. The CLUT value represents the address of the CLUT memory (CLUT 0 or 1 is selected by the registers), and the data in the CLUT memory is ARGB(8888) (32 bpp) format data. Addresses 01h/00h are accessed in CLUT(1) format, 0Fh to 00h in CLUT(4), and FFh to 00h in CLUT(8). Addresses 80h/00h are accessed in ARGB(1555) format.

50.1.5 Output Control (Data Format)

The GLCDC can output data in accordance with the following formats:

- Data formats Parallel: RGB(888), RGB(666), and RGB(565)
  Serial: RGB(888)
  Lower bits are processed in one of the following modes when 10-bit values are rounded to 8-, 6-, or 5- bit values:
  • Truncate mode
  • Round-off mode
  • 2×2 pattern dither processing + truncate mode
- Pixel order R-G-B or B-G-R
- Scan direction for serial RGB(888) Forward scan or reverse scan
- Data output delay of serial RGB(888) 0 to 3 clock cycles
- Pin assignment Little endian or big endian

For details on dither processing, refer to section 50.2.47, Panel Dither Control Register (PANELDTHA).

(1) Bit Assignment of LCD Signals for Parallel RGB(888) Format

Table 50.4 shows RGB signal inputs assigned to the LCD signal outputs for the parallel RGB(888) output format.

Table 50.4 Bit Assignment of RGB Signal Inputs for Parallel RGB(888) Format

Pixel Order	R-G-B		B-G-R	
Pin Assignment	**Little Endian**	**Big Endian**	**Little Endian**	**Big Endian**
LCD_DATA23	R[7]	R[0]	B[7]	B[0]
LCD_DATA22	R[6]	R[1]	B[6]	B[1]
LCD_DATA21	R[5]	R[2]	B[5]	B[2]
LCD_DATA20	R[4]	R[3]	B[4]	B[3]
LCD_DATA19	R[3]	R[4]	B[3]	B[4]
LCD_DATA18	R[2]	R[5]	B[2]	B[5]
LCD_DATA17	R[1]	R[6]	B[1]	B[6]
LCD_DATA16	R[0]	R[7]	B[0]	B[7]
LCD_DATA15	G[7]	G[0]	G[7]	G[0]
LCD_DATA14	G[6]	G[1]	G[6]	G[1]
LCD_DATA13	G[5]	G[2]	G[5]	G[2]
LCD_DATA12	G[4]	G[3]	G[4]	G[3]
LCD_DATA11	G[3]	G[4]	G[3]	G[4]
LCD_DATA10	G[2]	G[5]	G[2]	G[5]
LCD_DATA9	G[1]	G[6]	G[1]	G[6]
LCD_DATA8	G[0]	G[7]	G[0]	G[7]
LCD_DATA7	B[7]	B[0]	R[7]	R[0]
LCD_DATA6	B[6]	B[1]	R[6]	R[1]
LCD_DATA5	B[5]	B[2]	R[5]	R[2]
LCD_DATA4	B[4]	B[3]	R[4]	R[3]
LCD_DATA3	B[3]	B[4]	R[3]	R[4]
LCD_DATA2	B[2]	B[5]	R[2]	R[5]
LCD_DATA1	B[1]	B[6]	R[1]	R[6]
LCD_DATA0	B[0]	B[7]	R[0]	R[7]

Note: R[7:0], G[7:0], and B[7:0] are RGB pixel data that have been internally processed.

(2) Bit Assignment of LCD Signals for Parallel RGB(666) Format

Table 50.5 shows RGB signal inputs assigned to the LCD signal outputs for the parallel RGB(666) output format.

Table 50.5 Bit Assignment of RGB Signal Inputs for Parallel RGB(666) Format

Pixel Order	R-G-B		B-G-R	
Pin Assignment	**Little Endian**	**Big Endian**	**Little Endian**	**Big Endian**
LCD_DATA23	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA22	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA21	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA20	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA19	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA18	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA17	R[7]	R[2]	B[7]	B[2]
LCD_DATA16	R[6]	R[3]	B[6]	B[3]
LCD_DATA15	R[5]	R[4]	B[5]	B[4]
LCD_DATA14	R[4]	R[5]	B[4]	B[5]
LCD_DATA13	R[3]	R[6]	B[3]	B[6]
LCD_DATA12	R[2]	R[7]	B[2]	B[7]
LCD_DATA11	G[7]	G[2]	G[7]	G[2]
LCD_DATA10	G[6]	G[3]	G[6]	G[3]
LCD_DATA9	G[5]	G[4]	G[5]	G[4]
LCD_DATA8	G[4]	G[5]	G[4]	G[5]
LCD_DATA7	G[3]	G[6]	G[3]	G[6]
LCD_DATA6	G[2]	G[7]	G[2]	G[7]
LCD_DATA5	B[7]	B[2]	R[7]	R[2]
LCD_DATA4	B[6]	B[3]	R[6]	R[3]
LCD_DATA3	B[5]	B[4]	R[5]	R[4]
LCD_DATA2	B[4]	B[5]	R[4]	R[5]
LCD_DATA1	B[3]	B[6]	R[3]	R[6]
LCD_DATA0	B[2]	B[7]	R[2]	R[7]

Note: R[7:2], G[7:2], and B[7:2] are RGB pixel data that have been internally processed.

(3) Bit Assignment of LCD Signals for Parallel RGB(565) Format

Table 50.6 shows RGB signal inputs assigned to the LCD signal outputs for the parallel RGB(565) output format.

Table 50.6 Bit Assignment of RGB Signal Inputs for Parallel RGB(565) Format

Pixel Order	R-G-B		B-G-R	
Pin Assignment	**Little Endian**	**Big Endian**	**Little Endian**	**Big Endian**
LCD_DATA23	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA22	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA21	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA20	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA19	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA18	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA17	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA16	Fixed to 0	Fixed to 0	Fixed to 0	Fixed to 0
LCD_DATA15	R[7]	R[3]	B[7]	B[3]
LCD_DATA14	R[6]	R[4]	B[6]	B[4]
LCD_DATA13	R[5]	R[5]	B[5]	B[5]
LCD_DATA12	R[4]	R[6]	B[4]	B[6]
LCD_DATA11	R[3]	R[7]	B[3]	B[7]
LCD_DATA10	G[7]	G[2]	G[7]	G[2]
LCD_DATA9	G[6]	G[3]	G[6]	G[3]
LCD_DATA8	G[5]	G[4]	G[5]	G[4]
LCD_DATA7	G[4]	G[5]	G[4]	G[5]
LCD_DATA6	G[3]	G[6]	G[3]	G[6]
LCD_DATA5	G[2]	G[7]	G[2]	G[7]
LCD_DATA4	B[7]	B[3]	R[7]	R[3]
LCD_DATA3	B[6]	B[4]	R[6]	R[4]
LCD_DATA2	B[5]	B[5]	R[5]	R[5]
LCD_DATA1	B[4]	B[6]	R[4]	R[6]
LCD_DATA0	B[3]	B[7]	R[3]	R[7]

Note: R[7:3], G[7:2], and B[7:3] are RGB pixel data that have been internally processed.

(4) Bit Assignment of RGB Signal Inputs for Serial RGB(888) Format

Table 50.7 and Table 50.8 show RGB signal inputs assigned to the LCD signal outputs for the serial RGB(888) output format.

Table 50.7 Bit Assignment of RGB Signal Inputs for Serial RGB(888) Format (1)

Pixel Order	R-G-B															
Pin Assignment	Little Endian								Big Endian							
Scan Direction	Reverse Scan				Forward Scan				Reverse Scan				Forward Scan			
Cycle	1st	2nd	3rd	4th	1st	2nd	3rd	4th	1st	2nd	3rd	4th	1st	2nd	3rd	4th
LCD_DATA23	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
:	:				:				:				:			
LCD_DATA8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LCD_DATA7	Undefined	B[7]	G[7]	R[7]	R[7]	G[7]	B[7]	Undefined	Undefined	B[0]	G[0]	R[0]	R[0]	G[0]	B[0]	Undefined
LCD_DATA6	Undefined	B[6]	G[6]	R[6]	R[6]	G[6]	B[6]	Undefined	Undefined	B[1]	G[1]	R[1]	R[1]	G[1]	B[1]	Undefined
LCD_DATA5	Undefined	B[5]	GI5]	R[5]	R[5]	GI5]	B[5]	Undefined	Undefined	B[2]	G[2]	R[2]	R[2]	G[2]	B[2]	Undefined
LCD_DATA4	Undefined	B[4]	G[4]	R[4]	R[4]	G[4]	B[4]	Undefined	Undefined	B[3]	G[3]	R[3]	R[3]	G[3]	B[3]	Undefined
LCD_DATA3	Undefined	B[3]	G[3]	R[3]	R[3]	G[3]	B[3]	Undefined	Undefined	B[4]	G[4]	R[4]	R[4]	G[4]	B[4]	Undefined
LCD_DATA2	Undefined	B[2]	G[2]	R[2]	R[2]	G[2]	B[2]	Undefined	Undefined	B[5]	G[5]	R[5]	R[5]	G[5]	B[5]	Undefined
LCD_DATA1	Undefined	B[1]	G[1]	R[1]	R[1]	G[1]	B[1]	Undefined	Undefined	B[6]	G[6]	R[6]	R[6]	G[6]	B[6]	Undefined
LCD_DATA0	Undefined	B[0]	G[0]	R[0]	R[0]	G[0]	B[0]	Undefined	Undefined	B[7]	G[7]	R[7]	R[7]	G[7]	B[7]	Undefined

Note: R[7:0], G[7:0], and B[7:0] are RGB pixel data that have been internally processed.

Table 50.8 Bit Assignment of RGB Signal Inputs for Serial RGB(888) Format (2)

Pixel Order	B-G-R															
Pin Assignment	Little Endian								Big Endian							
Scan Direction	Reverse Scan				Forward Scan				Reverse Scan				Forward Scan			
Cycle	1st	2nd	3rd	4th	1st	2nd	3rd	4th	1st	2nd	3rd	4th	1st	2nd	3rd	4th
LCD_DATA23	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
:	:				:				:				:			
LCD_DATA8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LCD_DATA7	Undefined	R[7]	G[7]	B[7]	B[7]	G[7]	R[7]	Undefined	Undefined	R[0]	G[0]	B[0]	B[0]	G[0]	R[0]	Undefined
LCD_DATA6	Undefined	R[6]	G[6]	B[6]	B[6]	G[6]	R[6]	Undefined	Undefined	R[1]	G[1]	B[1]	B[1]	G[1]	R[1]	Undefined
LCD_DATA5	Undefined	R[5]	GI5]	B[5]	B[5]	GI5]	R[5]	Undefined	Undefined	R[2]	G[2]	B[2]	B[2]	G[2]	R[2]	Undefined
LCD_DATA4	Undefined	R[4]	G[4]	B[4]	B[4]	G[4]	R[4]	Undefined	Undefined	R[3]	G[3]	B[3]	B[3]	G[3]	R[3]	Undefined
LCD_DATA3	Undefined	R[3]	G[3]	B[3]	B[3]	G[3]	R[3]	Undefined	Undefined	R[4]	G[4]	B[4]	B[4]	G[4]	R[4]	Undefined
LCD_DATA2	Undefined	R[2]	G[2]	B[2]	B[2]	G[2]	R[2]	Undefined	Undefined	R[5]	G[5]	B[5]	B[5]	G[5]	R[5]	Undefined
LCD_DATA1	Undefined	R[1]	G[1]	B[1]	B[1]	G[1]	R[1]	Undefined	Undefined	R[6]	G[6]	B[6]	B[6]	G[6]	R[6]	Undefined
LCD_DATA0	Undefined	R[0]	G[0]	B[0]	B[0]	G[0]	R[0]	Undefined	Undefined	R[7]	G[7]	B[7]	B[7]	G[7]	R[7]	Undefined

Note: R[7:0], G[7:0], and B[7:0] are RGB pixel data that have been internally processed.




Figure 50.7 Serial RGB(888) (4× Speed) Output Timing

50.1.6 Output Control (Panel Adjustment Process)

The panel adjustment includes the processes of brightness adjustment, contrast adjustment, and RGB gamma correction. Brightness adjustment always precedes contrast adjustment, but RGB gamma correction can either precede or follow brightness and contrast adjustment. In panel adjustment, 10-bit RGB data obtained by extending 8-bit RGB data output from graphic 2 is used, and 10-bit RGB data is also output to the data format conversion block. Figure 50.8 shows the structure of the panel adjustment block.




Figure 50.8 Structure of Panel Adjustment Block

50.1.7 Output Control (TCON)

Any of the five signals (STVA, STVB, STHA, STHB, and DE) generated from the internal vertical and horizontal synchronization signals (VS and HS) that have passed through the data format conversion block can be selected for output on four pins: LCD_TCON0, LCD_TCON1, LCD_TCON2, and LCD_TCON3.

The generated signals are completely independent of the image data. They are not affected by the output image format or any internal data process, and no register settings for signal generation affect the output image format or any internal data process. The data enable signal DE, which is to be generated by the TCON block, is the logical AND of the two signals STVB and STHB, which were previously generated by the TCON block. In general, three signals, which includes the signals corresponding to the VS and HS signals plus the DE signal, are used to output the DE signal.

50.1.8 Graphics Data Interfaces

Two circuits (graphic 1 and 2) are provided for reading graphics data, each of which incorporates an access control block, data buffer, CLUT memory, data extension block, and clock domain crossing block.

(1) Access Control Block

After release from the reset state, when the necessary register settings are made and operation of the GLCDC is enabled, this block waits for the input of the VS (vertical synchronization) signal. Every time the VS signal is asserted, the internal states are initialized and access to internal main bus 2 proceeds. Internal main bus 2 is read in 16-beat increments and in 32-bit units (4 bytes × 16 beats = 64 bytes). All read data are stored in the data buffer, including the invalid data at the end of the line.

(2) Data Buffer

The data buffer is read via a 64-bit read buffer. Reading of the invalid data at the end of the line is skipped. The upper bit in the data stored in the read buffer is used for access to CLUT or data extension, the next data is filled from the data buffer. Filling data to the read buffer takes precedence over writing to the data buffer in case of a conflict.

(3) CLUT Memory

When the pixel data read from the data buffer contains CLUT indices (addresses for accessing to the CLUT memory), the GLCDC accesses to the CLUT memory by reading the corresponding data as the addresses, and stores all read data (in the ARGB(8888) format) or only alpha values (in case of ARGB(1555)) in the buffer of the clock domain crossing block.
Write the data in the CLUT memory via internal peripheral bus.

(4) Data Extension Block

If the pixel data read from the data buffer contains the directly color data, the GLCDC sends the corresponding data to the data extension block. The block extends the data in the ARGB(8888) format and stores them in the buffer of the clock domain crossing block.
When the data contain both of the CLUT indices and direct color data (in case of ARGB(1555)), an A value obtained from the CLUT memory is combined with an RGB value acquired from the data extension block, and is stored in the buffer of the clock domain crossing block.

(5) Clock Domain Crossing Block

This block is a circuit which performs asynchronous transfer of the pixel data (in the ARGB(8888) format) from the peripheral module clock (PCLKA) domain to the pixel clock (PXCLK) domain. The block is composed of a 4-pixel ring buffer. When data for 1 pixel are transferred to the alpha blending block, a sequence of operations consisting of reading from the read buffer, access to CLUT memory, extension of data, combining graphics data, and storage in the ring buffer proceeds with steps included as required, after which 1 pixel data is filled.

50.1.9 Blending

The following three types of processing proceed for the graphics areas specified in the registers. The lower-layer graphics or the background color data of current graphics is output without any processing in the display area outside the graphics area.

- Display screen selection
- RGB reference chroma key
- Alpha blending

(1) Display Screen Selection

Based on the GRnAB1.DISPSEL[1:0] bits settings (n = 1, 2), any of the following data is output to the graphics area:

- Background color: Image data specified in the GRnBASE register.
- Lower-layer graphics: Image data input from the previous block
  Output from the background generating block for graphic 1
  Output from graphic 1 for graphic 2
- Current graphics: Image data obtained from the graphics data interface block extending the pixel data read by the graphic 1 or 2 block via the internal main bus 2 to ARGB(8888) format data.
- Blending: Image data obtained by blending current graphics data and the lower-layer graphics data based on the alpha values or the register settings.

It is possible to rewrite the GRnAB1 register while display operation is in progress. Setting the BGEN.VEN or GRnVEN.VEN bit to 1 leads to a reflection of the update value to the internal operations when the VS (vertical synchronization) signal is asserted.

(2) RGB Reference Chroma Key

If the RGB value of the ARGB(8888) data input from the graphics data interface block matches the value set in the GRnAB8 register, the ARGB(8888) data is entirely replaced with the value preset in the GRnAB9 register. All the ARGB(8888) data input from the graphics data interface block is subject to this process. If your application excludes CLUT memory output from this process, set the GRnAB7.CKON bit to 0 (disable RGB reference chroma key).

(3) Alpha Blending

If the GRnAB1.DISPSEL[1:0] bits are set to 11b (blending), current graphics and lower-layer graphics are alpha-blended based on the register settings using either of the following two functions.

(a) Rectangular Alpha Blending

The following process is performed for the rectangular area (in the graphics area) preset in the GRnAB4 and GRnAB5 registers:

(1) Current graphics is blended with the lower-layer graphics according to the A value set in the GRnAB7.ARCDEF[7:0] bits.
(2) After processing of the number of frames specified in the GRnAB6.ARCRATE[7:0] bits, the value specified in the GRnAB6.ARCCOEF[8:0] bits is added to or subtracted from A value.
(3) Current graphics is blended with the lower-layer graphics according to this updated A value.
(4) Repeat (2) and (3). The A value is clipped in the range from 0 to 255.

(b) Per-pixel Alpha Blending

Current graphics is blended with the lower-layer graphics according to the A value of the ARGB(8888) data input from

the graphics data interface block.
Figure 50.9 shows the relation between the graphic display selection and rectangular alpha blending area.
Figure 50.10 shows the update of the alpha value in the rectangular alpha blending area.

Alpha blending is performed based on the following formulas:

- When A value is 255
  Rout = Rin1
  Gout = Gin1
  Bout = Bin1
- When A value is not 255
  Rout = (Rin1 × A + Rin0 × (256 – A)) / 256
  Gout = (Gin1 × A + Gin0 × (256 – A)) / 256
  Bout = (Bin1 × A + Bin0 × (256 – A)) / 256

where,

A: alpha value, which is equivalent to Ain1 for per-pixel alpha blending.
Rin1/Gin1/Bin1: current graphics data
Rin0/Gin0/Bin0: lower-layer graphics data

50.2 Register Descriptions

50.2.1 Graphic n Color Look-up Table m[k] (GRnCLUTm[k]) (n = 1, 2; m = 0, 1; k = 0 to 255)

- Graphic 1 Color Look-up Table 0[k] (GR1CLUT0[k])

Address(es): GLCDC.GR1CLUT0[0] 000E 0000h to GLCDC.GR1CLUT0[255] 000E 03FCh

- Graphic 1 Color Look-up Table 1[k] (GR1CLUT1[k])


Address(es): GLCDC.GR1CLUT1[0] 000E 0400h to GLCDC.GR1CLUT1[255] 000E 07FCh

- Graphic 2 Color Look-up Table 0[k] (GR2CLUT0[k])

Address(es): GLCDC.GR2CLUT0[0] 000E 0800h to GLCDC.GR2CLUT0[255] 000E 0BFCh

- Graphic 2 Color Look-up Table 1[k] (GR2CLUT1[k])

Address(es): GLCDC.GR2CLUT1[0] 000E 0C00h to GLCDC.GR2CLUT1[255] 000E 0FFCh



x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	B[7:0]	Color Look-up Table B Value Setting	Set the B value for index value k of color look-up table	R/W
b15 to b8	G[7:0]	Color Look-up Table G Value Setting	Set the G value for index value k of color look-up table	R/W
b23 to b16	R[7:0]	Color Look-up Table R Value Setting	Set the R value for index value k of color look-up table	R/W
b31 to b24	A[7:0]	Color Look-up Table A Value Setting	Set the A value for index value k of color look-up table	R/W

The CLUT memory can be rewritten at any time regardless of the setting of the GRnCLUTINT.SEL bit. The updates are reflected to the internal operations directly, not in synchronization with the VS (vertical synchronization) signal. To keep reflection of the CLUT memory contents to the internal operations in synchronization with the VS signal, first rewrite data to the CLUT memory that is not being used for internal operations, and then modify the GRnCLUTINT.SEL bit.

50.2.2 Background Generating Block Operation Control Register (BGEN)

Address(es): GLCDC.BGEN 000E 1000h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SWRST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	VEN	—	—	—	—	—	—	—	EN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EN	Background Generating Block Operation Enable	0: Disable background generating block operation 1: Enable background generating block operation	R/W
b7 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b8	VEN	Register Value Reflection Enable	0: Disable the reflection of the register values 1: Enable the reflection of the register values (This bit automatically becomes 0)	R/W
b15 to b9	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b16	SWRST	GLCDC Software Reset Release	0: Execute GLCDC software reset 1: Release GLCDC software reset	R/W
b31 to b17	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

This register controls the GLCDC states. The internal states can be read from the BGMON register and BGEN.VEN. Because the GLCDC, which operates on multiple clocks, requires a certain period for state transition, confirm that the internal state has stabilized when settings are modified. Operation is not guaranteed if settings are modified again before the internal state stabilizes. However, setting the SWRST bit to 0 immediately makes the whole GLCDC reset independently of PXCLK, setting it to 1 releases the reset state.

EN Bit (Background Generating Block Operation Enable)

The EN bit enables or disables the operation of the background generating block. When this bit is set to 0, the operation of the entire GLCDC stops because the reference signal for internal operations generated by the background generating block is no longer being generated.

When setting this bit to 1, set the BGEN.VEN bit to 1 simultaneously to enable register value reflection to internal operations. When setting this bit to 0, set the BGEN.VEN bit to 0 at the same time.

When this bit is changed from 1 to 0, the operation stops at the end of screen generation, unlike the SWRST bit.

When setting this bit to 0, confirm that the BGMON.EN flag has become 0. Operation is not guaranteed if this bit and/or the BGEN.VEN bit are set to 1, or if the settings in other registers are modified before the BGMON.EN flag becomes 0.

VEN Bit (Register Value Reflection Enable)

The VEN bit enables or disables reflection of the GLCDC internal register to the GLCDC internal operation on assertion of the VS (vertical synchronization) signal.

When this bit is set to 1, the signal of GLCDC internal register values reflection control becomes 1 at the immediate start of the background frame, and becomes 0 at the end of the vertical active pixel of the same frame. This internal signal can be monitored with the BGMON.VEN flag. This bit becomes 0 at the same time as the VEN flag.

Set this bit to 1 only when this bit is 0. Operation is not guaranteed if this bit is set to 1 when 1. Also, while this bit is 1, do not modify any register whose value is reflected to the internal operations at the start of the background frame or on assertion of the VS signal. Otherwise, operation is not guaranteed.

SWRST Bit (GLCDC Software Reset Release)

The SWRST bit controls a software reset of the entire GLCDC, not only the background generating block.

When this bit is set to 0, the GLCDC enters the reset state from any operation state. This bit must be set to 1 before the registers are set or operation enabled. The registers can be set while this bit is 1.

Before setting the EN or VEN bit to 1, confirm that PXCLK and LCD_CLK are supplied and that the BGMON.SWRST flag is 1. Operation is not guaranteed if the EN or VEN bit is set to 1 while PXCLK and LCD_CLK are not supplied or the BGMON.SWRST flag is not 1.

50.2.3 Free-Running Period Register (BGPERI)

Address(es): GLCDC.BGPERI 000E 1004h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	FV[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	FH[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	FH[10:0]	Horizontal Synchronization Signal Period Setting	017h: 24 pixels : 3FFh: 1024 pixels Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	FV[10:0]	Vertical Synchronization Signal Period Setting	013h: 20 lines (20H) : 3FFh: 1024 lines (1024H) Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

FH[10:0] Bits (Horizontal Synchronization Signal Period Setting)

These bits specify the period of the HS (horizontal synchronization) signal to be generated in the background generating block in pixel units (cycles of the PXCLK). The valid range is 017h to 3FFh. Operation is not guaranteed if a value out of the valid range is set.

FV[10:0] Bits (Vertical Synchronization Signal Period Setting)

These bits specify the period of the VS (vertical synchronization) signal to be generated in the background generating block in line units. The valid range is 013h to 3FFh. Operation is not guaranteed if a value out of the valid range is set.

50.2.4 Synchronization Position Register (BGSYNC)

Address(es): GLCDC.BGSYNC 000E 1008h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	VP[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	HP[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	HP[3:0]	Horizontal Synchronization Signal Assertion Position Setting	0h: Setting prohibited 1h: 1 pixel : Fh: 15 pixels	R/W
b15 to b4	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b19 to b16	VP[3:0]	Vertical Synchronization Signal Assertion Position Setting	0h: Setting prohibited 1h: 1 line (1H) : Fh: 15 lines (15H)	R/W
b31 to b20	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

HP[3:0] Bits (Horizontal Synchronization Signal Assertion Position Setting)

The HP[3:0] bits specify the period before the HS (horizontal synchronization) signal, to be generated in the background generating block, is asserted. The pulse width of the HS signal is fixed to four pixels.

VP[3:0] Bits (Vertical Synchronization Signal Assertion Position Setting)

The VP[3:0] bits specify the period before the VS (vertical synchronization) signal, to be generated in the background generating block, is asserted. The pulse width of the VS signal is fixed to 1H, and the assertion timing is same as the HS signal.

50.2.5 Vertical Size Register (BGVSIZE)

Address(es): GLCDC.BGVSIZE 000E 100Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	VP[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	VW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	VW[10:0]	Vertical Active Display Width Setting	010h: 16 lines (16H) : 3FCh: 1020 lines (1020H) Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	VP[10:0]	Vertical Active Display Start Position Setting	003h: 3 lines (3H) : 3EFh: 1007 lines (1007H) Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

This register specifies the waveform of the VE (vertical data enable) signal generated in the background generating block. The vertical size and position of the display area can be specified.
Specify the vertical active display area between (the assertion position of the VS signal + 2)th line and the (background frame end – 1)th line. Operation is not guaranteed if the area is specified out of the range.

VW[10:0] Bits (Vertical Active Display Width Setting)

The VW[10:0] bits specify the vertical active display lines (high pulse width of the VE signal) in the background screen. The valid range is 010h to 3FCh. Operation is not guaranteed if a value out of the valid range is set. The value of the [BGVSIZE.VP[10:0] + BGVSIZE.VW[10:0] + 1] must be less than or equal to the value of the BGPERI.FV[10:0] bits.

VP[10:0] Bits (Vertical Active Display Start Position Setting)

The VP[10:0] bits specify the vertical active display line start position (the period until the VE signal is asserted) in the background screen. The valid range is 003h to 3EFh. Operation is not guaranteed if a value out of the valid range is set. Set a value greater than or equal to [BGSYNC.VP[3:0] + 2] to these bits.

50.2.6 Horizontal Size Register (BGHSIZE)

Address(es): GLCDC.BGHSIZE 000E 1010h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	HP[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	HW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	HW[10:0]	Horizontal Active Pixel Width Setting	010h: 16 pixels : 3F8h: 1016 pixels Set an even value only in the above range.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	HP[10:0]	Horizontal Active Pixel Start Position Setting	006h: 6 pixels : 3EEh: 1006 pixels Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

This register specifies the waveform of the HE (horizontal data enable) signal generated in the background generating block. The horizontal size and position of the display area can be specified.
Specify the horizontal active display area between (the assertion position of the HS signal + 5)th pixel and (line end – 2)th pixel. Operation is not guaranteed if the area is specified out of the range.

HW[10:0] Bits (Horizontal Active Pixel Width Setting)

The HW[10:0] bits specify the horizontal active display pixels (high pulse width of the HE signal) in the background screen. The field can be set to any even number from 010h to 3F8h. Operation is not guaranteed if a value out of the valid range is set. The value of the [BGHSIZE.HP[10:0] + BGHSIZE.HW[10:0] + 2] must be less than or equal to the value of the BGPERI.FH[10:0] bits. When serial RGB is selected as the output data format, set the value [the actual horizontal active display pixels + 2] to these bits.

HP[10:0] Bits (Horizontal Active Pixel Start Position Setting)

The HP[10:0] bits specify the horizontal active display pixel start position (the period until the HE signal is asserted) in the background screen. The valid range is 006h to 3EEh. Operation is not guaranteed if a value out of the valid range is set. Set a value greater than or equal to [BGSYNC.HP[3:0] + 5] to these bits.

50.2.7 Background Color Register (BGCOLOR)

Address(es): GLCDC.BGCOLOR 000E 1014h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	R[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	G[7:0]								B[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	B[7:0]	Background Color B Value Setting	Set a value for B channel of the background color to be displayed on the background screen.	R/W
b15 to b8	G[7:0]	Background Color G Value Setting	Set a value for G channel of the background color to be displayed on the background screen.	R/W
b23 to b16	R[7:0]	Background Color R Value Setting	Set a value for R channel of the background color to be displayed on the background screen.	R/W
b31 to b24	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

This register specifies the background color displayed on the active display area (background screen) defined by the BGVSIZE and BGHSIZE registers. Black (000000h) is output to the area other than the active display area (blanking interval).

50.2.8 Background Generating Block Status Monitor Register (BGMON)

Address(es): GLCDC.BGMON 000E 1018h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SWRST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	VEN	—	—	—	—	—	—	—	EN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EN	Background Generating Block Operation Monitor Flag	0: Operation of the background generating block is being stopped 1: Operation of the background generating block is in progress	R
b7 to b1	—	Reserved	These bits are read as 0.	R
b8	VEN	Register Value Reflection Enable Monitor Flag	0: The reflection of the register values is disabled 1: The reflection of the register values is enabled	R
b15 to b9	—	Reserved	These bits are read as 0.	R
b16	SWRST	Software Reset Status Monitor Flag	0: GLCDC is in software reset state 1: GLCDC is released from software reset state	R
b31 to b17	—	Reserved	These bits are read as 0.	R

EN Flag (Background Generating Block Operation Monitor Flag)

This flag indicates whether the background generating block is operating or not.

When setting the BGEN.EN bit to 0 (disable background generating block operation), read this flag to confirm that the operation is stopped. Setting the BGEN.EN bit to 0 does not stop the operation until the end of the background frame, unlike when the BGEN.SWRST bit is set to 0.

VEN Flag (Register Value Reflection Enable Monitor Flag)

This flag indicates the status of the signal used for controlling the reflection of the GLCDC internal register values to the internal operations. This signal is asserted at the start of a background frame immediately after setting the BGEN.VEN bit to 1 and negated at the timing of the VE negation.

SWRST Flag (Software Reset Status Monitor Flag)

This flag indicates the software reset state of GLCDC. This bit value indicates the result of the peripheral module clock (PCLKA) resampling the result of the PXCLK sampling the BGEN.SWRST bit. Even if PXCLK is not supplied, setting the BGEN.SWRST bit to 0 sets this flag to 0.

50.2.9 Graphic n Register Update Control Register (GRnVEN) (n = 1, 2)

Address(es): GLCDC.GR1VEN 000E 1100h, GLCDC.GR2VEN 000E 1200h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VEN	Graphic n Register Value Reflection Enable*1	0: Disable reflection of register values 1: Enable reflection of register values (This bit automatically becomes 0)	R/W
b31 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note 1. Do not set this bit to 1 when the BGEN.VEN bit is 1.

VEN Bit (Graphic n Register Value Reflection Enable)

This bit enables or disables reflection of the register values to the graphic n internal operations on assertion of the VS (vertical synchronization) signal.

When the VS signal is asserted immediately after this bit is set to 1, the values set in the GRnFLM2, GRnFLM3, GRnFLM5, GRnFLM6, GRnAB1 to GRnAB9, GRnBASE, and GRnCLUTINT registers are reflected to the internal operations, and then the bit automatically becomes 0. When the BGEN.VEN bit is 1, the register values are reflected to the internal operations on assertion of the VS signal, regardless of the value of this bit.

Set this bit to 1 only when the BGEN.VEN bit and this bit are both 0. Operation is not guaranteed when setting this bit to 1 while one of the bits is 1.

While the BGEN.VEN bit or this bit is 1, do not modify registers GRnFLM2, GRnFLM3, GRnFLM5, GRnFLM6, GRnAB1 to GRnAB9, GRnBASE, and GRnCLUTINT. Otherwise, operation is not guaranteed.

50.2.10 Graphic n Frame Buffer Read Control Register (GRnFLMRD) (n = 1, 2)

Address(es): GLCDC.GR1FLMRD 000E 1104h, GLCDC.GR2FLMRD 000E 1204h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	RENB
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RENB	Frame Buffer Read Enable	0: Disable reading of the frame buffer 1: Enable reading of the frame buffer	R/W
b31 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

RENB Bit (Frame Buffer Read Enable)

This bit enables or disables reading of the graphics data on the frame buffer (memory connected via the internal main bus 2).

If the current graphics screen is to be displayed, set this bit to 1 before setting the BGEN.EN bit to 1.

If the current graphics screen is not to be displayed, set this bit to 0 before setting the BGEN.EN bit to 1.

50.2.11 Graphic n Frame Buffer Control Register 2 (GRnFLM2) (n = 1, 2)

Address(es): GLCDC.GR1FLM2 000E 110Ch, GLCDC.GR2FLM2 000E 120Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specify the start address of the frame buffer.

Set the lower 6 bits to 0.

This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.12 Graphic n Frame Buffer Control Register 3 (GRnFLM3) (n = 1, 2)

Address(es): GLCDC.GR1FLM3 000E 1110h, GLCDC.GR2FLM3 000E 1210h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	LNOFF[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b10	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b31 to b16	LNOFF[15:0]	Macro Line Offset Setting	Set the offset value between lines (macro lines) on the frame buffer. 16-bit signed integer.	R/W

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

LNOFF[15:0] Bits (Macro Line Offset Setting)

These bits specify the offset from the first address of the line in the frame buffer (macro line) to the first address of the next macro line as a two’s complement numbers. Set the lower 6 bits to 0.

The first addresses for each of the macro lines are calculated in the way shown below.

1st line: GRnFLM2
2nd line: GRnFLM2 + LNOFF[15:0] × 1
3rd line: GRnFLM2 + LNOFF[15:0] × 2
...
m-th line: GRnFLM2 + LNOFF[15:0] × (m – 1)

50.2.13 Graphic n Frame Buffer Control Register 5 (GRnFLM5) (n = 1, 2)

Address(es): GLCDC.GR1FLM5 000E 1118h, GLCDC.GR2FLM5 000E 1218h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	LNNUM[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	DATANUM[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	DATANUM[15:0]	Single Line Data Transfer Count Setting	0000h: Once (64 bytes) : FFFFh: 65536 times (4 Mbytes)	R/W
b26 to b16	LNNUM[10:0]	Single Frame Line Count Setting	000h: 1 macro line : 3FBh: 1020 macro lines Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

DATANUM[15:0] Bits (Single Line Data Transfer Count Setting)

These bits specify the number of data transfers for one line in the frame buffer (one macro line). 64 bytes (4 bytes (32 bits) × 16 words) of data can be read in each single transfer. If the number of bytes per macro line cannot be divided by 64, set these bits for the nearest integer produced by rounding up.

When the number of data transfers set in these bits is completed, the internal address pointer is overwritten by the first address of the next macro line.

LNNUM[10:0] Bits (Single Frame Line Count Setting)

These bits specify the number of macro lines on the frame buffer.

When graphics data for the number of macro lines set in these bits is read, the frame end signal is output and the value of the GRnFLM2 register is reloaded to the internal address pointer.

The followings are two setting examples of this register. In these examples, the active display size is 480 pixels × 272 lines and the color depth is 16 bpp.

Ex. 1) One macro line is configured of 480 pixels.

DATANUM[15:0] = 480 × 2 ÷ 64 – 1 = 14 = 000Eh

LNNUM[10:0] = 272 – 1 = 271 = 10Fh

Ex. 2) One macro line is configured of 16 scanlines (480 × 16 pixels).

DATANUM[15:0] = 480 × 2 × 16 ÷ 64 – 1 = 239 = 00EFh

LNNUM[10:0] = 272 ÷ 16 – 1 = 16 = 010h

50.2.14 Graphic n Frame Buffer Control Register 6 (GRnFLM6) (n = 1, 2)

Address(es): GLCDC.GR1FLM6 000E 111Ch, GLCDC.GR2FLM6 000E 121Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	FORMAT[2:0]			—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b27 to b0	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b30 to b28	FORMAT[2:0]	Frame Buffer Color Format Setting	b30 b28 0 0 0: RGB(565) (16 bpp) 0 0 1: RGB(-888) (32 bpp, the upper 8 bits are invalid) 0 1 0: ARGB(1555) (16 bpp, 1 bit of A is CLUT index) 0 1 1: ARGB(4444) (16 bpp) 1 0 0: ARGB(8888) (32 bpp) 1 0 1: CLUT(8) (8 bpp) 1 1 0: CLUT(4) (4 bpp) 1 1 1: CLUT(1) (1 bpp)	R/W
b31	—	Reserved	This bit is read as 0. Writing to this bit has no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

FORMAT[2:0] Bits (Frame Buffer Color Format Setting)

These bits specify the color format of the graphics data stored in the corresponding frame buffer.

The CLUT indices 1 or 0, Fh to 0h, and FFh to 00h are stored in CLUT(1), CLUT(4), and CLUT(8) respectively, and used as addresses in CLUT memory access (01h or 00h, 0Fh to 00h, and FFh to 00h respectively).

For ARGB(1555), RGB data (5 bits per color channel) are stored in the 15 bits following the CLUT index with the upper bit 1 or 0 (the CLUT address is 80h or 00h).

For ARGB(8888) and ARGB(4444), the alpha values are stored in the upper 8 or 4 bits and RGB values are stored in the other bits.

RGB(-888) and RGB(565) contain RGB data only.

50.2.15 Graphic n Alpha Blending Control Register 1 (GRnAB1) (n = 1, 2)

Address(es): GLCDC.GR1AB1 000E 1120h, GLCDC.GR2AB1 000E 1220h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	ARCON	—	—	—	ARCDISPON	—	—	—	GRCDISPON	—	—	DISPSEL[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DISPSEL[1:0]	Display Screen Control	b1 b0 0 0: Displays the background color (value set in the GRnBASE register) 0 1: Displays lower-layer graphics 1 0: Displays current graphics 1 1: Blended display of current graphics with lower-layer graphics	R/W
b3, b2	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b4	GRCDISPON	Graphics Area Frame Display Control	0: The frame of the graphics area is not displayed 1: The frame of the graphics area is displayed	R/W
b7 to b5	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b8	ARCDISPON	Rectangular Alpha Blending Area Frame Display Control	0: The frame of the rectangular alpha blending area is not displayed 1: The frame of the rectangular alpha blending area is displayed	R/W
b11 to b9	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b12	ARCON	Alpha Blending Control	0: Per-pixel alpha blending 1: Rectangular alpha blending	R/W
b31 to b13	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

DISPSEL[1:0] Bits (Display Screen Control)

These bits control the graphic display screen. When the bits are 00b (background color), the background color specified in the GRnBASE register is displayed. When the bits are 01b (lower-layer graphics), the image data input from the previous block is displayed (the background screen for graphic 1, and the output from graphic 1 for graphic 2). When the bits are 10b (current graphics), RGB(888) in data in the ARGB(8888) format, which is generated in the graphics data interface block, is displayed. Table 50.9 lists the relations between the register settings and display on the screen and Figure 50.9 shows the relations among the areas.

GRCDISPON Bit (Graphics Area Frame Display Control)

This bit specifies whether or not the given frame is displayed in the graphic area. When the bit is 1 (displayed), the frame in the graphics area is enclosed by the lines in the color FFh (for each of R, G, and B). The lines around the outer boundaries are 1-pixel wide.

ARCDISPON Bit (Rectangular Alpha Blending Area Frame Display Control)

This bit specifies whether or not the given frame is displayed in the rectangular alpha blending area. When this bit is 1 (displayed), the frame in the rectangular alpha blending area is enclosed by the lines in the color FFh (for each of R, G,

and B). The lines around the outer boundaries are 1-pixel wide.

ARCON Bit (Alpha Blending Control)

This bit controls the alpha blending method in a rectangular alpha blending area. When this bit is 1 (rectangular alpha blending), alpha blending is processed in accordance with the alpha value for the rectangular alpha blending, not in accordance with the alpha value for each pixel generated by the graphics data interface block. In the areas outside the rectangular alpha blending area within the graphics area, alpha blending is processed in accordance with the alpha value for each pixel generated by the graphics data interface block.

Table 50.9 Display Screen Selections (n = 1, 2)

GRnAB1.DISPSEL[1:0] bits	GRnAB1.ARCON bit	GRnAB7.CKON bit	Within Rectangular Alpha Blending Area	Outside Rectangular Alpha Blending Area, but within Graphics Area	Outside Graphics Area, but within Display Area
00b (back ground color)	0 (per-pixel alpha blending)	0 (no chroma keying)	— (no areas)	Background color	Background color
01b (lower-layer graphics)	0 (per-pixel alpha blending)	0 (no chroma keying)	— (no areas)	Lower-layer graphics	Lower-layer graphics
10b (current graphics)	0 (per-pixel alpha blending)	0 (no chroma keying)	— (no areas)	Current graphics	Background color
11b (blended display)	0 (per-pixel alpha blending)	0 (no chroma keying)	— (no areas)	Per-pixel alpha blending of current graphics and lower-layer graphics	Lower-layer graphics
11b (blended display)	0 (per-pixel alpha blending)	1 (chroma keying)	— (no areas)	Per-pixel alpha blending of chroma keyed current graphics and lower-layer graphics	Lower-layer graphics
11b (blended display)	1 (rectangular alpha blending)	0 (no chroma keying)	Rectangular alpha blending of current graphics and lower-layer graphics	Per-pixel alpha blending of current graphics and lower-layer graphics	Lower-layer graphics
11b (blended display)	1 (rectangular alpha blending)	1 (chroma keying)	Rectangular alpha blending of current graphics and lower-layer graphics	Per-pixel alpha blending of chroma keyed current graphics and lower-layer graphics	Lower-layer graphics

Note: Operation is not guaranteed when any other value is set.




Figure 50.9 Selection of Graphic Display Screen (n = 1, 2)

50.2.16 Graphic n Alpha Blending Control Register 2 (GRnAB2) (n = 1, 2)

Address(es): GLCDC.GR1AB2 000E 1124h, GLCDC.GR2AB2 000E 1224h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GRCVS[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GRCVW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GRCVW[10:0]	Graphics Area Vertical Width Setting	010h: 16 lines (16H) : 3FCh: 1020 lines (1020H) Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GRCVS[10:0]	Graphics Area Vertical Start Position Setting	002h: 2 lines (2H) : 3EEh: 1006 lines (1006H) Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

GRCVW[10:0] Bits (Graphics Area Vertical Width Setting)

These bits specify the vertical active scanlines in the graphics area.

GRCVS[10:0] Bits (Graphics Area Vertical Start Position Setting)

These bits specify the vertical starting point for active scanlines in the graphics area. The reference point is the point of assertion of the VS (vertical synchronization) signal.

For the relations between the register settings and the graphics area size, refer to Figure 50.9.

50.2.17 Graphic n Alpha Blending Control Register 3 (GRnAB3) (n = 1, 2)

Address(es): GLCDC.GR1AB3 000E 1128h, GLCDC.GR2AB3 000E 1228h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GRCHS[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GRCHW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GRCHW[10:0]	Graphics Area Horizontal Width Setting	010h: 16 pixels : 3F8h: 1016 pixels Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GRCHS[10:0]	Graphics Area Horizontal Start Position Setting	005h: 5 pixels : 3EDh: 1005 pixels Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

GRCHW[10:0] Bits (Graphics Area Horizontal Width Setting)

These bits specify the horizontal active pixels of the graphics area. Set an even value to the bits.

GRCHS[10:0] Bits (Graphics Area Horizontal Start Position Setting)

These bits specify the horizontal start position of the active pixels of the graphics area. The reference point is the assertion of the HS (horizontal synchronization) signal.

For the relation between the register settings and the graphics area size, refer to Figure 50.9.

50.2.18 Graphic n Alpha Blending Control Register 4 (GRnAB4) (n = 1, 2)

Address(es): GLCDC.GR1AB4 000E 112Ch, GLCDC.GR2AB4 000E 122Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	ARCVS[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	ARCVW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	ARCVW[10:0]	Rectangular Alpha Blending Area Vertical Width Setting	001h: 1 line (1H) : 3FCh: 1020 lines (1020H) Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	ARCVS[10:0]	Rectangular Alpha Blending Area Vertical Start Position Setting	002h: 2 lines (2H) : 3EEh: 1006 lines (1006H) Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

ARCVW[10:0] Bits (Rectangular Alpha Blending Area Vertical Width Setting)

These bits specify the vertical active scanlines of the rectangular alpha blending area.

ARCVS[10:0] Bits (Rectangular Alpha Blending Area Vertical Start Position Setting)

These bits specify the vertical start position of the active scanlines of the rectangular alpha blending area. The reference point is the assertion of the VS (vertical synchronization) signal.

For the relation between the register settings and the graphics area size, refer to Figure 50.9.

50.2.19 Graphic n Alpha Blending Control Register 5 (GRnAB5) (n = 1, 2)

Address(es): GLCDC.GR1AB5 000E 1130h, GLCDC.GR2AB5 000E 1230h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	ARCHS[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	ARCHW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	ARCHW[10:0]	Rectangular Alpha Blending Area Horizontal Width Setting	001h: 1 pixel : 3F8h: 1016 pixels Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	ARCHS[10:0]	Rectangular Alpha Blending Area Horizontal Start Position Setting	005h: 5 pixels : 3EDh: 1005 pixels Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

ARCHW[10:0] Bits (Rectangular Alpha Blending Area Horizontal Width Setting)

These bits specify the horizontal active pixels of the rectangular alpha blending area.

ARCHS[10:0] Bits (Rectangular Alpha Blending Area Horizontal Start Position Setting)

These bits specify the horizontal start position of the active pixels of the rectangular alpha blending area. The reference point is the assertion of the HS (horizontal synchronization) signal.

For the relation between the register settings and the graphics area size, refer to Figure 50.9.

50.2.20 Graphic n Alpha Blending Control Register 6 (GRnAB6) (n = 1, 2)

Address(es): GLCDC.GR1AB6 000E 1134h, GLCDC.GR2AB6 000E 1234h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	ARCCOEF[8:0]								
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ARCRATE[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	ARCRATE[7:0]	Alpha Blending Updating Rate Setting	00h: 1 frame : FFh: 256 frames	R/W
b15 to b8	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b24	ARCCOEF[8]	Alpha Coefficient Setting	This bit specifies the sign, i.e. whether the ARCCOEF[7:0] bits indicate an increase or decrease in the alpha value. 0: Add 1: Subtract	R/W
b23 to b16	ARCCOEF[7:0]		These bits specify the absolute value of the change in the alpha value. The valid range is from 0 to 255.	R/W
b31 to b25	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

ARCRATE[7:0] Bits (Alpha Blending Updating Rate Setting)

These bits specify the updating rate of alpha value for rectangular alpha blending in frame units.

ARCCOEF[8:0] Bits (Alpha Coefficient Setting)

These bits specify the alpha coefficient for rectangular alpha blending.
The ARCCOEF[8] bit represents the sign and the ARCCOEF[7:0] bits represent the value added to or subtracted by.

In rectangular alpha blending, current graphics are faded in or out with the GRnAB7.ARCDEF[7:0], GRnAB6.ARCCOEF[8:0], and GRnAB6.ARCRATE[7:0] bits. When the GRnAB1.ARCON bit is set to 1 after setting the initial alpha value in the GRnAB7.ARCDEF[7:0] bits, the value in GRnAB6.ARCCOEF[8:0] is added to or subtracted from the alpha value each time the VS signal is asserted the number of times set in the GRnAB6.ARCRATE[7:0] bits. Figure 50.10 shows change of the alpha value.




Figure 50.10 Updating of Alpha Value (n = 1, 2)

50.2.21 Graphic n Alpha Blending Control Register 7 (GRnAB7) (n = 1, 2)

Address(es): GLCDC.GR1AB7 000E 1138h, GLCDC.GR2AB7 000E 1238h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	ARCDEF[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CKON
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CKON	Chroma Key Compositing Control	0: Disable RGB reference chroma key compositing 1: Enable RGB reference chroma key compositing	R/W
b15 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b23 to b16	ARCDEF[7:0]	Initial Alpha Value Setting	Set the initial alpha value for rectangular alpha blending	R/W
b31 to b24	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

CKON Bit (Chroma Key Compositing Control)

This bit enables or disables RGB reference chroma key compositing. This function is enabled only for the area that is outside the alpha blending area and within the graphics area, when this bit is 1 and the GRnAB1.DISPSEL[1:0] bits are 11b (blended display). For details, refer to Table 50.9.

ARCDEF[7:0] Bits (Initial Alpha Value Setting)

These bits specify the initial alpha value for rectangular alpha blending. For changes in the alpha value during fade-in or fade-out processing of the current graphics by using these bits, refer to Figure 50.10.

50.2.22 Graphic n Alpha Blending Control Register 8 (GRnAB8) (n = 1, 2)

Address(es): GLCDC.GR1AB8 000E 113Ch, GLCDC.GR2AB8 000E 123Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	CKKG[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CKKB[7:0]								CKKR[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Symbol	Bit Name	Description	R/W
b7 to b0	CKKR[7:0]	Chroma Key Compositing Target R Value Setting	Set the R value to be compared with the R value of the current graphics.	R/W
b15 to b8	CKKB[7:0]	Chroma Key Compositing Target B Value Setting	Set the B value to be compared with the B value of the current graphics.	R/W
b23 to b16	CKKG[7:0]	Chroma Key Compositing Target G Value Setting	Set the G value to be compared with the G value of the current graphics.	R/W
b31 to b24	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

When the RGB values in the pixel data (ARGB(8888)) of the current graphics match the values set in this register while the GRnAB7.CKON bit is 1 (RGB reference chroma key compositing is enabled), the pixel data is replaced by the values set in the GRnAB9 register. In per-pixel alpha blending at later stages, the replaced alpha value is used.

50.2.23 Graphic n Alpha Blending Control Register 9 (GRnAB9) (n = 1, 2)

Address(es): GLCDC.GR1AB9 000E 1140h, GLCDC.GR2AB9 000E 1240h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	CKR[7:0]	Chroma Key Compositing Replacing R Value Setting	Specify an R value after replacement in RGB reference chroma key compositing.	R/W
b15 to b8	CKB[7:0]	Chroma Key Compositing Replacing B Value Setting	Specify a B value after replacement in RGB reference chroma key compositing.	R/W
b23 to b16	CKG[7:0]	Chroma Key Compositing Replacing G Value Setting	Specify a G value after replacement in RGB reference chroma key compositing.	R/W
b31 to b24	CKA[7:0]	Chroma Key Compositing Replacing A Value Setting	Specify an A value after replacement in RGB reference chroma key compositing.	R/W

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

When the pixel data is to be replaced (an RGB value of the current graphics matches with the value set in the GRnAB8 register) while the GRnAB7.CKON bit is 1 (RGB reference chroma key compositing is enabled), the pixel data is replaced by the set value in this register. In per-pixel alpha blending at later stages, the values set in this register is used.

50.2.24 Graphic n Background Color Control Register (GRnBASE) (n = 1, 2)

Address(es): GLCDC.GR1BASE 000E 114Ch, GLCDC.GR2BASE 000E 124Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	G[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	B[7:0]								R[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	R[7:0]	Background Color R Value Setting	Set the R value of the Background color.	R/W
b15 to b8	B[7:0]	Background Color B Value Setting	Set the B value of the Background color.	R/W
b23 to b16	G[7:0]	Background Color G Value Setting	Set the G value of the Background color.	R/W
b31 to b24	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

When the GRnAB1.DISPSEL[1:0] bits are set to 00b (background color), the RGB data set in this register is output to the entire display area. When the GRnAB1.DISPSEL[1:0] bits are set to 10b (current graphics), the RGB data is output to the outside the graphics area within the display area.

50.2.25 Graphic n CLUT/Interrupt Control Register (GRnCLUTINT) (n = 1, 2)

Address(es): GLCDC.GR1CLUTINT 000E 1150h, GLCDC.GR2CLUTINT 000E 1250h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SEL
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	LINE[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	LINE[10:0]	Detecting Scanline Setting*1	000h: 1st line : 3FFh: 1024th line Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b16	SEL	CLUT Control	0: Select Color Look-up Table 0 1: Select Color Look-up Table 1	R/W
b31 to b17	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GRnVEN.VEN bit or the BGEN.VEN bit is 1.

Note 1. These bits are only effective for graphic 2.

LINE[10:0] Bits (Detecting Scanline Setting)

These bits specify the scanline which generates a VPOS interrupt. When operation reaches the scanline specified in these bits, the detection signal is informed to the system control block on the HS signal assertion. To catch the informed detection signal and request the VPOS interrupt, set the DTCTEN.VPOSDTC and INTEN.VPOSINTEN bits to 1.

For the first frame after a software reset, the specified line notification signal is informed at the first scanline regardless of the setting of these bits.

The VPOS interrupt request can be generated only in graphic 2.

SEL Bit (CLUT Control)

This bit selects the color look-up table (CLUT) to be used in graphics data interface block. The CLUT memory can be rewritten any time regardless of the setting in this bit, and the rewritten value is not to be synchronized with the VS signal and to be reflected to the internal operations immediately.

When reflecting the contents of the CLUT memory to the internal operations on the assertion of the VS signal, rewrite the data of the CLUT memory which is not selected and change the value of the bit after completion of the rewriting.

50.2.26 Graphic n Status Monitor Register (GRnMON) (n = 1, 2)

Address(es): GLCDC.GR1MON 000E 1154h, GLCDC.GR2MON 000E 1254h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	UFST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ARCST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ARCST	Alpha Blending Status Flag	0: Fade-in/fade-out not in progress for rectangular alpha blending 1: Fade-in/fade-out in progress for rectangular alpha blending	R
b15 to b1	—	Reserved	These bits are read as 0.	R
b16	UFST	Underflow Status Flag	0: No underflow has occurred 1: Underflow has occurred	R
b31 to b17	—	Reserved	These bits are read as 0.	R

ARCST Flag (Alpha Blending Status Flag)

This flag indicates whether or not fade-in or fade-out is in progress for rectangular alpha blending. When the GRnAB1.ARCON bit is 1 (rectangular alpha blending) and the BGEN.VEN bit or GRnVEN.VEN bit is set to 1 (enable reflection of register values on assertion of the VS signal), then this flag becomes 1 at the immediate assertion of the VS signal. When the GRnAB1.ARCON bit is 0 (per-pixel alpha blending) or when the fade-in or fade-out is completed (alpha value reaches the FFh or 00h), this flag becomes 0. If the value of the GRnAB6.ARCCOEF[8:0] bits are 000h and the value of the GRnAB7.ARCDEF[7:0] bits are any value other than FFh or 00h, the alpha value does not reach the FFh or 00h, thus this flag remains 1 (timeout processing is not performed).

UFST Flag (Underflow Status Flag)

This flag becomes 1 when data supply required in the graphics data interface block was delayed (occurrence of an underflow).

The STMON.GRnUF flag becomes 1 when an underflow occurs, and retains its value until it is cleared by software. However, this flag automatically becomes 0 when the graphics data interface block is initialized on assertion of the VS signal.

Even when the current graphics data is not required (the GRnAB1.DISPSEL[1:0] bits are 00b (background color) or 01b (lower-layer graphics)), this flag becomes 1 during the period from the start of the graphics area to the assertion timing of the VS signal for next frame. In addition, for the first frame after a software reset, this flag may become 1 before the VS signal is asserted depending on the value set in the BGSYNC.VP[3:0] bits.

50.2.27 Gamma Correction x Block Register Update Control Register (GAMxVEN) (x = G, B, R)

Address(es): GLCDC.GAMGVEN 000E 1300h, GLCDC.GAMBVEN 000E 1340h, GLCDC.GAMRVEN 000E 1380h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VEN	Gamma Correction x Block Register Value Reflection Enable	0: Disable the reflection of the register values 1: Enable the reflection of the register values (This bit automatically becomes 0)	R/W
b31 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

VEN Bit (Gamma Correction x Block Register Value Reflection Enable)

This bit enables or disables reflection of the register values to the gamma correction x block internal operations on assertion of the VS (vertical synchronization) signal.

When this bit is set to 1, the values of registers GAMSW, GAMxLUT1 to GAMxLUT8, and GAMxAREA1 to GAMxAREA5 are reflected to the internal operations on assertion of the immediate VS signal, and then this bit automatically becomes 0. When the BGEN.VEN bit is 1, the register values are reflected to the internal operations on assertion of the VS signal, regardless of the value of this bit.

Set this bit to 1 only when the BGEN.VEN bit and this bit are both 0. Operation is not guaranteed when setting this bit to 1 while one of the bits is 1.

While the BGEN.VEN bit or this bit is 1, do not modify registers GAMSW, GAMxLUT1 to GAMxLUT8, and GAMxAREA1 to GAMxAREA5. Otherwise, operation is not guaranteed.

50.2.28 Gamma Correction Block Function Switch Register (GAMSW)

Address(es): GLCDC.GAMSW 000E 1304h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	GAMON
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	GAMON	Gamma Correction Enable	0: Disables gamma correction 1: Enables gamma correction	R/W
b31 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMGVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.29 Gamma Correction x Table Setting Register 1 (GAMxLUT1) (x = G, B, R)

Address(es): GLCDC.GAMGLUT1 000E 1308h, GLCDC.GAMBLUT1 000E 1348h, GLCDC.GAMRLUT1 000E 1388h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN00[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN01[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN01[10:0]	Area 1 Gain Setting	Set the gain value for area 1 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN00[10:0]	Area 0 Gain Setting	Set the gain value for area 0 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

Gamma correction for each color is performed as follows (n = 0 to 15):

$Dout = (Din - TH_n) \times GAIN_n + OFFSET_n$

$OFFSET_n = OFFSET_{n-1} + (TH_n - TH_{n-1}) \times GAIN_{n-1}$

Din: Input signal. 10 bits. When the CLKPHASE.FRONTGAM bit is 1 (Process gamma correction prior to brightness/contrast correction), 00b is added to the lower 2 bits of the output data of graphic 2 for extension (refer to Figure 50.8).

Dout: Output signal. 10 bits.

TH_n: Threshold for area n. 10 bits (set in the GAMxAREAi registers (i = 1 to 5)). Up to 15 can be set (TH_0 = 0).

$GAIN_n$: Gain for area n. 0/1024 to 2047/1024 for each area (set in the GAMxLUTj registers (j = 1 to 8)). Can be set for up to 16 areas.

$OFFSET_n$: Offset value for area n. 21 bits (result of internal calculation; up to 15 points ($OFFSET_0$ = 0)). The values are automatically calculated from the assertion of the VS signal to the start of active pixels.

Note: Because the gain is a positive number (≥ 0), the correction curve shows a monotonic increase.




Figure 50.11 Calculation of Gamma Correction Value

50.2.30 Gamma Correction x Table Setting Register 2 (GAMxLUT2) (x = G, B, R)

Address(es): GLCDC.GAMGLUT2 000E 130Ch, GLCDC.GAMBLUT2 000E 134Ch, GLCDC.GAMRLUT2 000E 138Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN02[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN03[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN03[10:0]	Area 3 Gain Setting	Set the gain value for area 3 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN02[10:0]	Area 2 Gain Setting	Set the gain value for area 2 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.31 Gamma Correction x Table Setting Register 3 (GAMxLUT3) (x = G, B, R)

Address(es): GLCDC.GAMGLUT3 000E 1310h, GLCDC.GAMBLUT3 000E 1350h, GLCDC.GAMRLUT3 000E 1390h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN04[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN05[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN05[10:0]	Area 5 Gain Setting	Set the gain value for area 5 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN04[10:0]	Area 4 Gain Setting	Set the gain value for area 4 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.32 Gamma Correction x Table Setting Register 4 (GAMxLUT4) (x = G, B, R)

Address(es): GLCDC.GAMGLUT4 000E 1314h, GLCDC.GAMBLUT4 000E 1354h, GLCDC.GAMRLUT4 000E 1394h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN06[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN07[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN07[10:0]	Area 7 Gain Setting	Set the gain value for area 7 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN06[10:0]	Area 6 Gain Setting	Set the gain value for area 6 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.33 Gamma Correction x Table Setting Register 5 (GAMxLUT5) (x = G, B, R)

Address(es): GLCDC.GAMGLUT5 000E 1318h, GLCDC.GAMBLUT5 000E 1358h, GLCDC.GAMRLUT5 000E 1398h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN08[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN09[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN09[10:0]	Area 9 Gain Setting	Set the gain value for area 9 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN08[10:0]	Area 8 Gain Setting	Set the gain value for area 8 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.34 Gamma Correction x Table Setting Register 6 (GAMxLUT6) (x = G, B, R)

Address(es): GLCDC.GAMGLUT6 000E 131Ch, GLCDC.GAMBLUT6 000E 135Ch, GLCDC.GAMRLUT6 000E 139Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN10[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN11[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN11[10:0]	Area 11 Gain Setting	Set the gain value for area 11 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN10[10:0]	Area 10 Gain Setting	Set the gain value for area 10 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.35 Gamma Correction x Table Setting Register 7 (GAMxLUT7) (x = G, B, R)

Address(es): GLCDC.GAMGLUT7 000E 1320h, GLCDC.GAMBLUT7 000E 1360h, GLCDC.GAMRLUT7 000E 13A0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN12[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN13[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN13[10:0]	Area 13 Gain Setting	Set the gain value for area 13 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN12[10:0]	Area 12 Gain Setting	Set the gain value for area 12 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.36 Gamma Correction x Table Setting Register 8 (GAMxLUT8) (x = G, B, R)

Address(es): GLCDC.GAMGLUT8 000E 1324h, GLCDC.GAMBLUT8 000E 1364h, GLCDC.GAMRLUT8 000E 13A4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	GAIN14[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	GAIN15[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	GAIN15[10:0]	Area 15 Gain Setting	Set the gain value for area 15 in 11-bit unsigned fixed point number. The location of the decimal point is between b10 and b9. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	GAIN14[10:0]	Area 14 Gain Setting	Set the gain value for area 14 in 11-bit unsigned fixed point number. The location of the decimal point is between b26 and b25. 000h: 0.000 (0/1024) : 400h: 1.000 (1024/1024) : 7FFh: 1.999 (2047/1024)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.37 Gamma Correction x Area Setting Register 1 (GAMxAREA1) (x = G, B, R)

Address(es): GLCDC.GAMGAREA1 000E 1328h, GLCDC.GAMBAREA1 000E 1368h, GLCDC.GAMRAREA1 000E 13A8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TH01[9:0]										TH02[9:6]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TH02[5:0]						TH03[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	TH03[9:0]	Area 3 Start Threshold Setting	Set the start threshold (intensity for each color) of area 3 in 10-bit unsigned integer.	R/W
b19 to b10	TH02[9:0]	Area 2 Start Threshold Setting	Set the start threshold (intensity for each color) of area 2 in 10-bit unsigned integer.	R/W
b29 to b20	TH01[9:0]	Area 1 Start Threshold Setting	Set the start threshold (intensity for each color) of area 1 in 10-bit unsigned integer.	R/W
b31, b30	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

Set the start threshold TH_n of area n (n = 0 to 15) to satisfy the condition $TH_n < TH_{n+1}$ (TH_0 = 000h, TH_{16} = 3FFh). Otherwise, operation is not guaranteed.

Only if TH_n is set to 3FFh, the setting of $TH_n = TH_{n+1}$ is available.

For details on calculation of the gamma correction value, refer to section 50.2.29, Gamma Correction x Table Setting Register 1 (GAMxLUT1) (x = G, B, R), and Figure 50.11.

50.2.38 Gamma Correction x Area Setting Register 2 (GAMxAREA2) (x = G, B, R)

Address(es): GLCDC.GAMGAREA2 000E 132Ch, GLCDC.GAMBAREA2 000E 136Ch, GLCDC.GAMRAREA2 000E 13ACh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TH04[9:0]										TH05[9:6]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TH05[5:0]						TH06[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	TH06[9:0]	Area 6 Start Threshold Setting	Set the start threshold (intensity for each color) of area 6 in 10-bit unsigned integer.	R/W
b19 to b10	TH05[9:0]	Area 5 Start Threshold Setting	Set the start threshold (intensity for each color) of area 5 in 10-bit unsigned integer.	R/W
b29 to b20	TH04[9:0]	Area 4 Start Threshold Setting	Set the start threshold (intensity for each color) of area 4 in 10-bit unsigned integer.	R/W
b31, b30	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.39 Gamma Correction x Area Setting Register 3 (GAMxAREA3) (x = G, B, R)

Address(es): GLCDC.GAMGAREA3 000E 1330h, GLCDC.GAMBAREA3 000E 1370h, GLCDC.GAMRAREA3 000E 13B0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TH07[9:0]										TH08[9:6]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TH08[5:0]						TH09[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	TH09[9:0]	Area 9 Start Threshold Setting	Set the start threshold (intensity for each color) of area 9 in 10-bit unsigned integer.	R/W
b19 to b10	TH08[9:0]	Area 8 Start Threshold Setting	Set the start threshold (intensity for each color) of area 8 in 10-bit unsigned integer.	R/W
b29 to b20	TH07[9:0]	Area 7 Start Threshold Setting	Set the start threshold (intensity for each color) of area 7 in 10-bit unsigned integer.	R/W
b31, b30	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.40 Gamma Correction x Area Setting Register 4 (GAMxAREA4) (x = G, B, R)

Address(es): GLCDC.GAMGAREA4 000E 1334h, GLCDC.GAMBAREA4 000E 1374h, GLCDC.GAMRAREA4 000E 13B4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TH10[9:0]										TH11[9:6]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TH11[5:0]						TH12[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	TH12[9:0]	Area 12 Start Threshold Setting	Set the start threshold (intensity for each color) of area 12 in 10-bit unsigned integer.	R/W
b19 to b10	TH11[9:0]	Area 11 Start Threshold Setting	Set the start threshold (intensity for each color) of area 11 in 10-bit unsigned integer.	R/W
b29 to b20	TH10[9:0]	Area 10 Start Threshold Setting	Set the start threshold (intensity for each color) of area 10 in 10-bit unsigned integer.	R/W
b31, b30	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.41 Gamma Correction x Area Setting Register 5 (GAMxAREA5) (x = G, B, R)

Address(es): GLCDC.GAMGAREA5 000E 1338h, GLCDC.GAMBAREA5 000E 1378h, GLCDC.GAMRAREA5 000E 13B8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	TH13[9:0]										TH14[9:6]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TH14[5:0]						TH15[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	TH15[9:0]	Area 15 Start Threshold Setting	Set the start threshold (intensity for each color) of area 15 in 10-bit unsigned integer.	R/W
b19 to b10	TH14[9:0]	Area 14 Start Threshold Setting	Set the start threshold (intensity for each color) of area 14 in 10-bit unsigned integer.	R/W
b29 to b20	TH13[9:0]	Area 13 Start Threshold Setting	Set the start threshold (intensity for each color) of area 13 in 10-bit unsigned integer.	R/W
b31, b30	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the GAMxVEN.VEN bit or the BGEN.VEN bit is 1.

50.2.42 Output Control Block Register Update Control Register (OUTVEN)

Address(es): GLCDC.OUTVEN 000E 13C0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VEN	Output Control Block Register Value Reflection Enable	0: Disable the reflection of the register values 1: Enable the reflection of the register values (This bit automatically becomes 0)	R/W
b31 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

VEN Bit (Output Control Block Register Value Reflection Enable)

This bit enables or disables reflection of the register values to the output control block internal operations on assertion of the VS (vertical synchronization) signal.

When this bit is set to 1, the values of registers BRIGHT1, BRIGHT2, CONTRAST, PANELDTHA, and CLKPHASE are reflected to the internal operations on assertion of the immediate VS signal, and then this bit automatically becomes 0. When the BGEN.VEN bit is 1, the register values are reflected to the internal operations on assertion of the VS signal, regardless of the value of this bit.

Set this bit to 1 only when the BGEN.VEN bit and this bit are both 0. Operation is not guaranteed when setting this bit to 1 while one of the bits is 1.

While the BGEN.VEN bit or this bit is 1, do not modify registers BRIGHT1, BRIGHT2, CONTRAST, PANELDTHA, and CLKPHASE. Otherwise, operation is not guaranteed.

50.2.43 Output Interface Register (OUTSET)

Address(es): GLCDC.OUTSET 000E 13C4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	ENDIANON	—	—	—	SWAPON	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	FORMAT[1:0]		—	—	FRQSEL	—	—	—	—	DIRSEL	—	—	PHASE[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PHASE[1:0]	Serial RGB Data Output Delay Control	b1 b0 0 0: 0 cycles 0 1: 1 cycle 1 0: 2 cycles 1 1: 3 cycles	R/W
b3, b2	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b4	DIRSEL	Serial RGB Scan Direction Select	0: Forward scan 1: Reverse scan	R/W
b7 to b5	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b8	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b9	FRQSEL	Pixel Clock Division Control*1	0: No division (parallel RGB) 1: Divide-by-4 (serial RGB)	R/W
b11, b10	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b13, b12	FORMAT[1:0]	Output Data Format Select*2	b13 b12 0 0: RGB(888) 0 1: RGB(666) 1 0: RGB(565) 1 1: Serial RGB	R/W
b23 to b14	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b24	SWAPON	Pixel Order Control	0: R-G-B order 1: B-G-R order	R/W
b27 to b25	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b28	ENDIANON	Bit Endian Control	0: Little endian 1: Big endian	R/W
b31 to b29	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.
Note 1. Set the same value as the PANELCLK.PIXSEL bit.
Note 2. Match the contents of the settings of these bits with the those of the PANELDTHA.FORM[1:0] bits. However, if these bits are 11b (serial RGB), set the FORM[1:0] bits to 00b.

This register specifies the format of LCD_DATA23 to LCD_DATA0 to be output from the data format conversion block. For the relation between the settings for each bit except the FRQSEL bit and assignment of the output pins (LCD_DATA23 to LCD_DATA0), refer to Table 50.4 to Table 50.8. In addition, refer to Figure 50.7 for the value set in the PHASE[1:0] bits and output timing of the data.

PHASE[1:0] Bits (Serial RGB Data Output Delay Control)

These bits control data output delay in serial RGB format. When these bits are 00b (0 cycles), pixel data (R, B, or invalid data, depending on the setting in this register) is output one pixel clock (PXCLK) after the HE (horizontal data enable) signal. When these bits are any value other than 00b, pixel data output is delayed for a specified number of LCD_CLK

cycles.

DIRSEL Bit (Serial RGB Scan Direction Select)

This bit controls the assignment of invalid data for the serial RGB format. When this bit is 1 (reverse scan), invalid data is output before valid data. When the bit is 0 (forward scan), invalid data is output after valid data.

FRQSEL Bit (Pixel Clock Division Control)

This bit specifies division ratio of the PXCLK (pixel clock) for the LCD_CLK (panel clock). Set this bit to 1 to set the PXCLK frequency to a quarter of the LCD_CLK frequency only when the OUTSET.FORMAT[1:0] bits are 11b (serial RGB format). Set this bit to 0 to set the PXCLK frequency to the same as the LCD_CLK frequency when the OUTSET.FORMAT[1:0] bits are 00b, 01b, or 10b (parallel RGB format). Otherwise, operation is not guaranteed.

FORMAT[1:0] Bits (Output Data Format Select)

These bits select the format of RGB data output to LCD panel. Set the value of the PANELDTHA.FORM[1:0] bits in accordance with the format selected in these bits. When these bits are set to 11b (serial RGB format), set the PANELDTHA.FORM[1:0] bits to 00b (RGB(888)). Otherwise, operation is not guaranteed.

SWAPON Bit (Pixel Order Control)

This bit controls the pixel order of RGB data output to LCD panel. When this bit is set to 1, data is assigned to the output pins in B-G-R order, and when this bit is 0, data is assigned in the R-G-B order. In the parallel RGB format, data is assigned to the output pins in a preset order from the MSB side (LCD_DATA23). In the serial RGB format, data is assigned in order of time.

ENDIANON Bit (Bit Endian Control)

This bit controls the bit order of RGB data output to LCD panel. When this bit is 1, data is assigned to the output pins in big endian (LCD_DATA23 side to the least significant bit of R, G, or B), and when this bit is 0, data is assigned in little endian (LCD_DATA23 side to the most significant bit of R, G, or B).

50.2.44 Brightness Adjustment Register 1 (BRIGHT1)

Address(es): GLCDC.BRIGHT1 000E 13C8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	BRTG[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	BRTG[9:0]	G Channel Brightness Adjustment Value Setting	Set the brightness adjustment value for G channel with +512 offset. 000h: –512 : 200h: 0 : 3FFh: +511	R/W
b31 to b10	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the OUTVEN.VEN bit or the BGEN.VEN bit is 1.

Brightness adjustment for the G channel is performed as follows:

Gout = Gin + BRTG[9:0] – 512

Gout: Output of brightness adjustment (input of contrast adjustment); 10-bit unsigned integer

Gin: Input of brightness adjustment; 10-bit unsigned integer

50.2.45 Brightness Adjustment Register 2 (BRIGHT2)

Address(es): GLCDC.BRIGHT2 000E 13CCh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	BRTB[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	BRTR[9:0]									
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b9 to b0	BRTR[9:0]	R Channel Brightness Adjustment Value Setting	Set the brightness adjustment value for R channel with +512 offset. 000h: –512 : 200h: 0 : 3FFh: +511	R/W
b15 to b10	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b25 to b16	BRTB[9:0]	B Channel Brightness Adjustment Value Setting	Set the brightness adjustment value for B channel with +512 offset. 000h: –512 : 200h: 0 : 3FFh: +511	R/W
b31 to b26	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the OUTVEN.VEN bit or the BGEN.VEN bit is 1.

Brightness adjustment for the R channel is performed as follows:

Rout = Rin + BRTR[9:0] – 512

Rout: Output of brightness adjustment (input of contrast adjustment); 10-bit unsigned integer

Rin: Input of brightness adjustment; 10-bit unsigned integer

Brightness adjustment for the B channel is performed as follows:

Bout = Bin + BRTB[9:0] – 512

Bout: Output of brightness adjustment (input of contrast adjustment); 10-bit unsigned integer

Bin: Input of brightness adjustment; 10-bit unsigned integer

50.2.46 Contrast Adjustment Register (CONTRAST)

Address(es): GLCDC.CONTRAST 000E 13D0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	CONTG[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CONTB[7:0]								CONTR[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	CONTR[7:0]	R Channel Contrast Adjustment Value Setting	Set the contrast adjustment value for R channel in 8-bit unsigned fixed point number. The location of the decimal point is between b7 and b6. 00h: 0/128 = 0.000 : 80h: 128/128 = 1.000 : FFh: 255/128 = 1.992	R/W
b15 to b8	CONTB[7:0]	B Channel Contrast Adjustment Value Setting	Set the contrast adjustment value for B channel in 8-bit unsigned fixed point number. The location of the decimal point is between b15 and b14. 00h: 0/128 = 0.000 : 80h: 128/128 = 1.000 : FFh: 255/128 = 1.992	R/W
b23 to b16	CONTG[7:0]	G Channel Contrast Adjustment Value Setting	Set the contrast adjustment value for G channel in 8-bit unsigned fixed point number. The location of the decimal point is between b23 and b22. 00h: 0/128 = 0.000 : 80h: 128/128 = 1.000 : FFh: 255/128 = 1.992	R/W
b31 to b24	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the OUTVEN.VEN bit or the BGEN.VEN bit is 1.

Contrast adjustment of each channel is performed as follows (x = R, G, B):

$$Dxout = Dxin \times CONTx[7:0]$$

Dxout: Output of contrast adjustment; 10-bit unsigned integer

Dxin: Input of contrast adjustment (output of brightness adjustment); 10-bit unsigned integer

50.2.47 Panel Dither Control Register (PANELDTHA)

Address(es): GLCDC.PANELDTHA 000E 13D4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	SEL[1:0]		—	—	FORM[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	PA[1:0]		—	—	PB[1:0]		—	—	PC[1:0]		—	—	PD[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PD[1:0]	Dither Pattern Value D Setting	Set the pattern value D of 2×2 pattern dither. The recommended value is 01b.	R/W
b3, b2	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b5, b4	PC[1:0]	Dither Pattern Value C Setting	Set the pattern value C of 2×2 pattern dither. The recommended value is 10b	R/W
b7, b6	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b9, b8	PB[1:0]	Dither Pattern Value B Setting	Set the pattern value B of 2×2 pattern dither. The recommended value is 00b	R/W
b11, b10	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b13, b12	PA[1:0]	Dither Pattern Value A Setting	Set the pattern value A of 2×2 pattern dither. The recommended value is 11b	R/W
b15, b14	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b17, b16	FORM[1:0]	Output Format Select*1	b17 b16 0 0: RGB(888) 0 1: RGB(666) 1 0: RGB(565) 1 1: Setting prohibited	R/W
b19, b18	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b21, b20	SEL[1:0]	Rounding Mode Setting	b21 b20 0 0: Truncate 0 1: Round-off 1 0: 2×2 pattern dither 1 1: Setting prohibited	R/W
b31 to b22	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the OUTVEN.VEN bit or the BGEN.VEN bit is 1.

Note 1. Match the contents of the settings of these bits with the those of the OUTSET.FORMAT[1:0] bits. However, if the FORMAT[1:0] bits are 11b (serial RGB), set these bits to 00b.

This register controls the operation of the dithering block. Figure 50.12 shows the structure of the dithering block.

FORM[1:0] Bits (Output Format Select)

These bits specify the position for the execution of rounding in the dithering block. These bits must be set in accordance with the OUTSET.FORMAT[1:0] bits. When the OUTSET.FORMAT[1:0] bits are 11b (serial RGB), set these bits to 00b (RGB(888)). Otherwise, operation is not guaranteed.

SEL[1:0] Bits (Rounding Mode Setting)

These bits specify the dither operation mode. Dithering is performed for the bits whose color depth is below the level specified in the FORM[1:0] bits. The dither pattern set in the PANELDTHA.PA[1:0], PB[1:0], PC[1:0], and PD[1:0] bits are used for 2×2 pattern dither.




Figure 50.12 Structure of Dithering Block

Figure 50.13 shows the addition value selection method for 2×2 pattern dither.





Figure 50.13 Addition Value Selection Method for 2×2 Pattern Dither

The basic pattern is shifted within a frame as shown below and this is repeated every four frames.



When 2×2 pattern dither is used, the active display area of the background screen must be an integer multiple of the basic pattern (a multiple of 4 for horizontal and a multiple of 2 for vertical). If serial RGB is selected as the output format, set [horizontal active pixels (multiple of 4) + 2] to the BGHSIZE.HW[10:0] bits.

50.2.48 Output Phase Control Register (CLKPHASE)

Address(es): GLCDC.CLKPHASE 000E 13E4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	FRONTGAM	—	—	—	LCDEDG	—	TCON0EDG	TCON1EDG	TCON2EDG	TCON3EDG	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b3	TCON3EDG	TCON3 Output Phase Control	0: The output of LCD_TCON3 is synchronized with rising edges of LCD_CLK 1: The output of LCD_TCON3 is synchronized with falling edges of LCD_CLK	R/W
b4	TCON2EDG	TCON2 Output Phase Control	0: The output of LCD_TCON2 is synchronized with rising edges of LCD_CLK 1: The output of LCD_TCON2 is synchronized with falling edges of LCD_CLK	R/W
b5	TCON1EDG	TCON1 Output Phase Control	0: The output of LCD_TCON1 is synchronized with rising edges of LCD_CLK 1: The output of LCD_TCON1 is synchronized with falling edges of LCD_CLK	R/W
b6	TCON0EDG	TCON0 Output Phase Control	0: The output of LCD_TCON0 is synchronized with rising edges of LCD_CLK 1: The output of LCD_TCON0 is synchronized with falling edges of LCD_CLK	R/W
b7	—	Reserved	This bit is read as 0. Writing to this bit has no effect.	R
b8	LCDEDG	DATA Output Phase Control	0: The outputs of LCD_DATA are synchronized with rising edges of LCD_CLK 1: The outputs of LCD_DATA are synchronized with falling edges of LCD_CLK	R/W
b11 to b9	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b12	FRONTGAM	Correction Sequence Control	0: Process brightness/contrast adjustment prior to gamma correction 1: Process gamma correction prior to brightness/contrast adjustment	R/W
b31 to b13	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: This register setting is reflected to the internal operations when the VS signal is asserted while the OUTVEN.VEN bit or the BGEN.VEN bit is 1.

FRONTGAM Bit (Correction Sequence Control)

This bit controls the order of processing in the panel adjustment block. When this bit is set to 1, gamma correction is followed by brightness and contrast adjustment, and when it is set to 0, gamma correction follows brightness and contrast adjustment. In both cases, each RGB data output from the graphic 2 block is extended from 8 bits to 10 bits (with 00b appended to the lower side). The output of the panel adjustment block is rounded to 10 bits and is input to the dithering block. Although the sequence of gamma correction and brightness/contrast adjustment can be reversed using this bit, brightness adjustment always precedes contrast adjustment.

50.2.49 Reference Timing Setting Register (TCONTIM)

Address(es): GLCDC.TCONTIM 000E 1404h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	HALF[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	OFFSET[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	OFFSET[10:0]	Horizontal Synchronization Signal Reference Timing Setting	000h: 1 pixel : 3FFh: 1024 pixels Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	HALF[10:0]	Vertical Synchronization Signal Transition Timing Setting	000h: 1 pixel (no delay) : 3FFh: 1024 pixels Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

OFFSET[10:0] Bits (Horizontal Synchronization Signal Reference Timing Setting)

These bits specify the reference timing position for generating the horizontal synchronization signal in the TCON block. Set the offset from the internal HS (horizontal synchronization) signal in pixels. Figure 50.14 shows the horizontal synchronization signal generation timing in the TCON block.




Figure 50.14 Horizontal Synchronization Signal Generation Timing in the TCON Block (y = A, B)

HALF[10:0] Bits (Vertical Synchronization Signal Transition Timing Setting)

These bits specify the waveform transition position within a single horizontal line for generating the vertical synchronization signal in the TCON block. Set the transition timing as a delay from the internal HS (horizontal synchronization) signal in pixel units.

When a value other than 000h is set to these bits, the internal line counter runs at twice the speed. In this case, set a value of twice the desired number of lines to the TCONSTVy1 register.

Figure 50.15 shows the vertical synchronization signal transition timing in the TCON block.




Figure 50.15 Vertical Synchronization Signal Transition Timing in the TCON Block (y = A, B)

Figure 50.16 shows the structure of the output control block and the signal flow.

The pixel data and control signals are output to the external pins along different paths. They are generated based on the same signal and the internal delay is the same 3 PXCLK cycles. Therefore, differences in delay due to the settings of the respective registers become deferences in the timing of operations of the external pins.




Figure 50.16 Internal Structure of Output Control Block

50.2.50 Vertical Timing Setting Register y1 (TCONSTVy1) (y = A, B)

Address(es): GLCDC.TCONSTVA1 000E 1408h, GLCDC.TCONSTVB1 000E 1410h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	VS[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	VW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	VW[10:0]	STVy Signal Pulse Width Setting*1	000h: 0 lines (0H) (STVy signal is not asserted) : 7FFh: 2047 lines (2047H)	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	VS[10:0]	STVy Signal Assertion Timing Setting*1	000h: 0 lines (0H) (no delay) : 7FFh: 2047 lines (2047H)	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.
Note 1. When setting the TCONTIM.HALF[10:0] bits to any value other than 000h, set these bits to twice the desired lines.

VW[10:0] Bits (STVy Signal Pulse Width Setting)

These bits specify the assertion width of the STVy (vertical synchronization) signal generated in the TCON block in line units. When the setting of these bits is 000h, the STVy signal is not asserted.

VS[10:0] Bits (STVy Signal Assertion Timing Setting)

These bits specify the assertion timing of the STVy signal generated in the TCON block as a delay in unit of lines from assertion of the VS signal. The transition position in a scanline is specified in the TCONTIM.HALF[10:0] bits.

Figure 50.17 shows the transition timing of STVy signal to be generated.




Figure 50.17 Generation of STVy Signal (y = A, B)

50.2.51 Vertical Timing Setting Register y2 (TCONSTVy2) (y = A, B)

Address(es): GLCDC.TCONSTVA2 000E 140Ch, GLCDC.TCONSTVB2 000E 1414h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	INV	—	SEL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SEL[2:0]	Output Signal Select	b2 b0 0 0 0: STVA 0 0 1: STVB 0 1 0: STHA 0 1 1: STHB 1 0 0: Setting prohibited 1 0 1: Setting prohibited 1 1 0: Setting prohibited 1 1 1: DE	R/W
b3	—	Reserved	These bits are read as 0. Writing to this bit has no effect.	R
b4	INV	STVy Signal Polarity Inversion	0: Do not invert the STVy signal 1: Invert the STVy signal	R/W
b31 to b5	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

SEL[2:0] Bits (Output Signal Select)

These bits select the output signal for the LCD_TCON0 and LCD_TCON1 pin. TCONSTVA2.SEL[2:0] bits are used to select signal for LCD_TCON0 pin, and TCONSTVB2.SEL[2:0] bits are for the LCD_TCON1 pin.

Figure 50.18 shows the structure of inversion control and output signal selection.




Figure 50.18 Structure of Inversion Control and Output Signal Selects

50.2.52 Horizontal Timing Setting Register y1 (TCONSTHy1) (y = A, B)

Address(es): GLCDC.TCONSTHA1 000E 1418h, GLCDC.TCONSTHB1 000E 1420h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	HS[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	HW[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	HW[10:0]	STHy Signal Pulse Width Setting	000h: 0 pixels (STHy signal is not asserted) : 3FFh: 1023 pixels Settings other than the above are prohibited.	R/W
b15 to b11	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b26 to b16	HS[10:0]	STHy Signal Assertion Timing Setting	000h: 0 pixels (no delay) : 3FFh: 1023 pixels Settings other than the above are prohibited.	R/W
b31 to b27	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

HW[10:0] Bits (STHy Signal Pulse Width Setting)

These bits specify the assertion width of the STHy (horizontal synchronization) signal generated in the TCON block in pixel units. When setting these bits to 000h, STHy signal is not asserted.

HS[10:0] Bits (STHy Signal Assertion Timing Setting)

These bits specify the assertion timing of the STHy signal generated in the TCON block as a delay from the HS signal or the offset reference position specified by the TCONTIM.OFFSET[10:0] bits, in unit of pixels.

Figure 50.14 shows the STHy signal generation timing.
Setting the TCONTIM.OFFSET[10:0], HW[10:0], and HS[10:0] bits appropriately leads to the generation of an STHy signal having a width spanning an interval from a point before assertion to a point after negation of the HS signal (spanning the HS signal).
When an STHy signal spanning the HS signal is generated, the horizontal synchronization signal of the last line of the frame extends into the first line of the next frame. In this case, when the BGEN.EN bit is set to 0 to stop operation of the GLCDC, the STHy signal is not negated at the end of the frame and remains asserted up to the point set in the HW[10:0] bits. However, setting the BGEN.SWRST bit to 0 returns the STHy signal back to the initial state immediately.

50.2.53 Horizontal Timing Setting Register y2 (TCONSTHy2) (y = A, B)

Address(es): GLCDC.TCONSTHA2 000E 141Ch, GLCDC.TCONSTHB2 000E 1424h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	HSSEL	—	—	—	INV	—	SEL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	SEL[2:0]	Output Signal Select	b2 b0 0 0 0: STVA 0 0 1: STVB 0 1 0: STHA 0 1 1: STHB 1 0 0: Setting prohibited 1 0 1: Setting prohibited 1 1 0: Setting prohibited 1 1 1: DE	R/W
b3	—	Reserved	These bits are read as 0. Writing to this bit has no effect.	R
b4	INV	STHy Signal Polarity Inversion	0: Do not invert the STHy signal 1: Invert the STHy signal	R/W
b7 to b5	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b8	HSSEL	STHy Signal Reference Timing Select	0: Select HS signal as reference for signal generation 1: Select the offset position specified in the TCONTIM.OFFSET[10:0] bits as reference for signal generation	R/W
b31 to b9	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

SEL[2:0] Bits (Output Signal Select)

These bits select the output signal for the LCD_TCON2 and LCD_TCON3 pin. TCONSTHA2.SEL[2:0] bits are used to select signal for LCD_TCON2 pin, and TCONSTHB2.SEL[2:0] bits are for the LCD_TCON3 pin.

HSSEL Bit (STHy Signal Reference Timing Select)

This bit selects the reference timing for generating the STHy (horizontal synchronization) signal. For details on the relation between this bit setting and the generated STHy signal, refer to Figure 50.14.

For the structure of the inversion control and output signal select, refer to Figure 50.18.

50.2.54 Data Enable Polarity Setting Register (TCONDE)

Address(es): GLCDC.TCONDE 000E 1428h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	INV
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	INV	DE Signal Polarity Inversion	0: Do not invert the DE signal 1: Invert the DE signal	R/W
b31 to b1	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.

INV Bit (DE Signal Polarity Inversion)

This bit controls polarity inversion of the data enable signal (DE). The DE signal is the logical AND of the STVB and STHB signals.

50.2.55 Status Detection Control Register (DTCTEN)

Address(es): GLCDC.DTCTEN 000E 1440h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	GR2UFDTC	GR1UFDTC	VPOSDTC
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VPOSDTC	Specified Line Notification Detection Enable	0: Disable detection of specified line notification 1: Enable detection of specified line notification	R/W
b1	GR1UFDTC	Graphic 1 Underflow Detection Enable	0: Disable detection of graphic 1 underflow 1: Enable detection of graphic 1 underflow	R/W
b2	GR2UFDTC	Graphic 2 Underflow Detection Enable	0: Disable detection of graphic 2 underflow 1: Enable detection of graphic 2 underflow	R/W
b31 to b3	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

VPOSDTC Bit (Specified Line Notification Detection Enable)

This bit enables or disables detection of the specified line notification from graphic 2. When this bit is 1, the STMON.VPOS flag becomes 1 when a specified line notification from graphic 2 is detected. When it is 0, the VPOS flag does not become 1 even when a specified line notification from graphic 2 is detected.

GR1UFDTC Bit (Graphic 1 Underflow Detection Enable)

This bit enables or disables detection of the graphic 1 underflow. When this bit is 1, the STMON.GR1UF flag becomes 1 when an underflow occurs in graphic 1. When it is 0, the GR1UF flag does not become 1 even when an underflow occurs in graphic 1. The underflow status in graphic 1 is automatically cleared on assertion of the VS signal regardless of the value of this bit, and normal operation is recovered.

GR2UFDTC Bit (Graphic 2 Underflow Detection Enable)

This bit enables or disables detection of the graphic 2 underflow. When this bit is 1, the STMON.GR2UF flag becomes 1 when an underflow occurs in graphic 2. When it is 0, the GR2UF flag does not become 1 even when an underflow occurs in graphic 2. The underflow status in graphic 2 is automatically cleared on assertion of the VS signal regardless of the value of this bit, and normal operation is recovered.

50.2.56 Interrupt Request Enable Control Register (INTEN)

Address(es): GLCDC.INTEN 000E 1444h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	GR2UFINTEN	GR1UFINTEN	VPOSINTEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VPOSINTEN	VPOS Interrupt Enable	0: Disable VPOS interrupt request 1: Enable VPOS interrupt request	R/W
b1	GR1UFINTEN	GR1UF Interrupt Enable	0: Disable GR1UF interrupt request 1: Enable GR1UF interrupt request	R/W
b2	GR2UFINTEN	GR2UF Interrupt Enable	0: Disable GR2UF interrupt request 1: Enable GR2UF interrupt request	R/W
b31 to b3	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

VPOSINTEN Bit (VPOS Interrupt Enable)

This bit enables or disables the VPOS interrupt request. When this bit is 1, the VPOS interrupt request is output when the STMON.VPOS flag becomes 1. When it is 0, the VPOS interrupt request is not output even when the VPOS flag becomes 1. If this bit is set to 0 during the VPOS interrupt request is output, the VPOS flag does not change, but the VPOS interrupt request is negated.

GR1UFINTEN Bit (GR1UF Interrupt Enable)

This bit enables or disables the GR1UF interrupt request. When this bit is 1, the GR1UF interrupt request is output when the STMON.GR1UF flag becomes 1. When it is 0, the GR1UF interrupt request is not output even when the GR1UF flag becomes 1. If this bit is set to 0 during the GR1UF interrupt request is output, the GR1UF flag does not change, but the GR1UF interrupt request is negated.

GR2UFINTEN Bit (GR2UF Interrupt Enable)

This bit enables or disables the GR2UF interrupt request. When this bit is 1, the GR2UF interrupt request is asserted when the STMON.GR2UF flag becomes 1. When it is 0, the GR2UF interrupt request is not output even when the GR2UF flag becomes 1. If this bit is set to 0 during the GR2UF interrupt request is output, the GR2UF flag does not change, but the GR2UF interrupt request is negated.

50.2.57 Detected Status Clear Register (STCLR)

Address(es): GLCDC.STCLR 000E 1448h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	GR2UFCLR	GR1UFCLR	VPOSCLR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VPOSCLR	VPOS Flag Clear	Writing 1 to this bit clears the STMON.VPOS flag. Writing 0 has no effect. The read value is 0.	R/W
b1	GR1UFCLR	GR1UF Flag Clear	Writing 1 to this bit clears the STMON.GR1UF flag. Writing 0 has no effect. The read value is 0.	R/W
b2	GR2UFCLR	GR2UF Flag Clear	Writing 1 to this bit clears the STMON.GR2UF flag. Writing 0 has no effect. The read value is 0.	R/W
b31 to b3	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

VPOSCLR Bit (VPOS Flag Clear)

Writing 1 to this bit clears the STMON.VPOS flag. This bit is only valid for the VPOS flag, and does not directly affect the other status and interrupt request signals. However, a VPOS interrupt request is negated by clearing the VPOS flag while the INTEN.VPOSINTEN bit is 1.

GR1UFCLR Bit (GR1UF Flag Clear)

Writing 1 to this bit clears the STMON.GR1UF flag. This bit is only valid for the GR1UF flag, and does not directly affect the other status and interrupt request signals. However, a GR1UF interrupt request is negated by clearing the GR1UF flag while the INTEN.GR1UFINTEN bit is 1.

GR2UFCLR Bit (GR2UF Flag Clear)

Writing 1 to this bit clears the STMON.GR2UF flag. This bit is only valid for the GR2UF flag, and does not directly affect the other status and interrupt request signals. However, a GR2UF interrupt request is negated by clearing the GR2UF flag while the INTEN.GR2UFINTEN bit is 1.

50.2.58 Detected Status Monitor Register (STMON)

Address(es): GLCDC.STMON 000E 144Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	GR2UF	GR1UF	VPOS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	VPOS	Specified Line Notification Detection Flag	0: Specified line notification has not detected 1: Specified line notification has detected	R
b1	GR1UF	Graphic 1 Underflow Detection Flag	0: No underflow detected in graphic 1 1: Underflow detected in graphic 1	R
b2	GR2UF	Graphic 2 Underflow Detection Flag	0: No underflow detected in graphic 2 1: Underflow detected in graphic 2	R
b31 to b3	—	Reserved	These bits are read as 0	R

VPOS Flag (Specified Line Notification Detection Flag)

This flag indicates that the specified line notification was detected in graphic 2. When this flag is 1, it indicates that the specified line notification was detected in graphic 2 at some time in the past. It does not necessarily mean that graphic 2 is currently processing the specified line. When this flag is 0, it indicates that no specified line notification was detected after the GLCDC operation was enabled. When the interrupt request signal is enabled and is cleared while this flag is 1, the corresponding interrupt request signal VPOS is negated, but this does not affect the status of graphic 2.
In addition, for the first frame after a software reset, the specified line notification signal is informed at the first scanline regardless of the value set in the GR2CLUTINT.LINE[10:0] bits. At this time, if the DTCTEN.VPOSDTC bit is set to 1, this flag is set to 1. Clear the flag without any processing required for the specified line notification. For detailed procedure, refer to section 50.3.1.1, Start of Operation.

GRnUF Flag (Graphic n Underflow Detection Flag) (n = 1, 2)

These flags indicate the detection of underflow of graphic n. When this flag is 1, it indicates that an underflow was detected in graphic n at some time in the past. It does not necessarily mean that graphic n is currently in the underflow status. When this flag is 0, it indicates that no underflow was detected after the GLCDC operation was enabled.
When setting the STCLR.GRnUFCLR bit to 1 while the INTEN.GRnUFINTEN bit is 1 and this flag is 1, the GRnUF interrupt request is negated, but this does not affect the status of graphic n.
Even if the current graphics data is not required (the GR1AB1.DISPSEL[1:0] bit are 00b (background color) of 01b (lower-layer graphics)), if the DTCTEN.GRnUFDTC bit is 1 (detection is enabled), this flag becomes 1 at the start of the graphics area. To avoid unnecessary detection flag settings or interrupt request signal assertions, when the current graphics data is not required, set the DTCTEN.GRnUFDTC bit and the INTEN.GRnUFINTEN bit to 0.
In addition, for the first frame after a software reset, the GRnMON.UFST flag may become 1 before the VS signal is asserted depending on the value set in the BGSYNC.VP[3:0] bits. At this time, if the DTCTEN.GRnUFDTC bit is 1, this flag becomes 1. Clear the flag without any processing for underflow. For detailed procedure, refer to section 50.3.1.1, Start of Operation.

50.2.59 Panel Clock Control Register (PANELCLK)

Address(es): GLCDC.PANELCLK 000E 1450h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	PIXSEL	—	—	—	CLKSEL	—	CLKEN	DCDR[5:0]					
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	DCDR[5:0]	Clock Division Ratio Setting *1, *2	b5 b0 000000: Divide-by-2 000001: No division 000010: Divide-by-2 000011: Divide-by-3 000100: Divide-by-4 000101: Divide-by-5 000110: Divide-by-6 000111: Divide-by-7 001000: Divide-by-8 001001: Divide-by-9 001100: Divide-by-12 010000: Divide-by-16 011000: Divide-by-24 100000: Divide-by-32 Settings other than the above are prohibited.	R/W
b6	CLKEN	Panel Clock Output Enable	0: Disable LCD_CLK output 1: Enable LCD_CLK output	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	CLKSEL	Clock Source Select*1	0: Select LCD_EXTCLK (external clock) 1: Select PLL clock	R/W
b11 to b9	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	PIXSEL	Pixel Clock Select*1, *3	0: No frequency division (parallel RGB) 1: Divided-by-4 (serial RGB)	R/W
b15 to b13	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b19 to b16	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b20	—	Reserved	This bit is read as 1. Writing to this bit has no effect.	R
b23 to b21	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R
b24	—	Reserved	This bit is read as 1. Writing to this bit has no effect.	R
b31 to b25	—	Reserved	These bits are read as 0. Writing to these bits have no effect.	R

Note: Do not rewrite this register while the BGMON.EN flag is 1 (in operation). Set the required settings before setting the BGEN.EN bit to 1 (enable operation). Operation is not guaranteed if the register is rewritten during operation.
Note 1. Rewrite these bits when the CLKEN bit is 0
Note 2. The frequency of the LCD_CLK should not exceed 30 MHz when these bits are set.
Note 3. Set the same value as the OUTSET.FRQSEL bit.

DCDR[5:0] Bits (Clock Division Ratio Setting)

These bits are used to set the division ratio of the LCD_CLK (panel clock). Set the bits after selecting the clock source by the CLKSEL bit. Operation is not guaranteed if a value not listed is set or if the frequency of the LCD_CLK exceeds 30 MHz.

CLKEN Bit (Panel Clock Output Enable)

This bit enables or disables the LCD_CLK (panel clock) output. When the LCD_CLK is enabled, the PXCLK (pixel clock) is generated according to the setting of the PIXSEL bit.
Set this bit to 0 before changing the PIXSEL bit, the CLKSEL bit, or the DCDR[5:0] bits. Operation is not guaranteed if any setting is changed while the LCD_CLK is being output.

CLKSEL Bit (Clock Source Select)

This bit selects the clock source of the LCD_CLK and PXCLK from either the LCD_EXTCLK or PLL clock.

PIXSEL Bit (Pixel Clock Select)

This bit selects the frequency of the PXCLK. For parallel RGB output, set this bit to 0 to set the frequency of the PXCLK to be the same as the LCD_CLK frequency (no frequency division). For serial RGB output, set this bit to 1 to set the frequency of the PXCLK to one quarter of the LCD_CLK frequency.
The setting of this bit must match the setting of the OUTSET.FRQSEL bit. Set this bit to the same value as that of the FRQSEL bit. Otherwise, operation is not guaranteed.

Figure 50.19 shows the structure of the pixel/panel clock generator.




Figure 50.19 Structure of Clock Generator

50.3 Operation

50.3.1 Overall Controls

The GLCDC consists of six blocks and each block has the independent functions as shown in Figure 50.20. The vertical and horizontal synchronization signal (VS, HS, VE, and HE) and image data in the RGB(888) format shown in Figure 50.21 are conveyed between the four blocks where image data are processed.

The image data are processed in synchronization with the pixel clock (PXCLK). The LCD_CLK (panel clock) is synchronized with the PXCLK and the frequency of the LCD_CLK is the same as or (for serial RGB(888)) four times that of PXCLK.

The registers that control operations and specify the parameters are connected to the internal peripheral bus and operated in synchronization with PCLKA (peripheral bus clock). The circuits for reading the graphics data from internal main bus 2, access to the CLUT memory, and extending the graphics data to the ARGB(8888) format also run in synchronization with PCLKA.




Figure 50.20 GLCDC Structure




Figure 50.21 Image Data Carrier Signals in the GLCDC

The graphic 1, graphic 2, and output control blocks have no individual operation enable bits. When the software reset is released in the background generation block, these blocks wait for VS, HS, VE and HE signals, and for input of the image data (RGB(888)). Once the blocks detect the assertion of the VS signal, they start to operate in frame units according to the settings of the registers. For the system control block, releasing the software reset in the background generating block allows it to monitor the status of graphic 1 and 2 in accordance with the register settings and assert interrupt request signals. These status flags are intended for observing the internal status and do not affect the internal operations. The operation between start and stop of the GLCDC is outlined in this section.

50.3.1.1 Start of Operation

The procedure for starting the GLCDC is described as follows.

(1) After releasing the GLCDC from the module stop state, set the BGEN.SWRST bit to 1 to release the GLCDC from a software reset.

(2) Select the output data format. Set the frequency of the LCD_CLK and PXCLK to suit the format and set the PANELCLK.CLKEN bit to 1. If frequency settings which are not suitable for the output data format are attempted, operation is not guaranteed. Wait until PXCLK and LCD_CLK are supplied and the BGMON.SWRST flag becomes 1.

(3) Set values in the registers that are required for operations. No particular rules apply to the order of setting of the registers. However, do not set the BGEN.EN, BGEN.VEN, GRnVEN.VEN, GAMxVEN.VEN, OUTVEN.VEN, and INTEN.GRnUFINTEN bits to 1 (n = 1, 2; x = G, B, R).

- When displaying the graphics data on the frame buffer by graphic 1 and 2, set 1 to the GRnFLMRD.RENB bit (graphics data read enable).

- When using the index color, write the color data to the CLUT memory (the GRnCLUTm[k] registers (n = 1, 2; m = 0, 1; k = 0 to 255)). ARGB(1555) uses registers GRnCLUTm[0] and GRnCLUTm[128], CLUT(1) uses registers GRnCLUTm[0] and GRnCLUTm[1], CLUT(4) uses registers from GRnCLUTm[0] to GRnCLUTm[15], and CLUT(8) uses registers from GRnCLUTm[0] to GRnCLUTm[255].
- Set the DTCTEN.VPOSDTC bit to 1 (enable detection of specified line notification). When an interrupt is to be used, also set the INTEN.VPOSINTEN bit to 1.

(4) Set the BGEN.VEN bit and the BGEN.EN bit to 1 at the same time. This setting allows output of the signals VS, HS, VE, and HE, and the image data (RGB(888)) from the background generating block. The image data is that of the BGCOLOR register in the active pixel area (in which both VE and HE are 1) and 000000h (black) in the blanking interval.

(5) The STMON.VPOS flag becomes 1 at the first scanline of the first frame. Confirm that the flag is 1 and then write 0000 0007h in the STCLR register to clear all flags. After that, re-configure the DTCTEN and INTEN registers according to your application.

(6) Each block detects the assertion of the VS signal output from its previous stage (background generating block for graphic 1, graphic 1 for graphic 2, and graphic 2 for the output control block) and starts operation in accordance with its register settings. Each block completes its operation frame by frame. When the assertion of the VS signal is detected, each block recognizes it as start of frame and initializes the status. When the VEN bit is 1, the value of the register is reflected to the internal operations.

50.3.1.2 Rewriting Registers During Operations

The GLCDC has registers, which values can be updated and reflected in internal operations without stopping the operation of individual blocks. Setting the VEN bit to 1 in the block to be updated leads to a reflection of the value of an updated register to the internal operations immediately after assertion of the VS signal.

However, if the contents of the CLUT memory in use (selected by the GRnCLUTINT.SEL bit) are changed, the value will be reflected to the internal operations immediately after the change without waiting for assertion of the VS signal. To update the value of the CLUT memory in synchronization with the VS signal, rewrite the contents of the CLUT memory which is not in use, and then switch the CLUT memory to be used by using the GRnCLUTINT.SEL bit. After that, set the BGEN.VEN bit or GRnVEN.VEN bit to 1.

The procedure for changing parameters during operations is as follows.

(1) Confirm that the VEN bit in the target block is 0. Operation is not guaranteed if the register is modified while the VEN bit in the target block or the BGEN.VEN bit is 1.

(2) Rewrite the value of the target registers.

(3) To reflect the value of the register only in a target block, set the VEN bit of the block to 1. When the register values in multiple blocks are to be reflected, set the BGEN.VEN bit to 1.

(4) Confirm that the VEN bit that was changed to 1 has returned to 0. Once the value of this bit is 0, the value of the target register will have been reflected in internal operations. If this bit is still 1, then the change may not have been reflected. In addition, the VEN bit in each block is cleared to 0 once the value of the target register is internally reflected, but the BGEN.VEN bit will not be cleared to 0 until the VE signal is negated.

Figure 50.22 shows the operation of the signals output by the background generating block and the status flags.




Figure 50.22 Control Signals for Register Value Reflection to Internal Operations

50.3.1.3 Stopping and restarting in normal operation

The procedure for stopping and restarting the GLCDC is as follows.

(1) Confirm that the VEN bit of each block is set to 0.
(2) Set the BGEN.EN bit to 0.
(3) Confirm that the BGMON.EN flag has been set to 0. Operation of the GLCDC has not stopped until the value of this flag becomes 0. In addition, the EN flag is set to 0 at the end of the frame in the background generating block, not of that in the signals output to the LCD panel. When completion of operation of all blocks is needed, wait for a certain period (e.g. time equivalent to a single horizontal line) after the EN flag has been set to 0. In general, if the BGEN.SWRST bit is set to 0 (software reset) immediately after confirming that the BGMON.EN flag has been set to 0, there should not be any problems due to the vertical blanking interval.
(4) Set the BGEN.SWRST bit to 0 to apply a software reset to the GLCDC. Registers other than the CLUT memory are initialized by a software reset.
(5) Start the GLCDC in accordance with section 50.3.1.1, Start of Operation.

When restarting the GLCDC after rewriting to a register without a software reset, wait till the end of the frame in the output signals to the LCD panel before starting the GLCDC. There is no problem for the GLCDC itself to start operation in response to the assertion of the VS signal. However, if the vertical blanking interval or a single horizontal line is short, this may affect the operation of the LCD panel. For details, check the specifications of the LCD panel.

Figure 50.23 shows the changes in signal lines and flags for stopping and restarting normal operation. When access to the frame buffer has not been completed by the frame end because an underflow occurs in graphic 1 or 2, or register settings are inadequate for access to the graphics data, the GLCDC enters the state of an abnormal stop even if the BGEN.EN bit is set to 0 to stop the background generating block.




Figure 50.23 Stop and Restart in Normal Operation

50.3.1.4 Restarting in abnormal operation

The GLCDC stops operation due to abnormality in the following cases.

(a) When the BGEN.SWRST bit is set to 0 (software reset) or a hardware reset is applied while the BGEN.EN bit or BGMON.EN flag is 1 (in operation).

(b) When an unintended access to the frame buffer is made even after the BGEN.EN bit is set to 0 and the BGMON.EN flag has become 0.

Either of the cases, the internal state of the GLCDC has been initialized and the registers can normally be accessed (except for hardware resets). However, in the case of (b), access to the frame buffer may not finish. Therefore, even after setting the BGEN.EN bit to 0 and confirming that the BGMON.EN flag has become 0, set the BGEN.SWRST bit to 0 (software reset). Afterwards, start the GLCDC in accordance with section 50.3.1.1, Start of Operation.

50.3.2 Screen Definition

The reference signals for GLCDC operations are generated by the background generating block, and the graphic 1 and 2 blocks and output control block operate based on the sequentially propagated VS (vertical synchronization) signal and HS (horizontal synchronization) signal, VE (vertical data enable) signal and HE (horizontal data enable) signal.

Figure 50.24 shows the definition of the screen. The reference point (frame start point) of the background screen cannot be determined by the output signals. The point shown in the figure is virtual and provided only for register settings. The reference points of the graphic 1 and 2 blocks and output control block are the assertion of the VS signal, which is input from the previous block.

The active display area or rectangular alpha blending area are specified by setting the position and width from this reference point for graphic 1 and 2 blocks. In the panel adjustment block, adjustment is performed by using the VE and HE signals for the entire active display area which is output from graphic 2. The control signals to be output to the LCD panel are generated in the TCON block based on the VS and HS signals.




Figure 50.24 Definition of Screen

50.3.3 Status Detection and Interrupts

The GLCDC can detect the three types of status described in this section. To detect each status, set the corresponding bit in the DTCTEN register to 1.

50.3.3.1 Graphic n Underflow Detection (n = 1, 2)

This function is equipped with both graphic 1 and 2.
When the graphics data interface block fails to supply required graphic data to the alpha blending block (the valid data was not stored in the 4-stage ring buffer), the STMON.GRnUF is set to 1. The underflow status in the graphic n is cleared when the VS (vertical synchronization) signal is asserted, but the STMON.GRnUF flag is not cleared until the STCLR.GRnUFCLR bit is set to 1.

50.3.3.2 Specified Line Detection

This function detects that the target of data to be processed by graphic 2 is the line specified in the GR2CLUTINT.LINE[10:0] bits. In fact, the detection by using the VS and HS signals is applied regardless of whether graphic 2 operations are actually to proceed. Detection proceeds on the assertion of the HS (horizontal synchronization) signal, but not at the start of the processing of active pixels. Every time the HS signal for the specified line is asserted, the STMON.VPOS flag is set to 1. To clear the STMON.VPOS flag, the STCLR.VPOSCLR bit must be set to 1.

50.3.3.3 Interrupts

The GLCDC has three interrupt request output signals (GR2UF, GR1UF, and VPOS) that correspond to the three states above. Setting the corresponding bit in the INTEN register to 1 leads to the output of the interrupt request signal on detection of the corresponding state. When the corresponding bit in the STCLR register is set to 1 and the corresponding flag in the STMON register is cleared, or the corresponding bit in the INTEN register is set to 0 (disable interrupts) while the interrupt request output signal is being output, the interrupt request signal can be negated.
The interrupt request signal generating circuit is configured as shown in Figure 50.25.




Figure 50.25 Interrupt Request Signal Generating Circuit

50.4 Usage Notes

50.4.1 Setting the Priority Order of the Bus Masters

The GLCDC acquires graphics data from the frame buffer through internal main bus 2. The graphic 1 (GLCDC-GRA1) and graphic 2 (GLCDC-GRA2) blocks in the GLCDC, the texture and RLE interface (DRW2D-TX) and display-list and frame-buffer interface (DRW2D-FB) in the DRW2D, the EDMAC, DMAC, and DTC can operate as bus masters of the internal main bus.

After a reset, the priority order of these bus masters is as follows:

GLCDC-GRA1 > DRW2D-TX > DRW2D-FB > GLCDC-GRA2 > EDMAC > DMAC > DTC.

In some cases, using the bus masters with this order of priority may lead to underflows of data for graphic 2. Change the priority order of the bus masters as required.

For details, refer to section 16, Buses, or section 18, DMA Controller (DMACAa).

51. 2D Drawing Engine (DRW2D)

51.1 Overview

This MCU incorporates a 2D drawing engine (DRW2D). Table 51.1 lists the DRW2D specifications.

Table 51.1 DRW2D Specifications

Item		Descriptions
Vector drawing engine		Extended rendering primitives supported in hardware • Lines • Polygons • Circles and ellipses • Quadratic Béziers • Texture mapping
BitBLT function		Seven types of BitBLT operations • Fill • Copy • Stretch BitBLT • Rotate and scale • Alpha blending • Bilinear filtering • Color conversion
Color format	Frame buffer	Four types • A(8) • RGB(565) • ARGB(4444) • ARGB(8888)
	Texture	11 types • CLUT(1) • CLUT(2) • CLUT(4) • CLUT(8) • A(8) • ACLUT(44) • RGB(565) • ARGB(4444) • ARGB(1555) • RBG(888) • ARGB(8888)
Texture		• Run-length encoding (RLE) unit • 256-entry color look-up table (CLUT) • Chroma keying unit
Render		Two modes for rendering process • Register mode • Display list mode
Data arrangement		Little endian
Performance counter		• Two independent 32-bit counters • Trigger is selectable from 14 events
Interrupt sources		Two interrupt sources • Enumeration finished interrupt (DRWENUIR) • Display list finished interrupt (DRWDLIR)

The DRW2D provides two inputs (texture read and frame buffer read) and one output (frame buffer write). The internal color format is always ARGB(8888). The color formats from the inputs are converted to the internal format on read and converted back on write.

Figure 51.1 shows examples of objects that can be drawn in hardware with the DRW2D and Figure 51.2 shows the block diagram of the module.




Figure 51.1 Examples of Drawing Objects




Figure 51.2 Block Diagram of the DRW2D

The DRW2D accesses internal main bus 2 as bus master through each caches for:

- Reading and writing pixel data from and to the frame buffer
- Reading textures
- Reading display lists

The registers are accessed through the internal peripheral bus.

51.2 Register Descriptions

51.2.1 Geometry Control Register (CONTROL)

Address(es): DRW2D.CONTROL 000E 3000h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	SPANSTR	SPANABT	UNIONCD	UNIONAB	UNION56	UNION34	UNION12	BAND2EN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	BAND1EN	LIM6TH	LIM5TH	LIM4TH	LIM3TH	LIM2TH	LIM1TH	QUAD3EN	QUAD2EN	QUAD1EN	LIM6EN	LIM5EN	LIM4EN	LIM3EN	LIM2EN	LIM1EN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	LIM1EN	Limiter 1 Enable	0: Disable 1: Enable	W
b1	LIM2EN	Limiter 2 Enable	0: Disable 1: Enable	W
b2	LIM3EN	Limiter 3 Enable	0: Disable 1: Enable	W
b3	LIM4EN	Limiter 4 Enable	0: Disable 1: Enable	W
b4	LIM5EN	Limiter 5 Enable	0: Disable 1: Enable	W
b5	LIM6EN	Limiter 6 Enable	0: Disable 1: Enable	W
b6	QUAD1EN	Limiters 1 and 2 Quadratic Coupling Enable	0: Disable (Linear equation mode) 1: Enable (Quadratic equation mode)	W
b7	QUAD2EN	Limiters 3 and 4 Quadratic Coupling Enable	0: Disable (Linear equation mode) 1: Enable (Quadratic equation mode)	W
b8	QUAD3EN	Limiters 5 and 6 Quadratic Coupling Enable	0: Disable (Linear equation mode) 1: Enable (Quadratic equation mode)	W
b9	LIM1TH	Limiter 1 Threshold Mode Enable	0: Disable 1: Enable	W
b10	LIM2TH	Limiter 2 Threshold Mode Enable	0: Disable 1: Enable	W
b11	LIM3TH	Limiter 3 Threshold Mode Enable	0: Disable 1: Enable	W
b12	LIM4TH	Limiter 4 Threshold Mode Enable	0: Disable 1: Enable	W
b13	LIM5TH	Limiter 5 Threshold Mode Enable	0: Disable 1: Enable	W
b14	LIM6TH	Limiter 6 Threshold Mode Enable	0: Disable 1: Enable	W
b15	BAND1EN	Limiter 1 Band Filter Enable	0: Disable (half plane intersection) 1: Enable	W
b16	BAND2EN	Limiter 2 Band Filter Enable	0: Disable (half plane intersection) 1: Enable	W
b17	UNION12	Limiters 1 and 2 Combiner Operation Select	0: Combine limiters 1 and 2 as intersect (Output is called A) 1: Combine limiters 1 and 2 as union (Output is called A)	W

Bit	Symbol	Bit Name	Description	R/W
b18	UNION34	Limiters 3 and 4 Combiner Operation Select	0: Combine limiters 3 and 4 as intersect (Output is called B) 1: Combine limiters 3 and 4 as union (Output is called B)	W
b19	UNION56	Limiters 5 and 6 Combiner Operation Select	0: Combine limiters 5 and 6 as intersect (Output is called D) 1: Combine limiters 5 and 6 as union (Output is called D)	W
b20	UNIONAB	Outputs A and B Combiner Operation Select	0: Combine outputs A and B as intersect (Output is called C) 1: Combine outputs A and B as union (Output is called C)	W
b21	UNIONCD	Outputs C and D Combiner Operation Select	0: Combine outputs C and D as intersect (Output is final) 1: Combine outputs C and D as union (Output is final)	W
b22	SPANABT	Spanabort Enable	0: Disable 1: Enable	W
b23	SPANSTR	Spanstore Enable	0: Disable 1: Enable	W
b31 to b24	—	Reserved	The write value should be 0.	W

Note: This register is write-only and reading returns the value of the STATUS register. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.2 Surface Control Register (CONTROL2)

Address(es): DRW2D.CONTROL2 000E 3004h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	RLEPIXW[1:0]		BDIA	BSIA	CLUTFORM	COLKEYEN	CLUTEN	RLEEN	WRALPHA[1:0]		WRFMT[1:0]		RDFMT[1:0]		TEXFILTY	TEXFILTX
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TEXCLPY	TEXCLPX	BC2	BDI	BSI	BDF	BSF	WRFMT2	BDFA	BSFA	RDFMT2[1:0]		USEACB	PTNSRCL5	TEXENA	PTNEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PTNEN	Pattern Color Enable	0: Disable pattern 1: Enable pattern (Pixel source is a pattern color (blend of registers COLOR1 and COLOR2 depending on the PATTERN register and pattern index))	W
b1	TEXENA	Texture Enable	0: Disable texture 1: Enable texture (Pixel source is read from texture and used as an alpha to blend between registers COLOR1 and COLOR2)	W
b2	PTNSRCL5	Limiter 5 Pattern Index Enable	0: U-limiter is used as pattern index 1: Limiter 5 is used as pattern index	W
b3	USEACB	Alpha Blend Mode Select	0: Use write-alpha mode (The frame buffer format should include an alpha channel) 1: Use full alpha channel blending mode	W
b5, b4	RDFMT2[1:0]	Texture Format Select Upper	Upper 2 bits of the texture buffer format select bits. See the RDFMT[1:0] bits below for description.	W
b6	BSFA	Alpha Channel Source Blend Factor Select	Valid when the USEACB bit is 1 (full alpha channel blending mode). 0: Use 1.0 as source blend factor for alpha channel 1: Use alpha as source blend factor for alpha channel	W
b7	BDFA	Alpha Channel Destination Blend Factor Select	Valid when the USEACB bit is 1 (full alpha channel blending mode). 0: Use 1.0 as destination blend factor for alpha channel 1: Use alpha as destination blend factor for alpha channel	W
b8	WRFMT2	Frame Buffer Format Select Upper	Upper bit of the frame buffer format select bits. See the WRFMT[1:0] bits below for description.	W
b9	BSF	Source Blend Factor Select	0: Use 1.0 as source blend factor for color channel 1: Use alpha as source blend factor for color channel	W
b10	BDF	Destination Blend Factor Select	0: Use 1.0 as destination blend factor for color channel 1: Use alpha as destination blend factor for color channel	W
b11	BSI	Source Blend Factor Invert	0: Use blend factor as specified through the BSF bit 1: Invert source blend factor (1 – x)	W
b12	BDI	Destination Blend Factor Invert	0: Use blend factor as specified through the BDF bit 1: Invert destination blend factor (1 – x)	W
b13	BC2	Blend Color2 Select	0: Use pixel from frame buffer as destination for color channel 1: Use value of the COLOR2 register as destination for color channel	W
b14	TEXCLPX	U Limiter Texture Clamp Mode Select	This bit specifies the operation of texture mapping in U coordinate (X coordinate in texture space). 0: Mask mode: repeat texture pattern in U direction 1: Clamp mode: repeat last texture data in U direction	W

Bit	Symbol	Bit Name	Description	R/W
b15	TEXCLPY	V Limiter Texture Clamp Mode Select	This bit specifies the operation of texture mapping in V coordinate (Y coordinate in texture space). 0: Mask mode: repeat texture pattern in V direction 1: Clamp mode: repeat last texture data in V direction	W
b16	TEXFILTX	U Axis Texture Filter Enable	0: No filtering on texture U axis 1: Linear filtering on texture U axis	W
b17	TEXFILTY	V Axis Texture Filter Enable	0: No filtering on texture V axis 1: Linear filtering on texture V axis	W
b19, b18	RDFMT[1:0]	Texture Format Select	Pixel format of the texture buffer. b5 b4 b19 b18 0 0 0 0: A(8) (8 bpp) 0 0 0 1: RGB(565) (16 bpp) 0 0 1 0: ARGB(8888) (32 bpp) 0 0 1 1: ARGB(4444) (16 bpp) 0 1 0 0: ARGB(1555) (16 bpp) 0 1 0 1: ACLUT(44), 4-bit alpha and 4-bit indexed color (8 bpp) 1 0 0 1: CLUT(8), 8-bit indexed color (8 bpp) 1 0 1 0: CLUT(4), 4-bit indexed color (4 bpp) 1 0 1 1: CLUT(2), 2-bit indexed color (2 bpp) 1 1 0 0: CLUT(1), 1-bit indexed color (1 bpp) Settings other than above are prohibited.	W
b21, b20	WRFMT[1:0]	Frame Buffer Format Select	Pixel format of the frame buffer. b8 b21 b20 0 0 0: A(8) (8 bpp) 0 0 1: RGB(565) (16 bpp) 0 1 0: ARGB(8888) (32 bpp) 0 1 1: ARGB(4444) (16 bpp) Settings other than above are prohibited.	W
b23, b22	WRALPHA[1:0]	Alpha Source Select	**When the USEACB bit is 0 (write-alpha mode):** Sets the alpha source for the frame buffer. b23 b22 0 0: Use alpha from the COLOR2 register 0 1: Use source alpha (pixel coverage) 1 0: Use 0.0 as alpha 1 1: Use alpha from frame buffer **When the USEACB bit is 1 (full alpha channel blending mode):** b23 b22 0 0: Use alpha from the COLOR2 register as destination 0 1: Use alpha from frame buffer as destination 1 0: Use alpha from frame buffer as destination 1 1: Use alpha from frame buffer as destination	W
b24	RLEEN	RLE Enable	0: RLE unit is disabled 1: RLE unit is enabled	W
b25	CLUTEN	CLUT Enable	0: CLUT is disabled, the index is directly put on the internal R, G, B channels 1: CLUT is enabled	W
b26	COLKEYEN	Chroma Keying Enable	0: Chroma keying unit is disabled 1: Chroma keying unit is enabled	W
b27	CLUTFORM	CLUT Format Select	0: ARGB(8888) 1: RGB(565) × 2 (specifies two entries per 32 bits)	W
b28	BSIA	Alpha Channel Source Blend Factor Invert	Valid when the USEACB bit is 1 (full alpha channel blending mode). 0: Use blend factor as specified through the BSFA bit 1: Invert source blend factor (1 – x)	W
b29	BDIA	Alpha Channel Destination Blend Factor Invert	Valid when the USEACB bit is 1 (full alpha channel blending mode). 0: Use blend factor as specified through the BDFA bit 1: Invert destination blend factor (1 – x)	W

Bit	Symbol	Bit Name	Description	R/W
b31, b30	RLEPIXW[1:0]	RLE Texel Width Setting	Specifies the width of a texel for the RLE unit. b31 b30 0 0: 1 byte per texel 0 1: 2 bytes per texel 1 0: 3 bytes per texel 1 1: 4 bytes per texel	W

Note: This register is write-only and reading returns the value of the HWVER register. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.3 Interrupt Control Register (IRQCTL)

Address(es): DRW2D.IRQCTL 000E 30C0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	DLIRCLR	ENUIRCLR	DLIREN	ENUIREN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ENUIREN	Enumeration Finished Interrupt Enable	0: Enumeration finished interrupt is disabled 1: Enumeration finished interrupt is enabled	W
b1	DLIREN	Display List Finished Interrupt Enable	0: Display list finished interrupt is disabled 1: Display list finished interrupt is enabled	W
b2	ENUIRCLR	Enumeration Finished Interrupt Clear	0: Do not clear enumeration finished interrupt 1: Clear enumeration finished interrupt	W
b3	DLIRCLR	Display List Finished Interrupt Clear	0: Do not clear display list finished interrupt 1: Clear display list finished interrupt	W
b31 to b4	—	Reserved	The write value should be 0.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.4 Cache Control Register (CACHECTL)

Address(es): DRW2D.CACHECTL 000E 30C4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	CFLUTX	CENTX	CFLUFX	CENFX
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CENFX	Frame Buffer Cache Enable	0: Disable the frame buffer cache 1: Enable the frame buffer cache	W
b1	CFLUFX	Frame Buffer Cache Flush	0: Do not flush the frame buffer cache 1: Flush the frame buffer cache	W
b2	CENTX	Texture Cache Enable	0: Disable the texture cache 1: Enable the texture cache	W
b3	CFLUTX	Texture Cache Flush	0: Do not flush the texture cache 1: Flush the texture cache	W
b31 to b4	—	Reserved	The write value should be 0.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.5 Status Register (STATUS)

Address(es): DRW2D.STATUS 000E 3000h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	DLIR	ENUIR	DLSTACT	CACHEDTY	BSYWR	BSYENUM
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BSYENUM	Enumeration Unit Busy Flag	0: Enumeration unit idle 1: Enumeration unit busy, new primitive cannot be started	R
b1	BSYWR	Frame Buffer Writeback Busy Flag	0: Frame Buffer writeback finished 1: Frame Buffer writeback busy, frame buffer type cannot be changed	R
b2	CACHEDTY	Frame Buffer Cache Dirty Flag	0: Frame Buffer cache is not dirty 1: Frame Buffer cache is dirty, and frame should not be flipped	R
b3	DLSTACT	Display List Reader Busy Flag	0: Display list reader is idle 1: Display list reader busy, and no direct write access to registers allowed	R
b4	ENUIR	Enumeration Finished Interrupt Flag	0: Enumeration not finished or interrupt disabled 1: Enumeration finished interrupt triggered	R
b5	DLIR	Display List Finished Interrupt Flag	0: Display list not finished or interrupt disabled 1: Display list finished interrupt triggered	R
b31 to b6	—	Reserved	These bits are read as 0.	R

51.2.6 Hardware Version Register (HWVER)

Address(es): DRW2D.HWVER 000E 3004h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	ACBLD	—	COLKEY	TEXCLUT256	RLEUNIT	—	TEXCLUT	PERFCNT	TXCACHE	FBCACHE	DLR	—
Value after reset:	0	0	0	0	1	1	1	1	1	0	1	1	1	1	1	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	REV[11:0]											
Value after reset:	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b11 to b0	REV[11:0]	Revision Number	Revision number of DRW2D is stored.	R
b16 to b12	—	Reserved	These bits are read as 0.	R
b17	DLR	Display List Reader Available	0: No display list reader 1: Display list reader is available	R
b18	FBCACHE	Frame Buffer Cache Available	0: No frame buffer cache 1: Frame buffer cache is available	R
b19	TXCACHE	Texture Cache Available	0: No texture cache 1: Texture cache is available	R
b20	PERFCNT	Performance Counter Available	0: No performance counter 1: Two performance counters are available	R
b21	TEXCLUT	Texture CLUT Available	0: No texture CLUT 1: Texture CLUT is available	R
b22	—	Reserved	This bit is read as 0.	R
b23	RLEUNIT	RLE Unit Available	0: No RLE unit 1: RLE unit is available	R
b24	TEXCLUT256	Texture CLUT Size	0: Texture CLUT size is 16 entries 1: Texture CLUT size is 256 entries	R
b25	COLKEY	Chroma Key Available	0: No chroma keying 1: Chroma keying is available	R
b26	—	Reserved	This bit is read as 1.	R
b27	ACBLD	Alpha Channel Blending Available	0: Full alpha channel blending is not available 1: Full alpha channel blending is available	R
b31 to b28	—	Reserved	These bits are read as 0.	R

51.2.7 Base Color Register (COLOR1)

Address(es): DRW2D.COLOR1 000E 3064h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	COL1A[7:0]								COL1R[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	COL1G[7:0]								COL1B[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	COL1B[7:0]	Color1 Blue Channel Setting	Specifies blue channel of color1.	W
b15 to b8	COL1G[7:0]	Color1 Green Channel Setting	Specifies green channel of color1.	W
b23 to b16	COL1R[7:0]	Color1 Red Channel Setting	Specifies red channel of color1.	W
b31 to b24	COL1A[7:0]	Color1 Alpha Channel Setting	Specifies alpha channel of color1. 00h: Transparent ... FFh: Opaque	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.8 Secondary Color Register (COLOR2)

Address(es): DRW2D.COLOR2 000E 3068h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	COL2A[7:0]								COL2R[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	COL2G[7:0]								COL2B[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	COL2B[7:0]	Color2 Blue Channel Setting	Specifies blue channel of color2.	W
b15 to b8	COL2G[7:0]	Color2 Green Channel Setting	Specifies green channel of color2.	W
b23 to b16	COL2R[7:0]	Color2 Red Channel Setting	Specifies red channel of color2.	W
b31 to b24	COL2A[7:0]	Color2 Alpha Channel Setting	Specifies alpha channel of color2. 00h: Transparent ... FFh: Opaque	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.9 Pattern Register (PATTERN)

Address(es): DRW2D.PATTERN 000E 3074h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	PATTERN[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	PATTERN[7:0]	Pattern Bitmap Setting	Specifies bitmap of the pattern. Each bit is interpreted as a reference to one of the two color registers (0: COLOR1, 1: COLOR2)	W
b31 to b8	—	Reserved	The write value should be 0.	W

51.2.10 Limiter n Start Value Register (LnSTART) (n = 1 to 6)

Address(es): DRW2D.L1START 000E 3010h, DRW2D.L2START 000E 3014h, DRW2D.L3START 000E 3018h, DRW2D.L4START 000E 301Ch, DRW2D.L5START 000E 3020h, DRW2D.L6START 000E 3024h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the start value of limiter n (n = 1 to 6) used for rasterization.
The start value is a 16:16 fixed point number valid at the first pixel of the bounding box.
The LnSTART registers are write-only and read as undefined.

51.2.11 Limiter n X-Axis Increment Register (LnXADD) (n = 1 to 6)

Address(es): DRW2D.L1XADD 000E 3028h, DRW2D.L2XADD 000E 302Ch, DRW2D.L3XADD 000E 3030h, DRW2D.L4XADD 000E 3034h, DRW2D.L5XADD 000E 3038h, DRW2D.L6XADD 000E 303Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the X-axis increment value of limiter n (n = 1 to 6) used for rasterization.
The X-axis inclement value is the 16:16 fixed point difference between two samples with a distance of 1 pixel along the X axis.
The LnXADD registers are write-only and read as undefined.

51.2.12 Limiter n Y-Axis Increment Register (LnYADD) (n = 1 to 6)

Address(es): DRW2D.L1YADD 000E 3040h, DRW2D.L2YADD 000E 3044h, DRW2D.L3YADD 000E 3048h, DRW2D.L4YADD 000E 304Ch, DRW2D.L5YADD 000E 3050h, DRW2D.L6YADD 000E 3054h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the Y-axis increment value of limiter n (n = 1 to 6) used for rasterization.
The Y-axis inclement value is the 16:16 fixed point difference between two samples with a distance of 1 pixel along the Y axis.
The LnYADD registers are write-only and read as undefined.

51.2.13 Limiter m Band Width Parameter Register (LmBAND) (m = 1, 2)

Address(es): DRW2D.L1BAND 000E 3058h, DRW2D.L2BAND 000E 305Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the inner width of band region when the CONTROL.BANDmEN bit (m = 1, 2) is 1 (band output filtering for limiter m is enabled).
The band width is the 16:16 fixed point number.
The LmBAND registers are write-only and read as undefined.

51.2.14 Texture Base Address Register (TEXORG)

Address(es): DRW2D.TEXORG 000E 30BCh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the address of the upper left corner texel (texture base address).
The TEXORG register is write-only and read as undefined.

51.2.15 Texels Per Texture Line Register (TEXPITCH)

Address(es): DRW2D.TEXPITCH 000E 30B4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the texels per texture line. The valid range is 0 to 2047.
The TEXPITCH register is write-only and read as undefined.

51.2.16 Texture Mask Register (TEXMSK)

Address(es): DRW2D.TEXMSK 000E 30B8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	TEXVMSK[20:5]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TEXVMSK[4:0]					TEXUMSK[10:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b10 to b0	TEXUMSK[10:0]	U Mask Setting	**When the CONTROL2.TEXCLPX bit is 0 (mask mode):** These bits function as mask bits in U coordinate. Set to power of 2 – 1. **When the CONTROL2.TEXCLPX bit is 1 (clamp mode):** Set to texture width – 1. The maximum value of texture width is 2048.	W
b31 to b11	TEXVMSK[20:0]	V Mask Setting	**When the CONTROL2.TEXCLPX bit is 0 (mask mode):** These bits function as mask bits in V coordinate. Set to power of 2 – 1. **When the CONTROL2.TEXCLPX bit is 1 (clamp mode):** Set to texture height – 1. The maximum value of texture height is 1024.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

This register is used to specify the texture size when the CONTROL2.TEXCLPX bit is 1 or specify masks for U and V separately to wraparound values of U and V when the TEXCLPX bit is 0.

51.2.17 U Limiter Start Value Register (LUST)

Address(es): DRW2D.LUST 000E 3090h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the start value of U limiter used for texture mapping.
The start value is a 16:16 fixed point number valid at the first pixel of the bounding box.
The LUST register is write-only and read as undefined.

51.2.18 U Limiter X-Axis Increment Register (LUXADD)

Address(es): DRW2D.LUXADD 000E 3094h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the X-axis increment value of U limiter used for texture mapping.
The X-axis inclement value is the 16:16 fixed point difference between two samples with a distance of 1 pixel along the X axis.
The LUXADD register is write-only and read as undefined.

51.2.19 U Limiter Y-Axis Increment Register (LUYADD)

Address(es): DRW2D.LUYADD 000E 3098h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the Y-axis increment value of U limiter used for texture mapping.
The Y-axis inclement value is the 16:16 fixed point difference between two samples with a distance of 1 pixel along the Y axis.
The LUYADD register is write-only and read as undefined.

51.2.20 V Limiter Start Value Integer Part Register (LVSTI)

Address(es): DRW2D.LVSTI 000E 309Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the integer part of the start value of V limiter used for texture mapping.
The start value is a 32:16 fixed point number valid at the first pixel of the bounding box.
The LVSTI register is write-only and read as undefined.

51.2.21 V Limiter Start Value Fractional Part Register (LVSTF)

Address(es): DRW2D.LVSTF 000E 30A0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	LVSTF[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	LVSTF[15:0]	V Limiter Start Value Fractional Part Setting	Specifies fractional part of V limiter start value.	W
b31 to b16	—	Reserved	The write value should be 0.	W

This register specifies the fractional part of the start value of V limiter used for texture mapping.
The start value is a 32:16 fixed point number valid at the first pixel of the bounding box.
The LVSTF register is write-only and read as undefined.

51.2.22 V Limiter X-Axis Increment Integer Part Register (LVXADDI)

Address(es): DRW2D.LVXADDI 000E 30A4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the integer part of X-axis increment value of V limiter used for texture mapping.
The X-axis inclement value is the 32:16 fixed point difference between two samples with a distance of 1 pixel along the X axis.
The LVXADDI register is write-only and read as undefined.

51.2.23 V Limiter Y-Axis Increment Integer Part Register (LVYADDI)

Address(es): DRW2D.LVYADDI 000E 30A8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the integer part of Y-axis increment value of V limiter used for texture mapping.
The Y-axis inclement value is the 32:16 fixed point difference between two samples with a distance of 1 pixel along the Y axis.
The LVYADDI register is write-only and read as undefined.

51.2.24 V Limiter Increment Fractional Parts Register (LVYXADDF)

Address(es): DRW2D.LVYXADDF 000E 30ACh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	LVYADDF[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	LVXADDF[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	LVXADDF[15:0]	V Limiter X-Axis Increment Fractional Part Setting	Specifies fractional part of V limiter X-axis increment.	W
b31 to b16	LVYADDF[15:0]	V Limiter Y-Axis Increment Fractional Part Setting	Specifies fractional part of V limiter Y-axis increment.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

This register specifies both fractional parts of X-axis and Y-axis increment values of V limiter used for texture mapping.

51.2.25 CLUT Start Address Register (TEXCLADDR)

Address(es): DRW2D.TEXCLADDR 000E 30DCh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CLADDR[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	CLADDR[7:0]	CLUT Start Address Setting	Specifies the write starting address of CLUT for the indexed texture format	W
b31 to b8	—	Reserved	The write value should be 0.	W

51.2.26 CLUT Data Register (TEXCLDATA)

Address(es): DRW2D.TEXCLDATA 000E 30E0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is used to set the write data to the address specified by the TEXCLADDR register.
When the CONTROL2.CLUTFORM bit is 0 (ARGB(8888)), write CLUT data to b31 to b0. When 1 (RGB(565)), write data in 32-bit unit by setting CLUT data for even index to b15 to b0 and CLUT data for odd index to b31 to b16.
After writing each data, the TEXCLADDR register is incremented by 1.
The TEXCLDATA register is write-only and read as undefined.

51.2.27 CLUT Offset Register (TEXCLOFST)

Address(es): DRW2D.TEXCLOFST 000E 30E4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CLOFST[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	CLOFST[7:0]	CLUT Offset Setting	Specifies CLUT offset. The CLOFST[7:0] bits are combined with the original index by a bitwise OR operation.	W
b31 to b8	—	Reserved	The write value should be 0.	W

This register is used to specify the offset to the texture index for the indexed texture formats CLUT(8), CLUT(4), CLUT(2), CLUT(1), and ACLUT(44) to allow selecting an offset part of the CLUT.

51.2.28 Chroma Key Register (COLKEY)

Address(es): DRW2D.COLKEY 000E 30E8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	R[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	G[7:0]								B[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	B[7:0]	Chroma Key Blue Channel Setting	Specifies blue channel of chroma key.	W
b15 to b8	G[7:0]	Chroma Key Green Channel Setting	Specifies green channel of chroma key.	W
b23 to b16	R[7:0]	Chroma Key Red Channel Setting	Specifies red channel of chroma key.	W
b31 to b24	—	Reserved	The write value should be 0.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

The R, G, and B components of the internal color representation of a texel are compared with the chroma key. If the values are equal then A, R, G, and B are set to 00h (transparent), else A is set to FFh.

51.2.29 Bounding Box Dimension Register (SIZE)

Address(es): DRW2D.SIZE 000E 3078h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	Y[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	X[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	X[15:0]	Bounding Box Width Setting	Specifies width of the bounding box in pixels. Valid range is 0 to 1023.	W
b31 to b16	Y[15:0]	Bounding Box Height Setting	Specifies height of the bounding box in pixels. Valid range is 0 to 1023.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.30 Frame Buffer Pitch Register (PITCH)

Address(es): DRW2D.PITCH 000E 307Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	SSD[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PITCH[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	PITCH[15:0]	Frame Buffer Pitch Setting	Specifies the width of one frame buffer scanline in pixels. A negative width can be used to render bottom-up instead of top-down.	W
b31 to b16	SSD[15:0]	Spanstore Delay Setting	Specifies the number of scanlines to delay spanstore operations.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.31 Frame Buffer Base Address Register (ORIGIN)

Address(es): DRW2D.ORIGIN 000E 3080h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the address of the first pixel in frame buffer (frame buffer base address).
Writing to this register triggers DRW2D to start rendering.
The ORIGIN register is write-only and read as undefined.

51.2.32 Display List Start Address Register (DLISTST)

Address(es): DRW2D.DLISTST 000E 30C8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register specifies the start address of display list.
Setting a new display list start address to this register triggers execution of the new display list.
When setting a new display list start address to this register, confirm that the execution of the previous display list is finished.
The DLISTST register is write-only and read as undefined.

51.2.33 Performance Counters Control Register (PERFTRG)

Address(es): DRW2D.PERFTRG 000E 30D4h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	TRG2[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	TRG1[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b15 to b0	TRG1[15:0]	Performance Counter 1 Trigger Setting	Selects the internal event that increments the PERFCNT1 register. 0: Performance counter 1 is disabled 1: DRW2D active cycles 2: Frame buffer read access 3: Frame buffer write access 4: Texture read access 5: Invisible pixels (enumerated but selected with alpha 0%) 6: Invisible pixels while internal FIFO is empty (lost cycles) 7: Display list reader active cycles 8: Frame buffer read hits 9: Frame buffer read misses 10: Frame buffer write hits 11: Frame buffer write misses 12: Texture read hits 13: Texture read misses 31: Every clock cycle (for use as timer) Settings other than above are prohibited.	W
b31 to b16	TRG2[15:0]	Performance Counter 2 Trigger Setting	Same as for the TRG1[15:0] bits, but for the PERFCNT2 register.	W

Note: This register is write-only and read as undefined. Do not use a bit processing instruction but the MOV instruction to set this register.

51.2.34 Performance Counter k (PERFCNTk) (k = 1, 2)

Address(es): DRW2D.PERFCNT1 000E 30CCh, DRW2D.PERFCNT2 000E 30D0h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reading this register returns the actual value of the performance counter that is incremented on every event selected by the PERFTRG register.

Writing “0000 0000h” to this register clears the performance counter.

51.3 Drawing Features

51.3.1 Drawing Features Summary

51.3.1.1 Color Formats

Supported color formats are:

Frame Buffer formats

- 8-bit: A(8)
- 16-bit: RGB(565), ARGB(4444)
- 32-bit: ARGB(8888)

Texture formats

- 1-bit: CLUT(1)
- 2-bit: CLUT(2)
- 4-bit: CLUT(4)
- 8-bit: A(8), CLUT(8), ACLUT(44)
- 16-bit: ARGB(4444), ARGB(1555), RGB(565)
- 24-bit: RGB(888) (RLE unit)
- 32-bit: ARGB(8888)

CLUT formats use a 256-entry color lookup table.

51.3.1.2 Vector Drawing Features

The vector drawing engine uses a half-plane rendering approach, which simplifies implementation of edge anti-aliasing and blurring features without much overhead. When combining some of its functional units, the module can draw not only linear primitives such as lines or polygons, but also quadratic equation-based primitives such as circles and ellipsoids. The following primitives and texture mapping are supported:

- Lines
- Polygons
- Circles and ellipses
- Quadratic curves (software driver support)
- 2D texture mapping
- Bilinear filtering of the textures

51.3.1.3 BitBLT Features

The DRW2D supports the BitBLT features using its vector drawing function to draw a rectangle and texture it based on the selected BitBLT function. This approach results in the following BitBLT features:

- Fill
- Copy
- Stretch BitBLT
- Rotate and scale
- Alpha blending
- Bilinear filtering
- Color conversion

51.3.2 Vector Drawing

Supported vector drawing includes:

Lines

- Arbitrary width
- Round endpoints
- Truncated endpoints
- Alpha gradients
- Soft edges (blurring)
- Render attribute: color, pattern, or texture

Polygons

- Triangles and quadrangles (complex polygons are tessellated by software)
- Alpha gradients
- Soft edges (blurring)
- Per edge controls for anti-aliasing
- Render attribute: color, pattern, or texture

Circles and ellipses

- All conic sections
- Filled or with arbitrary width
- Arcs of 0° to 360°
- Soft edges
- Alpha gradients
- Render attribute: color, pattern, or texture

Quadratic Béziers

- Approximated by circle arcs
- Arbitrary width
- Round or truncated endpoints
- Outlines, blurring
- Alpha gradients
- Render attribute: color

Texture mapping

- 2D array of pixels that can be mapped implicitly or explicitly on all primitives provided by the DRW2D
- Translation, rotation, and scaling/shearing
- Bilinear filtering of the textures
- 3D-like texturing accomplished with line-by-line mapping, if constant in one axis

51.4 Rendering Modes

The rendering process can be performed in two different modes, register mode and display list mode.

51.4.1 Register Mode

In register mode, when operation is based on register settings, the CPU configures and initiates each render process separately. To start a new render process, the CPU must wait until the previous one is completed. In this mode, the CPU is heavily engaged throughout the entire drawing procedure and is consequently to a large extent unavailable for other tasks.
The CPU must set up all registers for performing a certain drawing operation before it can start the rendering process. A new register setup can only be started when the previous render process has completed. Before starting a new register setup, make sure that:

- STATUS.DLSTACT = 0: Display list reader is idle
- STATUS.BSYENUM = 0: Pixel selection unit is idle.

Lastly, write the frame buffer start address to the ORIGIN register. This write triggers the DRW2D to start rendering.

51.4.2 Display List Mode

In display list mode, the CPU creates a display list in memory prior to starting the DRW2D. Such a display contains a bundle of render operations. When started, the DRW2D executes the display list autonomously in parallel with the CPU, which is not involved with drawing operations most of the time. Use of a display list allows a fully asynchronous operation of the CPU and the DRW2D and offers the best possible system performance.
In this mode, the display list reader reads a memory block containing instructions on how to set the DRW2D control registers and executes these control register writes accordingly.

51.5 Interrupts

The DRW2D generates two interrupts:

- DRWENUIR interrupt
- DRWDLIR interrupt

51.5.1 Interrupt Sources

(1) DRWENUIR Interrupt

This is the current render process finished interrupt.

(2) DRWDLIR Interrupt

This is the display list finished interrupt. It is asserted on completion of a display list process. DRWDLIR is activated if one of the following is true:

- The entire display list is complete
- The display list processing stops because a new display list start is triggered by a write to the DLISTST register.

51.5.2 Interrupt Control

The two DRW2D interrupts are combined into a single shared interrupt, DRWIRQ, to the CPU. Each interrupt can be disabled or enabled by setting its associated enable bit in the IRQCTL register.
The occurrence of an enabled interrupt (one with its enable bit set to 1 in the IRQCTL register) is monitored in the STATUS register with its associated interrupt status bit is set to 1. The shared DRW2D interrupt DRWIRQ is then generated.
To clear the interrupt, write 1 to the interrupt clear bit in the IRQCTL register. The interrupt clear bit returns to 0 automatically.




Figure 51.3 Interrupt Controller Unit

51.6 Usage Notes

51.6.1 Notes for Endian Setting

DRW2D accesses a memory on the premise that all data are stored in little-endian format. When using the DRW2D, set the MDE.MDE[2:0] bits to 111b (little endian). Refer to section 7, Option-Setting Memory (OFSM) for details on the MDE register.

51.6.2 DRW2D Library

Use of the DRW2D requires the DRW2D library provided by Renesas Electronics. Please contact our sales office for information regarding the DRW2D library.

52. Boundary Scan


This MCU has boundary scan function.
The boundary scan is a serial I/O interface based on the JTAG (Joint Test Action Group, IEEE Std.1149.1 and IEEE Standard Test Access Port and Boundary-Scan Architecture).

52.1 Overview

Table 52.1 lists the specifications of boundary scan.
Figure 52.1 shows a block diagram of the boundary scan function.

Table 52.1 Specifications of Boundary Scan

Item	Description
Boundary scan enabled/disabled	Boundary scan is enabled when the RES# pin and the BSCANP pin are driven high and the EMLE pin is driven low.
Dedicated boundary scan pins	The following pins are dedicated for the JTAG, when boundary scan function is enabled (TDO/TCK/TDI/TMS/TRST#). 224-pin LFBGA/176-pin LFBGA: PF0/PF1/PF2/PF3/PF4 145-pin TFLGA: P26/P27/P30/P31/P34
Six test modes	• BYPASS mode • EXTEST mode • SAMPLE/PRELOAD mode • CLAMP mode • HIGHZ mode • IDCODE mode



JTBPR: Bypass register
JTBSR: Boundary scan register
JTIR: Instruction register
JTIDR: ID code register

Figure 52.1 Block Diagram of JTAG

Table 52.2 lists the I/O pins used in the boundary scan function.

Table 52.2 Pin Configuration

Pin Name	I/O	Description
TCK	Input	Test clock input pin Clock signal for boundary scan. Input the clock the duty cycle of which is 50 percent when boundary scan function is used.
TMS	Input	Test mode select pin
TDI	Input	Test data input pin
TDO	Output	Test data output pin
TRST#	Input	Test reset input pin

52.2 Register Descriptions

Table 52.3 lists the boundary scan registers.

Table 52.3 List of Boundary Scan Registers


Register Name	Symbol	Value after Reset
Instruction register	JTIR	55h
ID code register	JTIDR	083F 9447h
Bypass register	JTBPR	Undefined
Boundary scan register	JTBSR	Undefined

Instructions can be input to the JTIR register via the TDI pin by serial transfer.
The JTBPR register, which is a 1-bit register, is connected between the TDI and TDO pins in BYPASS mode.
The JTBSR register, which is configured according to Table 52.6 to Table 52.8, is connected between the TDI and TDO pins when test data are being shifted in.
None of the registers is accessible from the CPU.
Table 52.4 lists the availability of serial transfer for the registers.

Table 52.4 Serial Transfer for the Registers

Register Name	Serial Input	Serial Output
Instruction register (JTIR)	Available	Available
ID code register (JTIDR)	Available	Available
Bypass register (JTBPR)	Available	Available
Boundary scan register (JTBSR)	Available	Available

52.2.1 Instruction Register (JTIR)




Bit	Symbol	Bit Name	Description	R/W
b7 to b0	TS[7:0]	Test Bit Set	The command configuration is as listed in Table 52.5.	—

Table 52.5 Command Configuration

TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0	Instruction
0	0	0	0	0	0	0	0	EXTEST
0	1	0	0	0	0	0	0	SAMPLE/PRELOAD
0	1	0	1	0	1	0	1	IDCODE (initial value)
1	1	0	1	0	0	0	0	CLAMP
1	0	0	0	0	0	0	0	HIGHZ
1	1	1	1	1	1	1	1	BYPASS
Other than above								Reserved

JTAG instructions can be transferred to the JTIR register by serial input from the TDI pin.
The JTIR register is initialized when the TRST# pin is driven low, or when the TAP controller is in the Test-Logic-Reset state.

52.2.2 ID Code Register (JTIDR)



Bit	Symbol	Bit Name	Description	R/W
b31 to b0	DID[31:0]	Reserved	JTIDR is a register with the fixed value that indicates the device IDCODE.	—

Note 1. For the ID code for each product, refer to Table 52.3, List of Boundary Scan Registers.

JTIDR data is output from the TDO pin when the IDCODE instruction has been executed.

52.2.3 Bypass Register (JTBPR)

The JTBPR register is a 1-bit register and is connected between the TDI and TDO pins when the JTIR register is set to BYPASS mode.
The JTBPR register cannot be read from or written to by the CPU.

52.2.4 Boundary Scan Register (JTBSR)

The JTBSR register is a shift register to control the external input and output pins of this MCU and is distributed across the pads.
The EXTEST, SAMPLE/PRELOAD, CLAMP, and HIGHZ instructions are issued to apply the JTBSR register in boundary-scan testing.
Table 52.6 to Table 52.8 list the correspondence between the JTBSR bits and the pins of this MCU.
The value after reset is undefined.

Table 52.6 Boundary Scan Register 224-Pin LFBGA (1/12)

Pin No.	Pin Name	Input/Output	Bit Name
From TDI			
C3	P05	Output	546
		Output enable	545
		Input	544
D3	P03	Output	543
		Output enable	542
		Input	541
D6	P02	Output	540
		Output enable	539
		Input	538
D5	P01	Output	537
		Output enable	536
		Input	535
E3	P00	Output	534
		Output enable	533
		Input	532
F7	PK6	Output	531
		Output enable	530
		Input	529
F5	PK5	Output	528
		Output enable	527
		Input	526
F4	PK4	Output	525
		Output enable	524
		Input	523
G6	PF5	Output	522
		Output enable	521
		Input	520
G5	PJ5	Output	519
		Output enable	518
		Input	517
H7	PJ3	Output	516
		Output enable	515
		Input	514
G4	MD	Output	510
		Output enable	509
		Input	508
J1	EXTAL	Input	504
H2	P34	Output	503
		Output enable	502
		Input	501
H4	P33	Output	500
		Output enable	499
		Input	498

Table 52.6 Boundary Scan Register 224-Pin LFBGA (2/12)

Pin No.	Pin Name	Input/Output	Bit Name
H5	P32	Output	497
		Output enable	496
		Input	495
J4	P31	Output	488
		Output enable	487
		Input	486
J5	P30	Output	485
		Output enable	484
		Input	483
K1	PH7	Output	482
		Output enable	481
		Input	480
K2	PH6	Output	479
		Output enable	478
		Input	477
K4	PH5	Output	476
		Output enable	475
		Input	474
K3	PH4	Output	473
		Output enable	472
		Input	471
L1	PH3	Output	470
		Output enable	469
		Input	468
J6	PH2	Output	467
		Output enable	466
		Input	465
K6	PH1	Output	464
		Output enable	463
		Input	462
L2	P27	Output	455
		Output enable	454
		Input	453
M1	P26	Output	452
		Output enable	451
		Input	450
M3	P25	Output	449
		Output enable	448
		Input	447
L4	P24	Output	446
		Output enable	445
		Input	444
M2	P23	Output	443
		Output enable	442
		Input	441

Table 52.6 Boundary Scan Register 224-Pin LFBGA (3/12)

Pin No.	Pin Name	Input/Output	Bit Name
N1	P22	Output	440
		Output enable	439
		Input	438
N2	PH0	Output	437
		Output enable	436
		Input	435
P1	PK7	Output	434
		Output enable	433
		Input	432
R1	P21	Output	431
		Output enable	430
		Input	429
P3	P20	Output	428
		Output enable	427
		Input	426
P2	P17	Output	425
		Output enable	424
		Input	423
R2	P87	Output	422
		Output enable	421
		Input	420
R3	P16	Output	419
		Output enable	418
		Input	417
N3	P86	Output	416
		Output enable	415
		Input	414
J7	P15	Output	413
		Output enable	412
		Input	411
P4	P14	Output	410
		Output enable	409
		Input	408
N5	P13	Output	407
		Output enable	406
		Input	405
R4	P12	Output	404
		Output enable	403
		Input	402
L6	PJ2	Output	401
		Output enable	400
		Input	399
N6	PJ1	Output	398
		Output enable	397
		Input	396

Table 52.6 Boundary Scan Register 224-Pin LFBGA (4/12)

Pin No.	Pin Name	Input/Output	Bit Name
M5	PJ0	Output	395
		Output enable	394
		Input	393
N4	P85	Output	392
		Output enable	391
		Input	390
M6	P84	Output	389
		Output enable	388
		Input	387
P7	P57	Output	386
		Output enable	385
		Input	384
N7	P56	Output	383
		Output enable	382
		Input	381
R8	P55	Output	380
		Output enable	379
		Input	378
R7	P54	Output	377
		Output enable	376
		Input	375
P8	P11	Output	374
		Output enable	373
		Input	372
K7	P10	Output	371
		Output enable	370
		Input	369
J8	P53	Output	368
		Output enable	367
		Input	366
L8	P52	Output	365
		Output enable	364
		Input	363
M8	P51	Output	362
		Output enable	361
		Input	360
K8	P50	Output	359
		Output enable	358
		Input	357
M9	P83	Output	356
		Output enable	355
		Input	354
N9	PC7	Output	353
		Output enable	352
		Input	351

Table 52.6 Boundary Scan Register 224-Pin LFBGA (5/12)

Pin No.	Pin Name	Input/Output	Bit Name
R9	PC6	Output	350
		Output enable	349
		Input	348
R10	PC5	Output	347
		Output enable	346
		Input	345
P10	P82	Output	344
		Output enable	343
		Input	342
L9	P81	Output	341
		Output enable	340
		Input	339
N10	P80	Output	338
		Output enable	337
		Input	336
P11	PC4	Output	335
		Output enable	334
		Input	333
R11	PC3	Output	332
		Output enable	331
		Input	330
J9	PK3	Output	329
		Output enable	328
		Input	327
N11	PK2	Output	326
		Output enable	325
		Input	324
K9	PK1	Output	323
		Output enable	322
		Input	321
M10	PK0	Output	320
		Output enable	319
		Input	318
L10	PL7	Output	317
		Output enable	316
		Input	315
M12	PL6	Output	314
		Output enable	313
		Input	312
M11	PL5	Output	311
		Output enable	310
		Input	309
R12	PL4	Output	308
		Output enable	307
		Input	306

Table 52.6 Boundary Scan Register 224-Pin LFBGA (6/12)

Pin No.	Pin Name	Input/Output	Bit Name
K10	PL3	Output	305
		Output enable	304
		Input	303
P12	PL2	Output	302
		Output enable	301
		Input	300
L11	P77	Output	299
		Output enable	298
		Input	297
N12	P76	Output	296
		Output enable	295
		Input	294
P13	PC2	Output	293
		Output enable	292
		Input	291
R13	P75	Output	290
		Output enable	289
		Input	288
R14	P74	Output	287
		Output enable	286
		Input	285
M13	PM7	Output	284
		Output enable	283
		Input	282
N13	PM6	Output	281
		Output enable	280
		Input	279
R15	PM5	Output	278
		Output enable	277
		Input	276
P14	PM4	Output	275
		Output enable	274
		Input	273
P15	PM3	Output	272
		Output enable	271
		Input	270
K11	PM2	Output	269
		Output enable	268
		Input	267
J11	PN5	Output	266
		Output enable	265
		Input	264
L12	PN4	Output	263
		Output enable	262
		Input	261

Table 52.6 Boundary Scan Register 224-Pin LFBGA (7/12)

Pin No.	Pin Name	Input/Output	Bit Name
N14	PC1	Output	260
		Output enable	259
		Input	258
M14	PC0	Output	257
		Output enable	256
		Input	255
H10	P73	Output	254
		Output enable	253
		Input	252
N15	PB7	Output	251
		Output enable	250
		Input	249
J10	PL1	Output	248
		Output enable	247
		Input	246
H11	PL0	Output	245
		Output enable	244
		Input	243
M15	PB6	Output	242
		Output enable	241
		Input	240
K13	PB5	Output	239
		Output enable	238
		Input	237
L15	PB4	Output	236
		Output enable	235
		Input	234
K14	PB3	Output	233
		Output enable	232
		Input	231
L14	PB2	Output	230
		Output enable	229
		Input	228
J12	PB1	Output	227
		Output enable	226
		Input	225
K15	P72	Output	224
		Output enable	223
		Input	222
J13	P71	Output	221
		Output enable	220
		Input	219
J14	PB0	Output	218
		Output enable	217
		Input	216

Table 52.6 Boundary Scan Register 224-Pin LFBGA (8/12)

Pin No.	Pin Name	Input/Output	Bit Name
J15	PA7	Output	215
		Output enable	214
		Input	213
H14	PA6	Output	212
		Output enable	211
		Input	210
H15	PA5	Output	209
		Output enable	208
		Input	207
G15	PA4	Output	206
		Output enable	205
		Input	204
G14	PA3	Output	203
		Output enable	202
		Input	201
F15	PG7	Output	200
		Output enable	199
		Input	198
G13	PA2	Output	197
		Output enable	196
		Input	195
F14	PG6	Output	194
		Output enable	193
		Input	192
G12	PA1	Output	191
		Output enable	190
		Input	189
E14	PG5	Output	188
		Output enable	187
		Input	186
F12	PA0	Output	185
		Output enable	184
		Input	183
E15	PG4	Output	182
		Output enable	181
		Input	180
D15	P67	Output	179
		Output enable	178
		Input	177
F13	PG3	Output	176
		Output enable	175
		Input	174
C15	P66	Output	173
		Output enable	172
		Input	171

Table 52.6 Boundary Scan Register 224-Pin LFBGA (9/12)

Pin No.	Pin Name	Input/Output	Bit Name
D14	PG2	Output	170
		Output enable	169
		Input	168
C14	P65	Output	167
		Output enable	166
		Input	165
B15	PE7	Output	164
		Output enable	163
		Input	162
E13	PE6	Output	161
		Output enable	160
		Input	159
A15	P70	Output	158
		Output enable	157
		Input	156
C13	PE5	Output	155
		Output enable	154
		Input	153
B14	PE4	Output	152
		Output enable	151
		Input	150
D12	PE3	Output	149
		Output enable	148
		Input	147
F11	PM1	Output	146
		Output enable	145
		Input	144
G11	PM0	Output	143
		Output enable	142
		Input	141
H9	PN3	Output	140
		Output enable	139
		Input	138
G9	PN2	Output	137
		Output enable	136
		Input	135
H8	PQ7	Output	134
		Output enable	133
		Input	132
F9	PQ6	Output	131
		Output enable	130
		Input	129
E10	PQ5	Output	128
		Output enable	127
		Input	126

Table 52.6 Boundary Scan Register 224-Pin LFBGA (10/12)

Pin No.	Pin Name	Input/Output	Bit Name
E11	PQ4	Output	125
		Output enable	124
		Input	123
B13	PE2	Output	122
		Output enable	121
		Input	120
A14	PE1	Output	119
		Output enable	118
		Input	117
D11	PE0	Output	116
		Output enable	115
		Input	114
C11	P64	Output	113
		Output enable	112
		Input	111
B12	P63	Output	110
		Output enable	109
		Input	108
A13	P62	Output	107
		Output enable	106
		Input	105
A12	P61	Output	104
		Output enable	103
		Input	102
C10	P60	Output	101
		Output enable	100
		Input	99
A11	PD7	Output	98
		Output enable	97
		Input	96
D10	PG1	Output	95
		Output enable	94
		Input	93
B10	PD6	Output	92
		Output enable	91
		Input	90
A10	PG0	Output	89
		Output enable	88
		Input	87
D9	PD5	Output	86
		Output enable	85
		Input	84
B9	PD4	Output	83
		Output enable	82
		Input	81

Table 52.6 Boundary Scan Register 224-Pin LFBGA (11/12)

Pin No.	Pin Name	Input/Output	Bit Name
E9	PQ3	Output	80
		Output enable	79
		Input	78
G8	PQ2	Output	77
		Output enable	76
		Input	75
C9	P97	Output	74
		Output enable	73
		Input	72
A9	PD3	Output	71
		Output enable	70
		Input	69
A8	P96	Output	68
		Output enable	67
		Input	66
A7	PD2	Output	65
		Output enable	64
		Input	63
B8	P95	Output	62
		Output enable	61
		Input	60
C7	PD1	Output	59
		Output enable	58
		Input	57
B7	P94	Output	56
		Output enable	55
		Input	54
A6	PD0	Output	53
		Output enable	52
		Input	51
D7	P93	Output	50
		Output enable	49
		Input	48
A5	P92	Output	47
		Output enable	46
		Input	45
B5	P91	Output	44
		Output enable	43
		Input	42
C6	P90	Output	41
		Output enable	40
		Input	39
E8	PQ1	Output	38
		Output enable	37
		Input	36

Table 52.6 Boundary Scan Register 224-Pin LFBGA (12/12)

Pin No.	Pin Name	Input/Output	Bit Name
E7	PQ0	Output	35
		Output enable	34
		Input	33
F8	PN1	Output	32
		Output enable	31
		Input	30
E6	PN0	Output	29
		Output enable	28
		Input	27
D2	P47	Output	26
		Output enable	25
		Input	24
B4	P46	Output	23
		Output enable	22
		Input	21
D1	P45	Output	20
		Output enable	19
		Input	18
C4	P44	Output	17
		Output enable	16
		Input	15
E4	P43	Output	14
		Output enable	13
		Input	12
B3	P42	Output	11
		Output enable	10
		Input	9
A4	P41	Output	8
		Output enable	7
		Input	6
D4	P40	Output	5
		Output enable	4
		Input	3
E5	P07	Output	2
		Output enable	1
		Input	0
To TDO			

Table 52.7 Boundary Scan Register 176-Pin LFBGA (1/9)

Pin No.	Pin Name	Input/Output	Bit Name
From TDI			
B1	P05	Output	546
		Output enable	545
		Input	544
D3	P03	Output	543
		Output enable	542
		Input	541
D2	P02	Output	540
		Output enable	539
		Input	538
D1	P01	Output	537
		Output enable	536
		Input	535
D4	P00	Output	534
		Output enable	533
		Input	532
E3	PF5	Output	522
		Output enable	521
		Input	520
E1	PJ5	Output	519
		Output enable	518
		Input	517
F3	PJ3	Output	516
		Output enable	515
		Input	514
G3	MD	Output	510
		Output enable	509
		Input	508
H4	P35	Input	504
J3	P34	Output	503
		Output enable	502
		Input	501
K1	P33	Output	500
		Output enable	499
		Input	498
K2	P32	Output	497
		Output enable	496
		Input	495
L1	P31	Output	488
		Output enable	487
		Input	486
L2	P30	Output	485
		Output enable	484
		Input	483

Table 52.7 Boundary Scan Register 176-Pin LFBGA (2/9)

Pin No.	Pin Name	Input/Output	Bit Name
M1	P27	Output	455
		Output enable	454
		Input	453
M2	P26	Output	452
		Output enable	451
		Input	450
L4	P25	Output	449
		Output enable	448
		Input	447
M3	P24	Output	446
		Output enable	445
		Input	444
N2	P23	Output	443
		Output enable	442
		Input	441
N3	P22	Output	440
		Output enable	439
		Input	438
R1	P21	Output	431
		Output enable	430
		Input	429
R2	P20	Output	428
		Output enable	427
		Input	426
P2	P17	Output	425
		Output enable	424
		Input	423
P3	P87	Output	422
		Output enable	421
		Input	420
R3	P16	Output	419
		Output enable	418
		Input	417
M4	P86	Output	416
		Output enable	415
		Input	414
N4	P15	Output	413
		Output enable	412
		Input	411
P4	P14	Output	410
		Output enable	409
		Input	408
R4	P13	Output	407
		Output enable	406
		Input	405

Table 52.7 Boundary Scan Register 176-Pin LFBGA (3/9)

Pin No.	Pin Name	Input/Output	Bit Name
N5	P12	Output	404
		Output enable	403
		Input	402
M5	PJ2	Output	401
		Output enable	400
		Input	399
M6	PJ1	Output	398
		Output enable	397
		Input	396
N6	PJ0	Output	395
		Output enable	394
		Input	393
M7	P85	Output	392
		Output enable	391
		Input	390
N7	P84	Output	389
		Output enable	388
		Input	387
P7	P57	Output	386
		Output enable	385
		Input	384
R7	P56	Output	383
		Output enable	382
		Input	381
M8	P55	Output	380
		Output enable	379
		Input	378
N8	P54	Output	377
		Output enable	376
		Input	375
R8	P11	Output	374
		Output enable	373
		Input	372
P8	P10	Output	371
		Output enable	370
		Input	369
R9	P53	Output	368
		Output enable	367
		Input	366
P9	P52	Output	365
		Output enable	364
		Input	363
N9	P51	Output	362
		Output enable	361
		Input	360

Table 52.7 Boundary Scan Register 176-Pin LFBGA (4/9)

Pin No.	Pin Name	Input/Output	Bit Name
M9	P50	Output	359
		Output enable	358
		Input	357
P10	P83	Output	356
		Output enable	355
		Input	354
N10	PC7	Output	353
		Output enable	352
		Input	351
P11	PC6	Output	350
		Output enable	349
		Input	348
M10	PC5	Output	347
		Output enable	346
		Input	345
N11	P82	Output	344
		Output enable	343
		Input	342
M11	P81	Output	341
		Output enable	340
		Input	339
R12	P80	Output	338
		Output enable	337
		Input	336
P12	PC4	Output	335
		Output enable	334
		Input	333
N12	PC3	Output	332
		Output enable	331
		Input	330
M12	P77	Output	299
		Output enable	298
		Input	297
R13	P76	Output	296
		Output enable	295
		Input	294
P13	PC2	Output	293
		Output enable	292
		Input	291
P14	P75	Output	290
		Output enable	289
		Input	288
R14	P74	Output	287
		Output enable	286
		Input	285

Table 52.7 Boundary Scan Register 176-Pin LFBGA (5/9)

Pin No.	Pin Name	Input/Output	Bit Name
R15	PC1	Output	260
		Output enable	259
		Input	258
N13	PC0	Output	257
		Output enable	256
		Input	255
N14	P73	Output	254
		Output enable	253
		Input	252
M13	PB7	Output	251
		Output enable	250
		Input	249
L12	PB6	Output	242
		Output enable	241
		Input	240
M14	PB5	Output	239
		Output enable	238
		Input	237
M15	PB4	Output	236
		Output enable	235
		Input	234
L13	PB3	Output	233
		Output enable	232
		Input	231
K12	PB2	Output	230
		Output enable	229
		Input	228
L14	PB1	Output	227
		Output enable	226
		Input	225
L15	P72	Output	224
		Output enable	223
		Input	222
K13	P71	Output	221
		Output enable	220
		Input	219
K15	PB0	Output	218
		Output enable	217
		Input	216
J14	PA7	Output	215
		Output enable	214
		Input	213
J15	PA6	Output	212
		Output enable	211
		Input	210

Table 52.7 Boundary Scan Register 176-Pin LFBGA (6/9)

Pin No.	Pin Name	Input/Output	Bit Name
J12	PA5	Output	209
		Output enable	208
		Input	207
H12	PA4	Output	206
		Output enable	205
		Input	204
H13	PA3	Output	203
		Output enable	202
		Input	201
H15	PG7	Output	200
		Output enable	199
		Input	198
H14	PA2	Output	197
		Output enable	196
		Input	195
G13	PG6	Output	194
		Output enable	193
		Input	192
G14	PA1	Output	191
		Output enable	190
		Input	189
G12	PG5	Output	188
		Output enable	187
		Input	186
F14	PA0	Output	185
		Output enable	184
		Input	183
F13	PG4	Output	182
		Output enable	181
		Input	180
E15	P67	Output	179
		Output enable	178
		Input	177
E14	PG3	Output	176
		Output enable	175
		Input	174
F12	P66	Output	173
		Output enable	172
		Input	171
E13	PG2	Output	170
		Output enable	169
		Input	168
D15	P65	Output	167
		Output enable	166
		Input	165

Table 52.7 Boundary Scan Register 176-Pin LFBGA (7/9)

Pin No.	Pin Name	Input/Output	Bit Name
D14	PE7	Output	164
		Output enable	163
		Input	162
E12	PE6	Output	161
		Output enable	160
		Input	159
C15	P70	Output	158
		Output enable	157
		Input	156
D12	PE5	Output	155
		Output enable	154
		Input	153
C13	PE4	Output	152
		Output enable	151
		Input	150
B15	PE3	Output	149
		Output enable	148
		Input	147
A15	PE2	Output	122
		Output enable	121
		Input	120
A14	PE1	Output	119
		Output enable	118
		Input	117
B14	PE0	Output	116
		Output enable	115
		Input	114
B13	P64	Output	113
		Output enable	112
		Input	111
A13	P63	Output	110
		Output enable	109
		Input	108
C12	P62	Output	107
		Output enable	106
		Input	105
D11	P61	Output	104
		Output enable	103
		Input	102
A12	P60	Output	101
		Output enable	100
		Input	99
D10	PD7	Output	98
		Output enable	97
		Input	96

Table 52.7 Boundary Scan Register 176-Pin LFBGA (8/9)

Pin No.	Pin Name	Input/Output	Bit Name
B11	PG1	Output	95
		Output enable	94
		Input	93
A11	PD6	Output	92
		Output enable	91
		Input	90
C10	PG0	Output	89
		Output enable	88
		Input	87
D9	PD5	Output	86
		Output enable	85
		Input	84
B10	PD4	Output	83
		Output enable	82
		Input	81
A10	P97	Output	74
		Output enable	73
		Input	72
C9	PD3	Output	71
		Output enable	70
		Input	69
B9	P96	Output	68
		Output enable	67
		Input	66
C8	PD2	Output	65
		Output enable	64
		Input	63
D7	P95	Output	62
		Output enable	61
		Input	60
B8	PD1	Output	59
		Output enable	58
		Input	57
A8	P94	Output	56
		Output enable	55
		Input	54
C7	PD0	Output	53
		Output enable	52
		Input	51
D6	P93	Output	50
		Output enable	49
		Input	48
B7	P92	Output	47
		Output enable	46
		Input	45

Table 52.7 Boundary Scan Register 176-Pin LFBGA (9/9)

Pin No.	Pin Name	Input/Output	Bit Name
B6	P91	Output	44
		Output enable	43
		Input	42
C6	P90	Output	41
		Output enable	40
		Input	39
B5	P47	Output	26
		Output enable	25
		Input	24
A5	P46	Output	23
		Output enable	22
		Input	21
C5	P45	Output	20
		Output enable	19
		Input	18
D5	P44	Output	17
		Output enable	16
		Input	15
C4	P43	Output	14
		Output enable	13
		Input	12
A4	P42	Output	11
		Output enable	10
		Input	9
B4	P41	Output	8
		Output enable	7
		Input	6
B3	P40	Output	5
		Output enable	4
		Input	3
B2	P07	Output	2
		Output enable	1
		Input	0
To TDO			

Table 52.8 Boundary Scan Register 145-Pin TFLGA (1/8)

Pin No.	Pin Name	Input/Output	Bit Name
From TDI			
B3	P05	Output	546
		Output enable	545
		Input	544
D3	P03	Output	543
		Output enable	542
		Input	541
C2	P02	Output	540
		Output enable	539
		Input	538
D4	P01	Output	537
		Output enable	536
		Input	535
D1	P00	Output	534
		Output enable	533
		Input	532
D2	PF5	Output	522
		Output enable	521
		Input	520
E3	PJ5	Output	519
		Output enable	518
		Input	517
F3	PJ3	Output	516
		Output enable	515
		Input	514
G3	MD	Output	510
		Output enable	509
		Input	508
H4	P35	Input	504
J2	P33	Output	500
		Output enable	499
		Input	498
J3	P32	Output	497
		Output enable	496
		Input	495
L1	P25	Output	449
		Output enable	448
		Input	447
L4	P24	Output	446
		Output enable	445
		Input	444
L2	P23	Output	443
		Output enable	442
		Input	441

Table 52.8 Boundary Scan Register 145-Pin TFLGA (2/8)

Pin No.	Pin Name	Input/Output	Bit Name
M1	P22	Output	440
		Output enable	439
		Input	438
N1	P21	Output	431
		Output enable	430
		Input	429
N2	P20	Output	428
		Output enable	427
		Input	426
M2	P17	Output	425
		Output enable	424
		Input	423
N3	P87	Output	422
		Output enable	421
		Input	420
L3	P16	Output	419
		Output enable	418
		Input	417
M3	P86	Output	416
		Output enable	415
		Input	414
K4	P15	Output	413
		Output enable	412
		Input	411
N4	P14	Output	410
		Output enable	409
		Input	408
L5	P13	Output	407
		Output enable	406
		Input	405
M4	P12	Output	404
		Output enable	403
		Input	402
L6	P56	Output	383
		Output enable	382
		Input	381
N7	P55	Output	380
		Output enable	379
		Input	378
K5	P54	Output	377
		Output enable	376
		Input	375
K6	P53	Output	368
		Output enable	367
		Input	366

Table 52.8 Boundary Scan Register 145-Pin TFLGA (3/8)

Pin No.	Pin Name	Input/Output	Bit Name
L7	P52	Output	365
		Output enable	364
		Input	363
K7	P51	Output	362
		Output enable	361
		Input	360
M7	P50	Output	359
		Output enable	358
		Input	357
L8	P83	Output	356
		Output enable	355
		Input	354
N9	PC7	Output	353
		Output enable	352
		Input	351
M8	PC6	Output	350
		Output enable	349
		Input	348
L9	PC5	Output	347
		Output enable	346
		Input	345
N10	P82	Output	344
		Output enable	343
		Input	342
M9	P81	Output	341
		Output enable	340
		Input	339
K9	P80	Output	338
		Output enable	337
		Input	336
L10	PC4	Output	335
		Output enable	334
		Input	333
N11	PC3	Output	332
		Output enable	331
		Input	330
M10	P77	Output	299
		Output enable	298
		Input	297
K10	P76	Output	296
		Output enable	295
		Input	294
L11	PC2	Output	293
		Output enable	292
		Input	291

Table 52.8 Boundary Scan Register 145-Pin TFLGA (4/8)

Pin No.	Pin Name	Input/Output	Bit Name
N12	P75	Output	290
		Output enable	289
		Input	288
N13	P74	Output	287
		Output enable	286
		Input	285
M12	PC1	Output	260
		Output enable	259
		Input	258
M11	PC0	Output	257
		Output enable	256
		Input	255
L12	P73	Output	254
		Output enable	253
		Input	252
K11	PB7	Output	251
		Output enable	250
		Input	249
K12	PB6	Output	242
		Output enable	241
		Input	240
K13	PB5	Output	239
		Output enable	238
		Input	237
J11	PB4	Output	236
		Output enable	235
		Input	234
J10	PB3	Output	233
		Output enable	232
		Input	231
J12	PB2	Output	230
		Output enable	229
		Input	228
J13	PB1	Output	227
		Output enable	226
		Input	225
H10	P72	Output	224
		Output enable	223
		Input	222
H11	P71	Output	221
		Output enable	220
		Input	219
H12	PB0	Output	218
		Output enable	217
		Input	216

Table 52.8 Boundary Scan Register 145-Pin TFLGA (5/8)

Pin No.	Pin Name	Input/Output	Bit Name
H13	PA7	Output	215
		Output enable	214
		Input	213
G11	PA6	Output	212
		Output enable	211
		Input	210
G10	PA5	Output	209
		Output enable	208
		Input	207
G13	PA4	Output	206
		Output enable	205
		Input	204
F10	PA3	Output	203
		Output enable	202
		Input	201
F13	PA2	Output	197
		Output enable	196
		Input	195
F12	PA1	Output	191
		Output enable	190
		Input	189
E10	PA0	Output	185
		Output enable	184
		Input	183
E13	P67	Output	179
		Output enable	178
		Input	177
E11	P66	Output	173
		Output enable	172
		Input	171
E12	P65	Output	167
		Output enable	166
		Input	165
D10	PE7	Output	164
		Output enable	163
		Input	162
D13	PE6	Output	161
		Output enable	160
		Input	159
C12	P70	Output	158
		Output enable	157
		Input	156
D12	PE5	Output	155
		Output enable	154
		Input	153

Table 52.8 Boundary Scan Register 145-Pin TFLGA (6/8)

Pin No.	Pin Name	Input/Output	Bit Name
B13	PE4	Output	152
		Output enable	151
		Input	150
A13	PE3	Output	149
		Output enable	148
		Input	147
B12	PE2	Output	122
		Output enable	121
		Input	120
A12	PE1	Output	119
		Output enable	118
		Input	117
C11	PE0	Output	116
		Output enable	115
		Input	114
D9	P64	Output	113
		Output enable	112
		Input	111
C10	P63	Output	110
		Output enable	109
		Input	108
A11	P62	Output	107
		Output enable	106
		Input	105
B11	P61	Output	104
		Output enable	103
		Input	102
D8	P60	Output	101
		Output enable	100
		Input	99
C9	PD7	Output	98
		Output enable	97
		Input	96
A9	PD6	Output	92
		Output enable	91
		Input	90
D7	PD5	Output	86
		Output enable	85
		Input	84
B9	PD4	Output	83
		Output enable	82
		Input	81
C8	PD3	Output	71
		Output enable	70
		Input	69

Table 52.8 Boundary Scan Register 145-Pin TFLGA (7/8)

Pin No.	Pin Name	Input/Output	Bit Name
A8	PD2	Output	65
		Output enable	64
		Input	63
C7	PD1	Output	59
		Output enable	58
		Input	57
B8	PD0	Output	53
		Output enable	52
		Input	51
D6	P93	Output	50
		Output enable	49
		Input	48
A7	P92	Output	47
		Output enable	46
		Input	45
B7	P91	Output	44
		Output enable	43
		Input	42
A6	P90	Output	41
		Output enable	40
		Input	39
B6	P47	Output	26
		Output enable	25
		Input	24
C5	P46	Output	23
		Output enable	22
		Input	21
A5	P45	Output	20
		Output enable	19
		Input	18
E5	P44	Output	17
		Output enable	16
		Input	15
B5	P43	Output	14
		Output enable	13
		Input	12
A4	P42	Output	11
		Output enable	10
		Input	9
C4	P41	Output	8
		Output enable	7
		Input	6
A3	P40	Output	5
		Output enable	4
		Input	3

Table 52.8 Boundary Scan Register 145-Pin TFLGA (8/8)

Pin No.	Pin Name	Input/Output	Bit Name
A2	P07	Output	2
		Output enable	1
		Input	0
To TDO			

52.3 Operations

The boundary scan functionality is valid when the RES# pin is driven high, the EMLE pin is driven low, and the BSCANP pin is driven high.

52.3.1 TAP Controller

Figure 52.2 shows the state transition diagram of the TAP controller.




Figure 52.2 State Transition Diagram of TAP Controller

52.3.2 List of Commands

(1) BYPASS [Instruction Code: 1111 1111b]

The BYPASS instruction is an instruction that drives the bypass register (JTBPR). This instruction shortens the shift path, facilitating the transfer of serial data to other LSIs on a printed-circuit board at higher speeds. While this instruction is being executed, the test circuit has no effect on the system circuits.
The bypass register (JTBPR) is connected between the TDI and TDO pins. Bypass operation is initiated from shift-DR operation. The TDO is low in the first clock cycle in the shift-DR state; in the subsequent clock cycles, the TDI signal is output on the TDO pin.

(2) EXTEST [Instruction Code: 0000 0000b]

The EXTEST instruction is used to test external circuits when this LSI is installed on the printed circuit board. If this instruction is executed, output pins are used to output test data (specified by the SAMPLE/PRELOAD instruction) from the boundary scan register to the print circuit board, and input pins are used to input test result.

(3) SAMPLE/PRELOAD [Instruction Code: 0100 0000b]

The SAMPLE/PRELOAD instruction is used to input data from the LSI internal circuits to the boundary scan register, output data from scan path, and reload the data to the scan path. While this instruction is executed, input signals are directly input to the LSI and output signals are also directly output to the external circuits. The LSI system circuit is not affected by this instruction.
In SAMPLE operation, the boundary scan register latches the snap shot of data transferred from input pins to internal circuit or data transferred from internal circuit to output pins. The latched data is read from the scan path. The scan register latches the snap data at the rising edge of the TCK in Capture-DR state. The scan register latches snap shot without affecting the LSI normal operation.
In PRELOAD operation, initial value is written from the scan path to the parallel output latch of the boundary scan register prior to the EXTEST instruction execution. If the EXTEST is executed without executing this PRELOAD operation, undefined values are output from the beginning to the end (transfer to the output latch) of the EXTEST sequence. (In EXTEST instruction, output parallel latches are output to the output pins.)

(4) IDCODE [Instruction Code: 0101 0101b]

When the IDCODE instruction is selected, IDCODE register value is output to the TDO in Shift-DR state of the TAP controller. In this case, IDCODE register value is output from the LSB. During this instruction execution, test circuit does not affect the system circuit. JTIR is initialized by the IDCODE instruction in Test-Logic-Reset state of the TAP controller.

(5) CLAMP [Instruction Code: 1101 0000b]

When the CLAMP instruction is selected, output pins output the boundary scan register value which was specified by the SAMPLE/PRELOAD instruction in advance. While the CLAMP instruction is selected, the status of boundary scan register is maintained regardless of the TAP controller state.
BYPASS is connected between TDI and TDO, the same operation as BYPASS instruction can be achieved.

(6) HIGHZ [Instruction Code: 1000 0000b]

When the HIGHZ instruction is selected, all output pins enter high-impedance state. While the HIGHZ instruction is selected, the status of boundary scan register is maintained regardless of the state of the TAP controller.
BYPASS is connected between TDI and TDO pins, leading to the same operation as when the BYPASS instruction has been selected.

52.4 Usage Notes

(1) Pin serial transfer, data are input or output in LSB order (refer to Figure 52.3).




Figure 52.3 Serial Data Input/Output

(2) Pins of the boundary scan (TCK, TDI, TMS, and TRST#) have to be pulled up by pull-up resistors.
However, handle the TRST# pin in the way described in the manual for the given on-chip emulator if an on-chip emulator is in use.
If the TRST# pin is pulled down but a boundary scan is to proceed, ensure that the TRST# pin is also controllable.

(3) Power supply pins (VCC, VCL, VSS, AVCC0, AVCC1, AVSS0, AVSS1, VCC_USB, VSS_USB) cannot be boundary-scanned.

(4) Analog reference pins (VREFH0, VREFL0, VBATT) cannot be boundary-scanned.

(5) Clock pins (EXTAL, XTAL, XCIN, and XCOUT) cannot be boundary-scanned.

(6) Reset signal (RES#) cannot be boundary-scanned.

(7) USB dedicated pins (USB0_DP, USB0_DM) cannot be boundary-scanned.

(8) The on-chip emulator enable pin (EMLE) cannot be boundary-scanned.

(9) The boundary-scan pin (BSCANP) cannot be boundary-scanned.

(10) The boundary-scan pins (TCK, TMS, TRST#, TDI, and TDO) cannot be boundary-scanned.

(11) The boundary-scan facility is not available when the chip is in the states below.

- Reset state
- Software standby or deep software standby

(12) For a pin that incorporates open-drain functionality and for which the open-drain function is enabled, if the boundary-scan function sets the corresponding bit in the output scan register and output enable register to 1, executing an EXTEST, CLAMP, or SAMPLE/PRELOAD instruction makes the pin output the high level rather than placing it in the high-impedance state.

(13) Be sure to satisfy the standards for the boundary scan function when multiplex ports are used. Figure 52.4 (1) shows the pin configuration of the multiplex port pins in combination with the RIIC pins (P12, P13, P16, P17, P20,

and P21). When the boundary scan function is used with pins P12, P13, P16, P17, P20, and P21 to be used as RIIC pins (SCL0[FM+], SCL2, SDA0[FM+], and SDA2), the conflict with open-drain output or sneak current might be generated.

(14) Figure 52.4 (2) shows the pin configuration of the pins P00 to P02, P40 to P47, P90 to P93, PD0 to PD7, and PE0 to PE7. When the boundary scan function is used with pins P00 to P02, P40 to P47, P90 to P93, PD0 to PD7, and PE0 to PE7 to be used as AD input pins (AN000 to AN007, ANEX0, ANEX1, and AN100 to AN120), the conflict with the AD input or sneak current might be generated.

(15) Figure 52.4 (3) shows the pin configuration of pins P03 and P05. When the boundary scan function is used with pins P03 and P05 to be used as DA output pins (DA0 and DA1), the conflict with the DA output or sneak current might be generated.

(16) The HIGHZ mode option of the MD pin is not available.




Figure 52.4 Pin Configuration

53. Trusted Secure IP (TSIP)

This MCU incorporates a Trusted Secure IP module to provide security functions. The module consists of an access management circuit, encryption engine, and random number generator. In combination with the Trusted Secure IP library, the Trusted Secure IP can prevent eavesdropping (confidentiality), falsification of information (integrity), and impersonation (authenticity).
Key information to be used in encrypting and decrypting data is only stored within the Trusted Secure IP, and any external access can be shut out to obtain a system with strong security.

53.1 Overview

Table 53.1 summarizes the specifications of the Trusted Secure IP. Figure 53.1 shows a block diagram of the Trusted Secure IP.

Table 53.1 Specifications of Trusted Secure IP (1/2)

Item	Description
Access control	Access management circuit • In case of irregular access to the Trusted Secure IP due to a falsified program or runaway execution of a program, this circuit blocks all subsequent access and stops the output of data from the Trusted Secure IP.
Encryption engine	AES: Compliant with NIST FIPS PUB 197 algorithm • Key sizes: 128, 192, or 256 bits • Block sizes: 128 bits • Block cipher mode of operation ECB, CBC, CTR: Compliant with NIST SP 800-38A CMAC: Compliant with NIST SP 800-38B CCM: Compliant with NIST SP 800-38C GCM: Compliant with NIST SP 800-38D XTS: Compliant with NIST SP 800-38E GCTR • Number of cycles for execution*1 ECB, CBC, CTR, CMAC, GCTR, XTS: 11 cycles of PCLKB for 128-bit keys, 13 cycles of PCLKB for 192-bit keys, 15 cycles of PCLKB for 256-bit keys CCM: 22 cycles of PCLKB for 128-bit keys, 26 cycles of PCLKB for 192-bit keys, 30 cycles of PCLKB for 256-bit keys AES-GCM • AES-GCM is realized by combining AES-GCTR and GHASH. RSA • Key sizes: Up to 2048 bits • Block sizes: Up to 2048 bits • Number of cycles for execution: Approximately 1,300,000 cycles of PCLKB when the CRT is used*1 TDES • Key sizes: 56 bits, 2 × 56 bits, or 3 × 56 bits • Block sizes: 64 bits • Block cipher mode of operation: ECB, CBC • Number of cycles for execution*1 16 cycles of PCLKB for 56-bit keys, 32 cycles of PCLKB for 2 × 56-bit keys, 48 cycles of PCLKB for 3 × 56-bit keys ARC4 • Key sizes: 2048 bits • Block sizes: 128 bits • Number of cycles for execution: 16 cycles of PCLKB*1 ECC • Key sizes: Up to 256 bits • Block sizes: 256 bits HASH Support for SHA1, SHA224/SHA256/MD5, GHASH • Block sizes: 512bits • Number of cycles for execution*1 SHA1: 80 cycles of PCLKB SHA224/SHA256/MD5: 64 cycles of PCLKB GHASH: 9 cycles of PCLKB

Table 53.1 Specifications of Trusted Secure IP (2/2)

Item	Description
Encryption engine	Key management • Keys are only valid within the Trusted Secure IP. • Only key generation information is output from the Trusted Secure IP. • Keys can be regenerated by the input of key generation information to the Trusted Secure IP. Endian • Big or little
Generation of random numbers	32-bit true random number generator • The Trusted Secure IP library can assemble 32-bit true random numbers to generate 128- or 256-bit true random numbers. • The generated 128-bit and 256-bit true random numbers are used as keys in encrypting and decrypting data.
Protection against illicit key copying	• An ID unique to the MCU (unique ID) is accessible from the access management circuit through the dedicated bus. • Combining the unique ID with the key generation information prevents the illicit copying of the key to another MCU.
Supervisor mode	• The supervisor mode signal is connected to the access management circuit and is used to limit control of the Trusted Secure IP module to supervisor mode only.
Interrupt sources	11
Low power consumption	Setting of the module stop state is possible.

Note 1. This does not include the overhead for calling functions of the Trusted Secure IP library.




Figure 53.1 Trusted Secure IP Block Diagram

53.2 Operation

53.2.1 Operating Modes and State Transitions

Figure 53.2 shows the state transitions of the Trusted Secure IP.
Use of the Trusted Secure IP security functions is only possible through use of the Trusted Secure IP library provided by Renesas Electronics, in accordance with the state transitions as shown in the figure below.
When irregular access to the Trusted Secure IP (access that violates the defined procedure) due to a falsified program or a program entering runaway execution, etc. is attempted, the access management circuit does not accept any subsequent access and stops the output of any data from the Trusted Secure IP.




Figure 53.2 Trusted Secure IP Operating Modes and State Transitions

Many of the security functions that the Trusted Secure IP offers are applicable only in the encryption engine active mode. The operations that can be performed in this mode are given below.

(1) Key Installation
(2) Encryption and decryption
(3) Key generation
(4) Random number generation

53.2.2 Encryption Engine

Figure 53.3 shows processes of the encryption engine integrated in the Trusted Secure IP.
The encryption engine, using the key generation information, performs plaintext to ciphertext encryption and ciphertext to plaintext decryption by hardware.
In no part of the encryption or decryption process, is key data or intermediate data ever exposed outside of the Trusted Secure IP.




Figure 53.3 Encryption and Decryption processes by Encryption Engine

53.2.3 Key Installation

The key installation is the operation that safely converts the user key to the key generation information and stores it in flash memory. The procedure for installing the key data are given below.

(1) The user uses the key (Key-2) used for encrypting the user key to encrypt the user key (Key-1) producing eKey-1.
(2) The user sends the encrypted user key (eKey-1) to the Trusted Secure IP over the serial interface.
(3) The key generation information of the Key-2 (Index-2) contained in the Trusted Secure IP library is used to recover the Key-2, which is then used to decrypt the user key.
(4) The user key is converted to user key generation information (Index-1) using the unique ID and a random number, and stored in flash memory.

The installation process and flow chart are given in Figure 53.4 and Figure 53.5, respectively.
Once the key data is installed, the user key generation information (Index-1) can then be used to perform encryption or decryption.




Figure 53.4 Key Installation Process




Figure 53.5 Key Installation Flow Chart

53.2.4 Encryption and Decryption

The procedures for encrypting and decrypting data are given below.

(1) Input the key generation information into the Trusted Secure IP, and recover the key data.
(2) Input the data to encrypt or decrypt into the Trusted Secure IP. This converts plaintext into ciphertext, and ciphertext into plaintext.
(3) Read the converted data.

The encryption engine has an input buffer and an output buffer, enabling encryption/decryption to proceed in parallel with data input/output.
Figure 53.6, Figure 53.7, and Figure 53.8 show the timing diagram, encryption flow, and decryption flow, respectively.




Figure 53.6 Encryption and Decryption Timing Diagram




Figure 53.7 Encryption Flow Chart




Figure 53.8 Decryption Flow Chart

53.2.5 Generating Key Generation Information (by Using Random Numbers)

Figure 53.9 shows the generating flow for the key generation information by using random numbers.




Figure 53.9 Key Generation Information Generating Flow Chart (Using Random Numbers)

53.2.6 Random Number Generation

Figure 53.10 shows the random number generation flow.




Figure 53.10 Random Number Generation Flow Chart

53.3 Interrupt

Table 53.2 lists the interrupt sources.
Trusted Secure IP library uses interrupts caused by these interrupt sources. Do not set the ICU.IERm.IENj bits corresponding to these interrupt sources to 0.

Table 53.2 Trusted Secure IP Interrupt Sources

Name	Interrupt Source
PROC_BUSY	Procedure completion interrupt
ROMOK	Falsification detection interrupt
LONG_PLG	Calculation completion interrupt
TEST_BUSY	Test busy
WRRDY0	Write ready 0
WRRDY1	Write ready 1
WRRDY4	Write ready 4
RDRDY0	Read ready 0
RDRDY1	Read ready 1
INTEGRATE_WRRDY	Integration write ready
INTEGRATE_RDRDY	Integration read ready

53.4 Usage Notes

53.4.1 Standby Mode

When standby mode is entered while the encryption engine is in processing, proper processing cannot be resumed after standby mode is exited. Standby mode should therefore be entered only after first entering Trusted Secure IP disabled mode or Trusted Secure IP enabled mode.

53.4.2 Setting the Module Stop Function

The module stop control register D (MSTPCRD) enables or disables operation of the Trusted Secure IP. After a reset, the Trusted Secure IP is stopped. After exiting the module stop state, the Trusted Secure IP can be accessed. Refer to section 11, Low Power Consumption for details.

53.4.3 Trusted Secure IP Library

Use of the Trusted Secure IP requires the Trusted Secure IP library provided by Renesas Electronics. Please contact our sales office for information regarding the Trusted Secure IP library.

54. 12-Bit A/D Converter (S12ADFa)

In this section, “PCLK” is used to refer to PCLKB.

54.1 Overview

This MCU incorporates two units of a 12-bit successive approximation A/D converter. Unit 0 for high-speed conversion can select analog input of up to 8 channels. Unit 1 for middle-speed conversion can select analog input of up to 21 channels, temperature sensor output, and internal reference voltage.

The 12-bit A/D converter converts analog input of up to 8 selected channels (unit 0) or up to 21 channels (unit 1), temperature sensor output, or internal reference voltage into a 12-bit digital value through successive approximation.

The A/D converter has three operating modes: single scan mode in which the analog inputs of eight arbitrarily selected channels (unit 0) and 21 channels (unit 1) are converted in ascending channel order; continuous scan mode in which the analog inputs of eight arbitrarily selected channels (unit 0) and 21 channels (unit 1) are continuously converted in ascending channel order; and group scan mode in which eight arbitrarily selected channels (unit 0) and 21 channels (unit 1) are arbitrarily divided into two groups (groups A and B) or three groups (groups A, B, and C) and converted in ascending channel order in each group.

In group scan mode, either two groups (groups A and B) or three groups (groups A, B, and C) is selected.

The conditions for scanning start of each group (A and B or A, B, and C) (synchronous trigger) can be independently selected, thus allowing A/D conversion of each group to be started independently.

During group priority operation, in addition to the above-mentioned operation, a trigger to start scanning for the priority group is accepted during scan for the low-priority group, and scan for the priority group is started after scan for the low-priority group was discontinued. The priority order is group A > group B > group C. Accordingly, as priority operation, when a trigger to start scanning for group B is accepted during scan for group C, group C scan is discontinued, and scan for group B is started. Likewise, when a trigger to start scanning for group A is accepted during scan for group C, group C scan is discontinued and scan for group A is started. In the same way, when a trigger to start scanning for group A is accepted during scan for group B, group B scan is discontinued and scan for group A is started.

The discontinued scan operation can be restarted after the scanning of the priority group is completed.

In double trigger mode, one analog input channel arbitrarily selected is converted in single scan mode or group scan mode (group A), and the resulting data of A/D conversion started by the first and second synchronous triggers are stored into different registers (duplication of A/D conversion data).

Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages internally generated in the 12-bit A/D converter is converted.

The temperature sensor output and internal reference voltage can be selected with analog input of the channels, and A/D conversion is performed in the order of the analog input of the channels, temperature sensor output, and internal reference voltage. A/D conversion of the extended analog input is independently performed.

The MCU incorporates the comparison function (with windows A and B). In addition, the value of A/D conversion and the reference value of the low side can be compared by a comparator.

Table 54.1 lists the specifications of the 12-bit A/D converter and Table 54.2 lists the functions of the 12-bit A/D converter. Figure 54.1 and Figure 54.2 show block diagrams of the 12-bit A/D converter.

Table 54.1 Specifications of 12-Bit A/D Converter (1/2)

Item	Description
Number of units	Two units (S12AD and S12AD1)
Input channels	Eight channels for S12AD and 21 channels for S12AD1 + 1 extension
Extended analog function	Temperature sensor output, internal reference voltage
A/D conversion method	Successive approximation method
Resolution	12 bits
Conversion time	0.48 µs per channel (12-bit conversion mode) 0.45 µs per channel (10-bit conversion mode) 0.42 µs per channel (8-bit conversion mode) (A/D conversion clock: when ADCLK operates at 60 MHz)
A/D conversion clock	Peripheral module clock PCLK*1 and A/D conversion clock ADCLK*1 can be set so that the frequency ratio should be one of the following. PCLK to ADCLK frequency ratio = 1:1, 2:1, 4:1, 8:1 ADCLK is set using the clock generation circuit.
Data registers	• 29 registers for analog input (eight for S12AD and 21 for S12AD1), 1 for A/D-converted data duplication in double trigger mode per unit, and 2 for A/D-converted data duplication during extended operation in double trigger mode per unit. • One register for temperature sensor (S12AD1) • One register for internal reference (S12AD1) • One register for self-diagnosis per unit • The results of A/D conversion are stored in 12-bit A/D data registers. • 8-, 10-, and 12-bit accuracy output for the results of A/D conversion • The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits*2 in the A/D data registers in A/D-converted value addition mode. • Double trigger mode (selectable in single scan and group scan modes): The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register. • Extended operation in double trigger mode (available for specific triggers): A/D-converted analog-input data on one selected channel is stored in the duplication register that is prepared for each type of trigger.
Operating modes	Operating modes can be set independently for two units. • Single scan mode: A/D conversion is performed only once on the analog inputs arbitrarily selected. A/D conversion is performed only once on the temperature sensor output (S12AD1). A/D conversion is performed only once on the internal reference voltage (S12AD1). A/D conversion is performed only once on the extended analog input (S12AD1). • Continuous scan mode: A/D conversion is performed repeatedly on the analog input, temperature sensor output (S12AD1), and internal reference voltage (S12AD1) of the arbitrarily selected channel. A/D conversion is performed repeatedly on the extended analog input (S12AD1). • Group scan mode: Two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used. Only the combination of groups A and B can be selected when the number of the groups is two. Analog inputs, temperature sensor output (S12AD1), and internal reference voltage (S12AD1) that are arbitrarily selected are divided into two groups (group A and B) or three groups (group A, B, and C), and A/D conversion of the analog input selected on a group basis is performed only once. The conditions for scanning start of groups A, B, and C (synchronous trigger) can be independently selected, thus allowing A/D conversion of each group to be started independently. • Group scan mode (when group priority control selected): If a priority-group trigger is input during scanning of the low-priority group, scan of the low-priority group is stopped and scan of the priority group is started. The priority order is group A (highest) > group B > group C (lowest). Whether or not to restart scanning of the low-priority group after processing for the high-priority group completes, is selectable. Rescan can also be set to start either from the beginning of the selected channel or the channel on which A/D conversion is not completed.

Table 54.1 Specifications of 12-Bit A/D Converter (2/2)

Item	Description
Conditions for A/D conversion start	• Software trigger • Synchronous trigger Trigger by the multi-function timer pulse unit (MTU), 8-bit timer (TMR), 16-bit timer pulse unit (TPU), or event link controller (ELC). • Asynchronous trigger A/D conversion can be triggered by the external trigger ADTRG0# (S12AD) or ADTRG1# (S12AD1) pin (independently for two units).
Functions	• Channel-dedicated sample-and-hold function (three channels for S12AD only) • Variable sampling state count (settable for each channel) • Self-diagnosis of 12-bit A/D converter • Selectable A/D-converted value addition mode or average mode • Analog input disconnection detection assist function (discharge function/precharge function) • Double trigger mode (duplication of A/D conversion data) • 12-/10-/8-bit conversion switching • Automatic clear function of A/D data registers • Extended analog input • Comparison function (windows A and B)
Interrupt sources	• In the modes except double trigger mode and group scan mode, a scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of single scan (independently for two units). • In double trigger mode, a scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of double scan (independently for two units). • In group scan mode, a scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of group A scan, whereas a scan end interrupt request (S12GBADI or S12GBADI1) for group B can be generated on completion of group B scan, and a group C scan end interrupt request (S12GCADI or S12GCADI1) can be generated on completion of group C scan. • When double trigger mode is selected in group scan mode, an A/D scan end interrupt request (S12ADI or S12ADI1) can be generated on completion of double scan of group A, and the corresponding scan end interrupt request (S12GBADI/S12GCADI or S12GBADI1/S12GCADI1) can be generated on completion of group B and group C scan. • A compare interrupt request (S12CMPAI, S12CMPAI1, S12CMPBI, or S12CMPBI1) can be generated upon a match with the comparison condition for the digital compare function. • The S12ADI/S12ADI1, S12GBADI/S12GBADI1, and S12GCADI/S12GCADI1 interrupts can activate the DMA controller (DMAC) and data transfer controller (DTC).
Event link	• An ELC event is generated upon completion of all scans • Able to start scanning by a trigger from the ELC
Low power consumption function	• Module stop state can be set.*3, *4

Note 1. The frequency of PCLK, the peripheral module clock, becomes that set in the SCKCR.PCKB[3:0] bits, and that of ADCLK, the A/D conversion clock, becomes the frequency set in the SCKCR.PCKC[3:0] bits for unit 0 (S12AD), and that set in the SCKCR.PCKD[3:0] bits for unit 1 (S12AD1).
Note 2. The number of extended bits during addition differs depending on the addition count.
2-bit extension: 1-time to 4-time conversion (add zero to three times)
4-bit extension: 16-time conversion (add 15 times)
Note 3. See section 11, Low Power Consumption for details.
Note 4. Wait for 1 µs or longer to start A/D conversion after release from the module stop state.

Table 54.2 Functions of 12-Bit A/D Converter

Item			Pin Name, Abbreviation	
			Unit 0 (S12AD)	Unit 1 (S12AD1)
Analog input channels			AN000 to AN007	AN100 to AN120, internal reference voltage, temperature sensor output, extended input
Conditions for A/D conversion start	Software	Software trigger	Enabled	
	Asynchronous trigger	Trigger input pin	ADTRG0#	ADTRG1#
	Synchronous trigger	Compare match/input capture from MTU0.TGRA	TRGA0N	
		Compare match/input capture from MTU1.TGRA	TRGA1N	
		Compare match/input capture from MTU2.TGRA	TRGA2N	
		Compare match/input capture from MTU3.TGRA	TRGA3N	
		Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	TRGA4N	
		Compare match/input capture from MTU6.TGRA	TRGA6N	
		Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	TRGA7N	
		Compare match from MTU0.TGRE	TRG0N	
		Compare match between MTU4.TADCORA and MTU4.TCNT	TRG4AN	
		Compare match between MTU4.TADCORB and MTU4.TCNT	TRG4BN	
		Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	TRG4AN or TRG4BN	
		Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	TRG4ABN	
		Compare match between MTU7.TADCORA and MTU7.TCNT	TRG7AN	
		Compare match between MTU7.TADCORB and MTU7.TCNT	TRG7BN	
		Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	TRG7AN or TRG7BN	
		Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	TRG7ABN	
		Compare match between TMR0.TCORA and TMR0.TCNT	TMTRG0AN_0	
		Compare match between TMR2.TCORA and TMR2.TCNT	TMTRG0AN_1	
		Compare match/input capture from TPU0.TGRA or compare match/input capture from TPU1.TGRA or compare match/input capture from TPU2.TGRA or compare match/input capture from TPU3.TGRA or compare match/input capture from TPU4.TGRA	TPTRGAN	
		Compare match/input capture from TPU0.TGRA0	TPTRG0AN	
		ELC trigger	ELCTRG00N, ELCTRG01N, ELCTRG00N or ELCTRG01N	ELCTRG10N, ELCTRG11N, ELCTRG10N or ELCTRG11N
Channel-dedicated sample-and-hold function		Target channels	AN000 to AN002	—
Interrupts			S12ADI, S12GBADI, S12GCADI, S12CMPAI, S12CMPBI interrupt	S12ADI1, S12GBADI1, S12GCADI1, S12CMPAI1, S12CMPBI1 interrupt
Setting of module stop function*1, *2			MSTPCRA.MSTPA17 bit	MSTPCRA.MSTPA16 bit

Note: When setting an A/D conversion start trigger to ADTRG0# or ADTRG1#, set the pin mode control bit in the port mode register for the corresponding pin to 1 (peripheral functions), and set the pin function select bit in the pin function control register to ADTRG0# or ADTRG1#. See section 22, I/O Ports for details.

Note 1. See section 11, Low Power Consumption for details.

Note 2. Wait for 1 µs or longer to start A/D conversion after release from the module stop state.




Figure 54.1 Block Diagram of 12-Bit A/D Converter (Unit 0)




Figure 54.2 Block Diagram of 12-Bit A/D Converter (Unit 1)

Table 54.3 lists the input/output pins of the 12-bit A/D converter.

The 12-bit A/D converter consists of two units, unit 0 (S12AD) and unit 1 (S12AD1). These units can be operated independently. The input channels of S12AD and S12AD1 can be divided into three groups for operation.

Table 54.3 Input/Output Pins of 12-Bit A/D Converter

Unit	Pin Name	I/O	Function
Unit 0 (S12AD)	AVCC0	—	Analog block power supply pin
	AVSS0	—	Analog block ground pin
	VREFH0	Input	Reference power supply pin
	VREFL0	Input	Reference power supply ground pin
	AN000 to AN007	Input	Analog input pins
	ADTRG0#	Input	External trigger input pin for starting A/D conversion
Unit 1 (S12AD1)	AVCC1	—	Multiplexed analog block power supply and reference power supply pin functions
	AVSS1	—	Multiplexed analog block ground and reference power supply ground pin functions
	AN100 to AN120	Input	Analog input pins
	ANEX0	Output	Extended analog output pin
	ANEX1	Input	Extended analog input pin
	ADTRG1#	Input	External trigger input pin for starting A/D conversion

54.2 Register Descriptions

54.2.1 A/D Data Registers y (ADDRy) (y = 0 to 20), A/D Data Duplication Register (ADDBLDR), A/D Data Duplication Register A (ADDBLDRA), A/D Data Duplication Register B (ADDBLDRB), A/D Temperature Sensor Data Register (ADTSDR), A/D Internal Reference Voltage Data Register (ADOCDR)

Address(es): S12AD.ADDR0 0008 9020h, S12AD.ADDR1 0008 9022h, S12AD.ADDR2 0008 9024h, S12AD.ADDR3 0008 9026h, S12AD.ADDR4 0008 9028h, S12AD.ADDR5 0008 902Ah, S12AD.ADDR6 0008 902Ch, S12AD.ADDR7 0008 902Eh, S12AD.ADDBLDR 0008 9018h, S12AD.ADDBLDRA 0008 9084h, S12AD.ADDBLDRB 0008 9086h, S12AD1.ADDR0 0008 9120h, S12AD1.ADDR1 0008 9122h, S12AD1.ADDR2 0008 9124h, S12AD1.ADDR3 0008 9126h, S12AD1.ADDR4 0008 9128h, S12AD1.ADDR5 0008 912Ah, S12AD1.ADDR6 0008 912Ch, S12AD1.ADDR7 0008 912Eh, S12AD1.ADDR8 0008 9130h, S12AD1.ADDR9 0008 9132h, S12AD1.ADDR10 0008 9134h, S12AD1.ADDR11 0008 9136h, S12AD1.ADDR12 0008 9138h, S12AD1.ADDR13 0008 913Ah, S12AD1.ADDR14 0008 913Ch, S12AD1.ADDR15 0008 913Eh, S12AD1.ADDR16 0008 9140h, S12AD1.ADDR17 0008 9142h, S12AD1.ADDR18 0008 9144h, S12AD1.ADDR19 0008 9146h, S12AD1.ADDR20 0008 9148h, S12AD1.ADDBLDR 0008 9118h, S12AD1.ADDBLDRA 0008 9184h, S12AD1.ADDBLDRB 0008 9186h, S12AD1.ADTSDR 0008 911Ah, S12AD1.ADOCDR 0008 911Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The ADDRy registers (y = 0 to 7 for S12AD; y = 0 to 20 for S12AD1) are 16-bit read-only registers which store the A/D conversion results.
The ADDBLDR register is a 16-bit read-only register used in double trigger mode. The ADDBLDR register stores the results of A/D conversion when the conversion is started by the second trigger.
The ADDBLDRA and ADDBLDRB registers are 16-bit read-only registers that store the A/D conversion results in response to the respective triggers during extended operation in double trigger mode.
The ADTSDR register is a 16-bit read-only register that stores the A/D converted value of the temperature sensor output.
The ADOCDR register is a 16-bit read-only register that stores the A/D conversion results of the internal reference voltage.
The format of each register differs depending on the conditions below.

- Settings of the A/D data register format select bit (ADCER.ADRFMT) (flush-right or flush-left)
- Settings of the A/D data register bit resolution setting bits (ADCER.ADPRC[1:0]) (12-, 10-, or 8-bit)
- Settings of the addition count select bits (ADADC.ADC[2:0]) (2-, 3-, 4-, or 16-time conversion)
- Settings of the average mode enable bit (ADADC.AVEE) (add or average)

The data formats for each given condition are shown below.

(1) When A/D-Converted Value Addition/Average Mode is Not Selected

- Flush-right format with setting of 12-bit resolution
  The A/D-converted value is stored in bits 11 to 0. Bits 15 to 12 are read as 0.
- Flush-right format with setting of 10-bit resolution
  The A/D-converted value is stored in bits 9 to 0. Bits 15 to 10 are read as 0.
- Flush-right format with setting of 8-bit resolution
  The A/D-converted value is stored in bits 7 to 0. Bits 15 to 8 are read as 0.
- Flush-left format with setting of 12-bit resolution
  The A/D-converted value is stored in bits 15 to 4. Bits 3 to 0 are read as 0.
- Flush-left format with setting of 10-bit resolution

The A/D-converted value is stored in bits 15 to 6. Bits 5 to 0 are read as 0.

- Flush-left format with setting of 8-bit resolution
  The A/D-converted value is stored in bits 15 to 8. Bits 7 to 0 are read as 0.

(2) When A/D-Converted Average Mode is Selected

- Flush-right format with setting of 12-bit resolution
  The mean value of the A/D-converted results of the same channel is stored in bits 11 to 0.
  Bits 15 to 12 are read as 0.
- Flush-right format with setting of 10-bit resolution
  The mean value of the A/D-converted results of the same channel is stored in bits 9 to 0.
  Bits 15 to 10 are read as 0.
- Flush-right format with setting of 8-bit resolution
  The mean value of the A/D-converted results of the same channel is stored in bits 7 to 0.
  Bits 15 to 8 are read as 0.
- Flush-left format with setting of 12-bit resolution
  The mean value of the A/D-converted results of the same channel is stored in bits 15 to 4.
  Bits 3 to 0 are read as 0.
- Flush-left format with setting of 10-bit resolution
  The mean value of the A/D-converted results of the same channel is stored in bits 15 to 6.
  Bits 5 to 0 are read as 0.
- Flush-left format with setting of 8-bit resolution
  The mean value of the A/D-converted results of the same channel is stored in bits 15 to 8.
  Bits 7 to 0 are read as 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D-Converted Value Addition Mode is Selected

- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 13 to 0.
  Bits 15 and 14 are read as 0.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 11 to 0.
  Bits 15 to 12 are read as 0.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 9 to 0.
  Bits 15 to 10 are read as 0.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 15 to 0.
  When the 16-time conversion is selected, setting with 10- or 8-bit resolution is prohibited.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 15 to 2.
  Bits 1 and 0 are read as 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 15 to 4.

Bits 3 to 0 are read as 0.

- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 15 to 6.
  Bits 5 to 0 are read as 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The value added by the A/D-converted value of the same channel is stored in bits 15 to 0.
  When the 16-time conversion is selected, setting with 10- or 8-bit resolution is prohibited.

When A/D-converted addition mode is selected, the value added by the A/D-converted value of the same channel is indicated. The number of A/D conversions can be set to 1, 2, 3, 4, or 16 times. If A/D-converted addition mode is selected, when the conversion count is set to 1 to 4 times, the value added by the A/D conversion result is retained in the A/D data register as 2-bit extended data of the conversion accuracy bits; when the conversion count is set to 16 times, the value added by the A/D conversion result is retained in the A/D data register as 4-bit extended data of the conversion accuracy bits. Even if A/D-converted value addition mode is selected, the value is stored in the A/D data register according to the settings of the A/D data register format select bits. When the 16-time conversion is selected, setting with 10- or 8-bit resolution is prohibited.

54.2.2 A/D Self-Diagnosis Data Register (ADRD)

Address(es): S12AD.ADRD 0008 901Eh, S12AD1.ADRD 0008 911Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

ADRD is a 16-bit read-only register that stores the A/D conversion results based on the 12-bit A/D converter's self-diagnosis. In addition to the A/D-converted value, the self-diagnosis status is included in. In the ADRD register, the different formats are used depending on the conditions below.

- Settings of the A/D data register format select bit (ADCER.ADRFMT) (flush-right or flush-left)
- Settings of the A/D data register bit resolution setting bits (ADCER.ADPRC[1:0]) (12-, 10-, or 8-bit)

The A/D-converted value addition mode and A/D-converted value average mode cannot be applied to the A/D self-diagnosis function. For details of self-diagnosis, see section 54.2.13, A/D Control Extended Register (ADCER).

The data formats for each given condition are shown below.

- Flush-right format with setting of 12-bit resolution
  The A/D-converted value is stored in bits 11 to 0. The self-diagnosis status is stored in bits 15 and 14.
  Bits 13 and 12 are read as 0.
- Flush-right format with setting of 10-bit resolution
  The A/D-converted value is stored in bits 9 to 0. The self-diagnosis status is stored in bits 15 and 14.
  Bits 13 to 10 are read as 0.
- Flush-right format with setting of 8-bit resolution
  The A/D-converted value is stored in bits 7 to 0. The self-diagnosis status is stored in bits 15 and 14.
  Bits 13 to 8 are read as 0.
- Flush-left format with setting of 12-bit resolution
  The A/D-converted value is stored in bits 15 to 4. The self-diagnosis status is stored in bits 1 and 0.
  Bits 3 and 2 are read as 0.
- Flush-left format with setting of 10-bit resolution
  The A/D-converted value is stored in bits 15 to 6. The self-diagnosis status is stored in bits 1 and 0.
  Bits 5 to 2 are read as 0.
- Flush-left format with setting of 8-bit resolution
  The A/D-converted value is stored in bits 15 to 8. The self-diagnosis status is stored in bits 1 and 0.
  Bits 7 to 2 are read as 0.

Table 54.4 Self-Diagnosis Status Description

Bits 15 and 14 for flush-right format setting Bits 1 and 0 for flush-left format setting	Self-diagnosis status
00b	Self-diagnosis has never been executed since power-on.
01b	Self-diagnosis using the voltage of 0 V has been executed.
10b	Self-diagnosis using the voltage of reference power supply × 1/2 has been executed.
11b	Self-diagnosis using the voltage of reference power supply has been executed.

Note: For details of self-diagnosis, see section 54.2.13, A/D Control Extended Register (ADCER).

54.2.3 A/D Control Register (ADCSR)

Address(es): S12AD.ADCSR 0008 9000h, S12AD1.ADCSR 0008 9100h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ADST	ADCS[1:0]		ADIE	—	—	TRGE	EXTRG	DBLE	GBADIE	—	DBLANS[4:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	DBLANS[4:0]	Double Trigger Channel Select	These bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected.	R/W
b5	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b6	GBADIE	Group B Scan End Interrupt Enable	0: Disables interrupt generation upon group B scan completion. 1: Enables interrupt generation upon group B scan completion.	R/W
b7	DBLE	Double Trigger Mode Select	0: Deselects double trigger mode. 1: Selects double trigger mode.	R/W
b8	EXTRG	Trigger Select*1	0: A/D conversion is started by synchronous trigger. 1: A/D conversion is started by asynchronous trigger.	R/W
b9	TRGE	Trigger Start Enable	0: Disables A/D conversion to be started by synchronous or asynchronous trigger. 1: Enables A/D conversion to be started by synchronous or asynchronous trigger.	R/W
b11, b10	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b12	ADIE	Scan End Interrupt Enable	0: Disables interrupt generation upon scan completion. 1: Enables interrupt generation upon scan completion.	R/W
b14, b13	ADCS[1:0]	Scan Mode Select	b14 b13 0 0: Single scan mode 0 1: Group scan mode 1 0: Continuous scan mode 1 1: Setting prohibited	R/W
b15	ADST	A/D Conversion Start	0: Stops A/D conversion process. 1: Starts A/D conversion process.	R/W

Note 1. Starting A/D conversion using an external pin (asynchronous trigger)
Set the ADCSR.TRGE and EXTRG bits to 1 while a high-level signal is input to the external pin (ADTRG0# or ADTRG1#). Then, if the ADTRG0# or ADTRG1# signal is changed to low, the falling edge is detected and the scan process is started. In this case, the pulse width of the low-level input must be at least 1.5 clock cycles of PCLK.
The relationship between each unit and the external pin (asynchronous trigger) is shown below.

Unit	External pin (asynchronous trigger)
S12AD	ADTRG0#
S12AD1	ADTRG1#

ADCSR sets double trigger mode, A/D conversion start trigger; enables/disables scan end interrupt; selects the scan mode; and starts or stops A/D conversion.

DBLANS[4:0] Bits (Double Trigger Channel Select)

The DBLANS[4:0] bits select one of the channels for A/D conversion data duplication in double trigger mode. The A/D conversion results of the analog input of the channel selected by the DBLANS[4:0] bits are stored into the A/D data register y when conversion is started by the first trigger, and into the A/D data duplication register when started by the second trigger. Table 54.5 shows selection of the channel for double triggered operation.
When double trigger mode is selected, the channels selected by the ADANSA0 and ADANSA1 registers are invalid, and the channel selected by the DBLANS[4:0] bits is subjected to A/D conversion instead.
When double trigger mode is selected in group scan mode, double trigger mode operation is performed for group A only

and not performed for group B or C. Also, in double trigger mode, the analog inputs of multiple channels, temperature sensor outputs, or internal reference voltage cannot be selected for group A, but can be selected for groups B and C.
The DBLANS[4:0] bits should be set while the ADST bit is 0. They should not be set simultaneously when 1 is written to the ADST bit.

Table 54.5 Relationship between DBLANS[4:0] Bits Settings and Double Trigger Enabled Channels

S12AD (Unit 0)		S12AD1 (Unit 1)					
DBLANS[4:0]	Duplication Channel	DBLANS[4:0]	Duplication Channel	DBLANS[4:0]	Duplication Channel	DBLANS[4:0]	Duplication Channel
00000b	AN000	00000b	AN100	01000b	AN108	10000b	AN116
00001b	AN001	00001b	AN101	01001b	AN109	10001b	AN117
00010b	AN002	00010b	AN102	01010b	AN110	10010b	AN118
00011b	AN003	00011b	AN103	01011b	AN111	10011b	AN119
00100b	AN004	00100b	AN104	01100b	AN112	10100b	AN120
00101b	AN005	00101b	AN105	01101b	AN113		
00110b	AN006	00110b	AN106	01110b	AN114		
00111b	AN007	00111b	AN107	01111b	AN115		

Note: Duplication cannot be selected for the A/D conversion data of self-diagnosis, temperature sensor output, and internal reference voltage.

GBADIE Bit (Group B Scan End Interrupt Enable)

The GBADIE bit enables or disables group B scan end interrupt in group scan mode.
A scan end interrupt for group B is provided individually for each unit. Table 54.6 shows the relationship between each unit and the scan end interrupt for group B.

Table 54.6 Relationship between Each Unit and Group B Scan End Interrupt

Unit	Group B Scan End Interrupt
S12AD	S12GBADI
S12AD1	S12GBADI1

DBLE Bit (Double Trigger Mode Select)

Double trigger mode has a function to store the resulting data of A/D conversion started by the first and second synchronous triggers into separate registers.
When double trigger mode is selected, the channels specified in the ADANSA0 and ADANSA1 registers are invalid and the channel selected by the DBLANS[4:0] bits is effective instead. Double trigger mode can be only operated by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits. Do not generate an asynchronous or software trigger.
The A/D conversion results started by the first trigger are stored into the A/D data register y and those started by the second trigger are stored into the A/D data duplication register. In this case, if the ADIE bit is set to 1, the interrupt is generated not upon completion of the first conversion but upon completion of the second conversion.
In continuous scan mode, double trigger mode should not be selected. In addition, double trigger mode should not be used for self-diagnosis, or conversion of the temperature sensor output and internal reference voltage. When using double trigger mode in group scan mode, A/D conversion of the internal reference voltage should not be selected for group A.
The DBLE bit should be set after the ADST bit has been set to 0.

EXTRG Bit (Trigger Select)

The EXTRG bit selects the synchronous trigger or the asynchronous trigger as the trigger for starting A/D conversion. In group scan mode, the setting of this bit is valid for the selected trigger of group A.
For groups B and C, A/D conversion is started by the selected synchronous trigger regardless of this bit setting.

TRGE Bit (Trigger Start Enable)

The TRGE bit enables or disables A/D conversion by the synchronous trigger and the asynchronous trigger.
This bit should be set to 1 in group scan mode.

ADIE Bit (Scan End Interrupt Enable)

The ADIE bit enables or disables the A/D scan end interrupt (S12ADI) in scans except for groups B and C scan in group scan mode.
With double trigger mode deselected, the A/D scan conversion end is generated after the first scan is completed if the ADIE bit is set to 1.
When the extended analog input is selected also, if the ADIE bit is set to 1 when A/D conversion is completed, an A/D scan conversion end interrupt is generated.
With double trigger mode selected, the A/D scan conversion end is generated after the second scan is completed if the ADIE bit is set to 1 as long as the scan is started by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits.
When scan is started by a software trigger, even with double trigger mode selected, the A/D scan conversion end interrupt is generated if the ADIE bit is set to 1 when the scan is completed. The A/D scan conversion end interrupt is provided individually for each unit. Table 54.7 shows the relationship between each unit and the A/D scan conversion end interrupt.

Table 54.7 Relationship between Each Unit and A/D scan conversion end Interrupt

Unit	A/D scan conversion end interrupt
S12AD	S12ADI
S12AD1	S12ADI1

ADCS[1:0] Bits (Scan Mode Select)

The ADCS[1:0] bits select the scan mode.
In single scan mode, A/D conversion is performed for the analog inputs selected with the ADANSA0 and ADANSA1 registers in the ascending order of the channel number, and when one cycle of A/D conversion is completed for all the selected channels, the scan conversion is stopped.*1
In continuous scan mode, while the ADCSR.ADST bit is 1, A/D conversion is performed for the analog inputs selected with the ADANSA0 and ADANSA1 registers in the ascending order of the channel number, and when one cycle of A/D conversion is completed for all the selected channels, A/D conversion is repeated from the first channel. If the ADCSR.ADST bit is set to 0 during continuous scan, A/D conversion is stopped even if scanning is in progress.*1
In group scan mode, A/D conversion is performed for the analog inputs (group A) selected with the ADANSA0 and ADANSA1 registers in the ascending order of the channel number after scanning is started by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits, and when one cycle of A/D conversion is completed for all the selected channels, A/D conversion is stopped.*1 A/D conversion is also performed for the analog inputs (group B or C) selected with the ADANSB0 and ADANSB1 registers and the ADANSC0 and ADANSC1 registers in the ascending order of the channel number after A/D conversion is started by the synchronous trigger selected by the ADSTRGR.TRSB[5:0] bits and ADGCTRGR.TRSC[5:0] bits, and when A/D conversion is completed for all the selected channels, A/D conversion is stopped.*1
When selecting group scan mode, different channels and triggers should be selected for groups A, B, and C.
When using two groups while group scan mode is set, use groups A and B (ADGCTRGR.GRCE bit = 0). When using three groups, use groups A, B, and C (ADGCTRGR.GRCE bit = 1).
When selecting the extended analog input, select single scan mode or sequence scan mode.
The ADCS[1:0] bits should be set while the ADST bit is 0. They should not be set simultaneously when 1 is written to the ADST bit.

Note 1. When the temperature sensor output or internal reference voltage is selected, after A/D conversion of the analog input, A/D conversion is performed on the temperature sensor output and internal reference voltage in this order.

Table 54.8 Selection of Scan Mode, Double Trigger Mode, and Targets for A/D Conversion

Scan Mode Setup	Double Trigger Mode Setting	Targets for A/D Conversion					
		Self-diagnosis	Analogue Input (Including Group A)	Analogue Input (Group B and Group C)	Temperature Sensor Output	Internal Reference Voltage	Extended Analog Input
Single scan	DBLE = 0	✓	✓	×	✓	✓	✓
	DBLE = 1	×	✓ (1 channel only)	×	×	×	×
Sequence scan	DBLE = 0	✓	✓	×	✓	✓	✓
	DBLE = 1	×	×	×	×	×	×
Group scan	DBLE = 0	✓	✓	✓	✓	✓	×
	DBLE = 1	×	✓ (1 channel only)	✓	✓ (Group B and Group C)	✓ (Group B and Group C)	×

✓: Selectable, ×: Not selectable

Note: When selecting the extended analog input, deselect other targets for A/D conversion.

ADST Bit (A/D Conversion Start)

The ADST bit starts or stops A/D conversion process.

Before the ADST bit is set to 1, set the A/D conversion clock, the conversion mode, and conversion target analog input.

[Setting conditions]

- 1 is written by software.
- The synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits is detected with ADCSR.EXTRG and ADCSR.TRGE bits being set to 0 and 1, respectively.
- The synchronous trigger selected by the ADSTRGR.TRSB[5:0] bits is detected with the ADCSR.TRGE bit being set to 1 in group scan mode.
- The asynchronous trigger is detected with the ADCSR.TRGE and ADCSR.EXTRG bits being set to 1 and the ADSTRGR.TRSA[5:0] bits being set to 000000b.
- With group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), a group B or C trigger is detected and A/D conversion of group B or C is started.
- With group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the ADGSPCR.GBRSCN bit is set to 1 and A/D conversion of group B or C is restarted.
- With group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the ADGSPCR.GBRP bit is set to 1 and A/D conversion of the lowest-priority group is started.

[Clearing conditions]

- 0 is written by software.
- The A/D conversion of all the selected channels, temperature sensor output, or the internal reference voltage (for S12AD1 only) is completed in single scan mode.
- A/D conversion of extended analog inputs is completed in single scan mode.
- Group A scan is completed in group scan mode.
- Group B scan is completed in group scan mode.
- Group C scan is completed in group scan mode.
- With group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the ADGSPCR.GBRSCN bit is set to 1 and the scanning of the low-priority group started by a trigger is stopped.

Note: When group priority control operation mode has been enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), do not set the ADST bit to 1.

Note: When group priority control operation mode has been enabled (ADCSR.ADCS[1:0] bits = 01b and

ADGSPCR.PGS bit = 1) and ADGSPCR.GBRP = 1, do not set the ADST bit to 0. When forcibly terminating A/D conversion, follow the procedure for clearing the ADST bit.

Note: When the single-scan continuous function is used (ADGSPCR.GBRP bit = 1) with group priority control operation mode enabled (ADCSR.ADCS[1:0] bits = 01b and ADGSPCR.PGS bit = 1), the ADST bit remains as 1.

54.2.4 A/D Channel Select Register A0 (ADANSA0)

(1) S12AD.ADANSA0

Address(es): 0008 9004h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ANSA007	ANSA006	ANSA005	ANSA004	ANSA003	ANSA002	ANSA001	ANSA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSA000	A/D Conversion Channel Select	0: AN000 to AN007 are not subjected to conversion. 1: AN000 to AN007 are subjected to conversion.	R/W
b1	ANSA001			R/W
b2	ANSA002			R/W
b3	ANSA003			R/W
b4	ANSA004			R/W
b5	ANSA005			R/W
b6	ANSA006			R/W
b7	ANSA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD.ADANSA0 selects analog input channels for A/D conversion from among AN000 to AN007. In group scan mode, this register selects group A channels.

ANSA0n Bit (n = 00 to 07) (A/D Conversion Channel Select)

The ANSA0n bit select analog input channels for A/D conversion from among AN000 to AN007. The channels to be selected and the number of channels can be arbitrarily set. The ANSA000 bit corresponds to AN000 and the ANSA007 bit corresponds to AN007.

When double trigger mode is selected, the channel selected by S12AD.ADCSR.DBLANS[4:0] bits is selected in group A, and the ANSA0n bit setting is invalid.

The ANSA0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADANSA0

Address(es): 0008 9104h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ANSA015	ANSA014	ANSA013	ANSA012	ANSA011	ANSA010	ANSA009	ANSA008	ANSA007	ANSA006	ANSA005	ANSA004	ANSA003	ANSA002	ANSA001	ANSA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSA000	A/D Conversion Channel Select	0: AN100 to AN115 are not subjected to conversion. 1: AN100 to AN115 are subjected to conversion.	R/W
b1	ANSA001			R/W
b2	ANSA002			R/W
b3	ANSA003			R/W
b4	ANSA004			R/W
b5	ANSA005			R/W
b6	ANSA006			R/W
b7	ANSA007			R/W
b8	ANSA008			R/W
b9	ANSA009			R/W
b10	ANSA010			R/W
b11	ANSA011			R/W
b12	ANSA012			R/W
b13	ANSA013			R/W
b14	ANSA014			R/W
b15	ANSA015			R/W

S12AD1.ADANSA0 selects analog input channels for A/D conversion from among AN100 to AN115. In group scan mode, this register selects group A channels.

ANSA0n Bit (n = 00 to 15) (A/D Conversion Channel Select)

The ANSA0n bit select analog input channels for A/D conversion from among AN100 to AN115. The channels to be selected and the number of channels can be arbitrarily set. The ANSA000 bit corresponds to AN100 and the ANSA015 bit corresponds to AN115.

When double trigger mode is selected, the channel selected by the S12AD1.ADCSR.DBLANS[4:0] bits is selected in group A, and the ANSA0n bit setting is invalid.

The ANSA0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

54.2.5 A/D Channel Select Register A1 (ADANSA1)

(1) S12AD1.ADANSA1

Address(es): 0008 9106h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	ANSA104	ANSA103	ANSA102	ANSA101	ANSA100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSA100	A/D Conversion Channel Select	0: AN116 to AN120 are not subjected to conversion. 1: AN116 to AN120 are subjected to conversion.	R/W
b1	ANSA101			R/W
b2	ANSA102			R/W
b3	ANSA103			R/W
b4	ANSA104			R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD.ADANSA1 selects an analog input channel AN116 to AN120 for A/D conversion. In group scan mode, group A channels are to be selected.

ANSA1n Bit (n = 00 to 04) (A/D Conversion Channel Select)

The ANSA1n bit selects analog input channel AN116 to AN120 for A/D conversion. Channels to be selected and the number of channel can arbitrarily be specified. The ANSA100 bit corresponds to AN116 and the ANSA104 bit corresponds to AN120.

When double trigger mode is selected, the channel selected by the S12AD1.ADCSR.DBLANS[4:0] bits is selected in group A, and the ANSA1n bit setting is invalid.

The ANSA1n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

54.2.6 A/D Channel Select Register B0 (ADANSB0)

(1) S12AD.ADANSB0

Address(es): 0008 9014h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ANSB007	ANSB006	ANSB005	ANSB004	ANSB003	ANSB002	ANSB001	ANSB000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSB000	A/D Conversion Channel Select	0: AN000 to AN007 are not subjected to conversion. 1: AN000 to AN007 are subjected to conversion.	R/W
b1	ANSB001			R/W
b2	ANSB002			R/W
b3	ANSB003			R/W
b4	ANSB004			R/W
b5	ANSB005			R/W
b6	ANSB006			R/W
b7	ANSB007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD.ADANSB0 selects analog input channels for A/D conversion from among AN000 to AN007 in group B when group scan mode is selected. The S12AD.ADANSB0 register is not used in any scan mode other than group scan mode.

ANSB0n Bit (n = 00 to 07) (A/D Conversion Channel Select)

The ANSB0n bit select analog input channels for A/D conversion from among AN000 to AN007 in group B when group scan mode is selected. The S12AD.ADANSB0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the channels corresponding to group A, selected with the S12AD.ADANSA0 and S12AD.ADANSA1 registers and the S12AD.ADCSR.DBLANS[4:0] bits in double trigger mode) should be excluded as the channels to be selected and the number of channels to be set.

The ANSB000 bit corresponds to AN000 and the ANSB007 bit corresponds to AN007.

The ANSB0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADANSB0

Address(es): 0008 9114h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ANSB015	ANSB014	ANSB013	ANSB012	ANSB011	ANSB010	ANSB009	ANSB008	ANSB007	ANSB006	ANSB005	ANSB004	ANSB003	ANSB002	ANSB001	ANSB000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSB000	A/D Conversion Channel Select	0: AN100 to AN115 are not subjected to conversion. 1: AN100 to AN115 are subjected to conversion.	R/W
b1	ANSB001			R/W
b2	ANSB002			R/W
b3	ANSB003			R/W
b4	ANSB004			R/W
b5	ANSB005			R/W
b6	ANSB006			R/W
b7	ANSB007			R/W
b8	ANSB008			R/W
b9	ANSB009			R/W
b10	ANSB010			R/W
b11	ANSB011			R/W
b12	ANSB012			R/W
b13	ANSB013			R/W
b14	ANSB014			R/W
b15	ANSB015			R/W

S12AD1.ADANSB0 selects analog input channels for A/D conversion from among AN100 to AN115 in group B when group scan mode is selected. The S12AD1.ADANSB0 register is not used in any scan mode other than group scan mode.

ANSB0n Bit (n = 00 to 15) (A/D Conversion Channel Select)

The ANSB0n bit select analog input channels for A/D conversion from among AN100 to AN115 in group B when group scan mode is selected. The S12AD1.ADANSB0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the channels corresponding to group A, selected with the S12AD1.ADANSA0 and S12AD1.ADANSA1 registers and the ADCSR.DBLANS[4:0] bits in double trigger mode) should be excluded as the channels to be selected and the number of channels to be set.

The ANSB000 bit corresponds to AN100 and the ANSB015 bit corresponds to AN115.

The ANSB0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

54.2.7 A/D Channel Select Register B1 (ADANSB1)

(1) S12AD1.ADANSB1

Address(es): 0008 9116h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	ANSB104	ANSB103	ANSB102	ANSB101	ANSB100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSB100	A/D Conversion Channel Select	0: AN116 to AN120 are not subjected to conversion. 1: AN116 to AN120 are subjected to conversion.	R/W
b1	ANSB101			R/W
b2	ANSB102			R/W
b3	ANSB103			R/W
b4	ANSB104			R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD1.ADANSB1 selects analog input channels AN116 to AN120 for A/D conversion in group B when group scan mode is selected. The S12AD1.ADANSB1 register is not used in any scan mode other than group scan mode.

ANSB1n Bit (n = 00 to 04) (A/D Conversion Channel Select)

The ANSB1n bit select analog input channels AN116 to AN120 for A/D conversion in group B when group scan mode is selected. The S12AD1.ADANSB1 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the channels corresponding to group A, selected with the S12AD1.ADANSA0, S12AD1.ADANSA1 registers and the S12AD1.ADCSR.DBLANS[4:0] bits in double trigger mode) should be excluded as the channels to be selected and the number of channels to be set.

The ANSB100 bit corresponds to AN116 and the ANSB104 bit corresponds to AN120.

The ANSB1n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

54.2.8 A/D Channel Select Register C0 (ADANSC0)

(1) S12AD.ADANSC0

Address(es): 0008 90D4h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ANSC007	ANSC006	ANSC005	ANSC004	ANSC003	ANSC002	ANSC001	ANSC000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSC000	A/D Conversion Channel Select	0: AN000 to AN007 are not subjected to conversion. 1: AN000 to AN007 are subjected to conversion.	R/W
b1	ANSC001			R/W
b2	ANSC002			R/W
b3	ANSC003			R/W
b4	ANSC004			R/W
b5	ANSC005			R/W
b6	ANSC006			R/W
b7	ANSC007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD.ADANSC0 selects analog input channels for A/D conversion from among AN000 to AN007 in group C when group scan mode is selected. The S12AD.ADANSC0 register is not used in any scan mode other than group scan mode.

ANSC0n Bit (n = 00 to 07) (A/D Conversion Channel Select)

The ANSC0n bit select analog input channels for A/D conversion from among AN000 to AN007 in group C when group scan mode is selected. The S12AD.ADANSC0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the channels corresponding to group A, selected with the S12AD.ADANSA0 and S12AD.ADANSA1 registers and the S12AD.ADCSR.DBLANS[4:0] bits in double trigger mode) should be excluded as the channels to be selected and the number of channels to be set.

The ANSC000 bit corresponds to AN000 and the ANSC007 bit corresponds to AN007.

The ANSC0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADANSC0

Address(es): 0008 91D4h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ANSC015	ANSC014	ANSC013	ANSC012	ANSC011	ANSC010	ANSC009	ANSC008	ANSC007	ANSC006	ANSC005	ANSC004	ANSC003	ANSC002	ANSC001	ANSC000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSC000	A/D Conversion Channel Select	0: AN100 to AN115 are not subjected to conversion. 1: AN100 to AN115 are subjected to conversion.	R/W
b1	ANSC001			R/W
b2	ANSC002			R/W
b3	ANSC003			R/W
b4	ANSC004			R/W
b5	ANSC005			R/W
b6	ANSC006			R/W
b7	ANSC007			R/W
b8	ANSC008			R/W
b9	ANSC009			R/W
b10	ANSC010			R/W
b11	ANSC011			R/W
b12	ANSC012			R/W
b13	ANSC013			R/W
b14	ANSC014			R/W
b15	ANSC015			R/W

S12AD1.ADANSC0 selects analog input channels for A/D conversion from among AN100 to AN115 in group C when group scan mode is selected. The S12AD1.ADANSC0 register is not used in any scan mode other than group scan mode.

ANSC0n Bit (n = 00 to 15) (A/D Conversion Channel Select)

The ANSC0n bit select analog input channels for A/D conversion from among AN100 to AN115 in group C when group scan mode is selected. The S12AD1.ADANSC0 register is used for group scan mode only; not used for any other modes. The channels specified in group A (the channels corresponding to group A, selected with the S12AD1.ADANSA0 and S12AD1.ADANSA1 registers and the S12AD1.ADCSR.DBLANS[4:0] bits in double trigger mode) should be excluded as the channels to be selected and the number of channels to be set.

The ANSC000 bit corresponds to AN100 and the ANSC015 bit corresponds to AN115.

The ANSC0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

54.2.9 A/D Channel Select Register C1 (ADANSC1)

(1) S12AD1.ADANSC1

Address(es): 0008 91D6h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	ANSC104	ANSC103	ANSC102	ANSC101	ANSC100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ANSC100	A/D Conversion Channel Select	0: AN116 to AN120 are not subjected to conversion. 1: AN116 to AN120 are subjected to conversion.	R/W
b1	ANSC101			R/W
b2	ANSC102			R/W
b3	ANSC103			R/W
b4	ANSC104			R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD1.ADANSC1 selects analog input channels AN116 to AN120 for A/D conversion in group C when group scan mode is selected. The S12AD1.ADANSC1 register is not used in any scan mode other than group scan mode.

ANSC1n Bit (n = 00 to 04) (A/D Conversion Channel Select)

The ANSC1n bit selects analog input channels AN116 to AN120 for A/D conversion in group C when group scan mode is selected. The S12AD1.ADANSC1 register is used for group scan mode only; not used for any other modes.
The channels specified in group A (the channels corresponding to group A, selected with the S12AD1.ADANSA0 and S12AD1.ADANSA1 registers and the S12AD1.ADCSR.DBLANS[4:0] bits in double trigger mode) should be excluded as the channels to be selected and the number of channels to be set.
The ANSC100 bit corresponds to AN116 and the ANSC104 bit corresponds to AN120
The ANSC1n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

54.2.10 A/D-Converted Value Addition/Average Function Channel Select Register 0 (ADADS0)

(1) S12AD.ADADS0

Address(es): 0008 9008h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	ADS007	ADS006	ADS005	ADS004	ADS003	ADS002	ADS001	ADS000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ADS000	A/D-Converted Value Addition/ Average Channel Select	0: A/D-converted value addition/average mode for AN000 to AN007 is not selected. 1: A/D-converted value addition/average mode for AN000 to AN007 is selected.	R/W
b1	ADS001			R/W
b2	ADS002			R/W
b3	ADS003			R/W
b4	ADS004			R/W
b5	ADS005			R/W
b6	ADS006			R/W
b7	ADS007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD.ADADS0 selects channels AN000 to AN007 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

ADS0n Bit (n = 00 to 07) (A/D-Converted Value Addition/Average Channel Select)

When the ADS0n bit of the number that is the same as that of A/D-converted channel selected by the S12AD.ADANSA0.ANSA0n bit (n = 00 to 07) or S12AD.ADCSR.DBLANS[4:0] bits and S12AD.ADANSB0.ANSB0n bit is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the S12AD.ADADC.ADC[2:0] bits.

When the S12AD.ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register.

When the S12AD.ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register.

As for the channel on which the A/D conversion is performed and addition/average mode is not selected, a normal one-time conversion is executed and the conversion result is stored to the A/D data register.

The ADS0n bit should be set while the S12AD.ADCSR.ADST bit is 0.

(2) S12AD1.ADADS0

Address(es): 0008 9108h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ADS015	ADS014	ADS013	ADS012	ADS011	ADS010	ADS009	ADS008	ADS007	ADS006	ADS005	ADS004	ADS003	ADS002	ADS001	ADS000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ADS000	A/D-Converted Value Addition/ Average Channel Select	0: A/D-converted value addition/average mode for AN100 to AN115 is not selected. 1: A/D-converted value addition/average mode for AN100 to AN115 is selected.	R/W
b1	ADS001			R/W
b2	ADS002			R/W
b3	ADS003			R/W
b4	ADS004			R/W
b5	ADS005			R/W
b6	ADS006			R/W
b7	ADS007			R/W
b8	ADS008			R/W
b9	ADS009			R/W
b10	ADS010			R/W
b11	ADS011			R/W
b12	ADS012			R/W
b13	ADS013			R/W
b14	ADS014			R/W
b15	ADS015			R/W

S12AD1.ADADS0 selects channels AN100 to AN115 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

ADS0n Bit (n = 00 to 15) (A/D-Converted Value Addition/Average Channel Select)

When the ADS0n bit of the number that is the same as that of A/D-converted channel selected by the S12AD1.ADANSA0.ANSA0n bit (n = 00 to 15) or S12AD1.ADCSR.DBLANS[4:0] bits and S12AD1.ADANSB0.ANSB0n bit and S12AD1.ADANSC0.ANSC0n bit is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the S12AD1.ADADC.ADC[2:0] bits.
When the S12AD1.ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register.
When the S12AD1.ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register.
As for the channel on which the A/D conversion is performed and addition/average mode is not selected, a normal one-time conversion is executed and the conversion result is stored to the A/D data register.
The ADS0n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

54.2.11 A/D-Converted Value Addition/Average Function Channel Select Register 1 (ADADS1)

(1) S12AD1.ADADS1

Address(es): 0008 910Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	ADS104	ADS103	ADS102	ADS101	ADS100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ADS100	A/D-Converted Value Addition/ Average Channel Select	0: A/D-converted value addition/average mode for AN116 to AN120 is not selected. 1: A/D-converted value addition/average mode for AN116 to AN120 is selected.	R/W
b1	ADS101			R/W
b2	ADS102			R/W
b3	ADS103			R/W
b4	ADS104			R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

S12AD1.ADADS1 selects channels AN116 to AN120 on which A/D conversion is performed successively 2, 3, 4, or 16 times and then converted values are added (integrated) or averaged.

ADS1n Bit (n = 00 to 04) (A/D-Converted Value Addition/Average Channel Select)

When the ADS1n bit of the number that is the same as that of A/D-converted channel selected by the S12AD1.ADANSA1.ANSA1n bit (n = 00 to 04) or S12AD1.ADCSR.DBLANS[4:0] bits and S12AD1.ADANSB1.ANSB1n bit is set to 1, A/D conversion of analog input of the selected channels is performed successively 2, 3, 4, or 16 times that is set with the S12AD1.ADADC.ADC[2:0] bits. When the S12AD1.ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D data register. When the S12AD1.ADADC.AVEE bit is 1, the mean value of the results obtained by addition (integration) is stored in the A/D data register. As for the channel on which the A/D conversion is performed and addition/average mode is not selected, a normal one-time conversion is executed and the conversion result is stored to the A/D data register.
The ADS1n bit should be set while the S12AD1.ADCSR.ADST bit is 0.

Figure 54.3 shows a scanning operation sequence in which both the S12AD.ADADS0.ADS002 and S12AD.ADADS0.ADS006 bits are set to 1.
It is assumed that addition mode is selected (S12AD.ADADC.AVEE = 0) in continuous scan mode (S12AD.ADCSR.ADCS[1:0] = 10b), the addition count is set to three times (S12AD.ADADC.ADC[2:0] = 011b), and channels AN000 to AN007 are selected (S12AD.ADANSA0.ANSA0n = FFh). The conversion process begins with AN000. The AN002 conversion is performed successively four times (add three times), and the added (integrated) value is stored in A/D data register 2. After that the AN003 conversion is started. The AN006 conversion is performed successively four times and the added (integrated) value is stored in A/D data register 6. After conversion of AN007, the conversion operation is once again performed in the same sequence from AN000.




Figure 54.3 Scan Conversion Sequence with S12AD.ADADC.ADC[2:0] = 011b, S12AD.ADADC.AVEE = 0, S12AD.ADADS0.ADS002 = 1, and S12AD.ADADS0.ADS006 = 1

54.2.12 A/D-Converted Value Addition/Average Count Select Register (ADADC)

Address(es): S12AD.ADADC 0008 900Ch, S12AD1.ADADC 0008 910Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	AVEE	—	—	—	—	ADC[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	ADC[2:0]	Addition Count Select	b2 b0 0 0 0: 1-time conversion (no addition; same as normal conversion) 0 0 1: 2-time conversion (addition once) 0 1 0: 3-time conversion (addition twice)*1 0 1 1: 4-time conversion (addition three times) 1 0 1: 16-time conversion (addition 15 times)*1 Settings other than above are prohibited.	R/W
b6 to b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	AVEE	Average Mode Enable	0: Addition mode is selected. 1: Average mode is selected.	R/W

Note 1. The AVEE bit is enabled only when 2-time or 4-time conversion is selected. When average mode is selected (ADADC.AVEE bit = 1), do not set 3-time conversion (ADADC.ADC[2:0] = 010b) nor 16-time conversion (ADADC.ADC[2:0] = 101b).

ADADC sets the addition count for A/D conversion of the channel, temperature sensor output, and internal reference voltage for which A/D-converted value addition/average mode is selected, and selects either addition or average mode.

ADC[2:0] Bits (Addition Count Select)

The ADC[2:0] bits set the addition count common to the channels for which A/D conversion and A/D-converted value addition/average mode is selected, including the channels selected in double trigger mode (by ADCSR.DBLANS[4:0] bits), and to A/D conversion of temperature sensor output or internal reference voltage.
When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to one time (ADADC.ADC[2:0] = 000b), three times (ADADC.ADC[2:0] = 010b), or 16 times (ADADC.ADC[2:0] = 101b).
The ADC[2:0] bits should be set while the ADCSR.ADST bit is 0.

AVEE Bit (Average Mode Enable)

The AVEE bit selects addition or average mode for A/D conversion of the channel for which A/D conversion and A/D-converted value addition/average mode is selected, including the channels selected in double trigger mode (by ADCSR.DBLANS[4:0] bits), temperature sensor output, and internal reference voltage.
When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to one time (ADADC.ADC[2:0] = 000b), three times (ADADC.ADC[2:0] = 010b), or 16 times (ADADC.ADC[2:0] = 101b). The mean value of 1-time, 3-time, and 16-time conversion cannot be obtained.
The AVEE bit should be set while the ADCSR.ADST bit is 0.

54.2.13 A/D Control Extended Register (ADCER)

Address(es): S12AD.ADCER 0008 900Eh, S12AD1.ADCER 0008 910Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	ADRFMT	—	—	—	DIAGM	DIAGLD	DIAGVAL[1:0]		—	—	ACE	—	—	ADPRC[1:0]		—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b2, b1	ADPRC[1:0]	A/D Conversion Resolution Setting	b2 b1 0 0: Perform A/D conversion with setting for 12-bit resolution 0 1: Perform A/D conversion with setting for 10-bit resolution 1 0: Perform A/D conversion with setting for 8-bit resolution 1 1: Setting prohibited	R/W
b4, b3	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b5	ACE	A/D Data Register Automatic Clearing Enable	0: Disables automatic clearing. 1: Enables automatic clearing.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9, b8	DIAGVAL[1:0]	Self-Diagnosis Conversion Voltage Select	b9 b8 0 0: Setting prohibited in self-diagnosis voltage fixed mode 0 1: Uses the voltage of 0 V for self-diagnosis. 1 0: Uses the voltage of reference power supply × 1/2 for self-diagnosis. 1 1: Uses the voltage of reference power supply for self-diagnosis.	R/W
b10	DIAGLD	Self-Diagnosis Mode Select	0: Rotation mode for self-diagnosis voltage 1: Fixed mode for self-diagnosis voltage	R/W
b11	DIAGM	Self-Diagnosis Enable	0: Disables self-diagnosis of 12-bit A/D converter. 1: Enables self-diagnosis of 12-bit A/D converter.	R/W
b14 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	ADRFMT	A/D Data Register Format Select	0: Flush-right is selected for the A/D data register format. 1: Flush-left is selected for the A/D data register format.	R/W

ADCER sets self-diagnosis mode, format of A/D data registers y (ADDRy), and automatic clearing of A/D data registers.

ADPRC[1:0] Bits (A/D Conversion Resolution Setting)

The ADPRC[1:0] bits select whether A/D conversion is performed with setting for 8-, 10-, or 12-bit resolution.
When the resolution of the A/D conversion is changed, the bit width of the valid data to be stored in the result register and time for A/D conversion are also changed. For details, refer to section 54.3.7, Analog Input Sampling Time and Scan Conversion Time.
The ADPRC[1:0] bits should be set while the ADCSR.ADST bit is 0.

ACE Bit (A/D Data Register Automatic Clearing Enable)

The ACE bit enables or disables automatic clearing (all 0) of ADDRy, ADRD, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, or ADOCDR after any of these registers have been read by the CPU and DTC. Automatic clearing of the A/D data register is enabled to detect a failure which has not been updated in the A/D data register.

DIAGVAL[1:0] Bits (Self-Diagnosis Conversion Voltage Select)

The DIAGVAL[1:0] bits select the voltage value used in self-diagnosis voltage fixed mode. For details, refer to the descriptions of the ADCER.DIAGLD bit.
Self-diagnosis should not be executed by setting the ADCER.DIAGLD bit to 1 when the ADCER.DIAGVAL[1:0] bits are set to 00b.

DIAGLD Bit (Self-Diagnosis Mode Select)

The DIAGLD bit selects whether the three voltage values are rotated or the fixed voltage is used in self-diagnosis. Setting this bit (ADCER.DIAGLD) to 0 allows conversion of the voltages in rotation mode where 0, the reference power supply × 1/2, and the reference power supply are converted in this order. When self-diagnosis rotation mode is selected after a reset, self-diagnosis is performed from 0 V. When self-diagnosis voltage fixed mode is selected, the fixed voltage specified by the ADCER.DIAGVAL[1:0] bits is converted. In self-diagnosis voltage rotation mode, the self-diagnosis voltage value does not return to 0 when scan conversion is completed. When scan conversion is restarted, therefore, rotation starts at the voltage value following the previous value. If fixed mode is switched to rotation mode, rotation starts at the fixed voltage value.
The DIAGLD bit should be set while the ADCSR.ADST bit is 0.

DIAGM Bit (Self-Diagnosis Enable)

The DIAGM bit enables or disables self-diagnosis.
Self-diagnosis is used to detect a failure of the 12-bit A/D converter. Specifically, one of the internally generated voltage values 0, the reference power supply × 1/2, and the reference power supply is converted. When conversion is completed, information on the converted voltage and the conversion result is stored into the self-diagnosis data register (ADRD). ADRD can then be read out by software to determine whether the conversion result falls within the normal range (normal) or not (abnormal). Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages is converted. When self-diagnosis is selected in group scan mode, self-diagnosis is separately executed in groups A, B, and C.
The DIAGM bit should be set while the ADCSR.ADST bit is 0.

ADRFMT Bit (A/D Data Register Format Select)

The ADRFMT bit specifies flush-right or flush-left for the data to be stored in ADDRy, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADOCDR, ADRD, ADCMPDR0, ADCMPDR1, ADWINLLB, or ADWINULB.
The ADRFMT bit should be set while the ADCSR.ADST bit is 0.

For details on the format of each data register, see section 54.2.1, A/D Data Registers y (ADDRy) (y = 0 to 20), A/D Data Duplication Register (ADDBLDR), A/D Data Duplication Register A (ADDBLDRA), A/D Data Duplication Register B (ADDBLDRB), A/D Temperature Sensor Data Register (ADTSDR), A/D Internal Reference Voltage Data Register (ADOCDR), section 54.2.2, A/D Self-Diagnosis Data Register (ADRD), section 54.2.30, A/D Comparison Function Window A Lower Level Setting Register (ADCMPDR0), section 54.2.31, A/D Comparison Function Window A Upper Level Setting Register (ADCMPDR1), section 54.2.37, A/D Comparison Function Window B Lower Level Setting Register (ADWINLLB), and section 54.2.38, A/D Comparison Function Window B Upper Level Setting Register (ADWINULB).

54.2.14 A/D Conversion Start Trigger Select Register (ADSTRGR)

Address(es): S12AD.ADSTRGR 0008 9010h, S12AD1.ADSTRGR 0008 9110h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	TRSA[5:0]						—	—	TRSB[5:0]					
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	TRSB[5:0]	A/D Conversion Start Trigger Select for Group B	Select the A/D conversion start trigger for group B in group scan mode.	R/W
b7, b6	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b13 to b8	TRSA[5:0]	A/D Conversion Start Trigger Select	Select the A/D conversion start trigger in single scan mode and continuous scan mode. In group scan mode, the A/D conversion start trigger for group A is selected.	R/W
b15, b14	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

ADSTRGR selects the A/D conversion start trigger.

TRSB[5:0] Bits (A/D Conversion Start Trigger Select for Group B)

The TRSB[5:0] bits select the trigger to start scanning of the analog input selected in group B. The TRSB[5:0] bits require to be set only in group scan mode and are not used in any other scan mode. For the scan conversion start trigger for group B, setting a software trigger or an asynchronous trigger is prohibited. Therefore, the TRSB[5:0] bits should be set to the value other than 000000b and the ADCSR.TRGE bit should be set to 1 in group scan mode.

When two groups are selected (ADGCTRGR.GRCE = 0) during group priority operation in group scan mode, setting the ADGSPCR.GBRP bit to 1 allows group B to continuously operate in single scan mode. When setting the ADGSPCR.GBRP bit to 1, set the TRSB[5:0] bits to 3Fh. Note that the issuance period of trigger for A/D conversion must be more than or equal to the actual scan conversion time (t_{SCAN}). If the issuance period is less than t_{SCAN}, A/D conversion by the trigger may have no effect.

When the trigger from the module (MTU) operated in 120 MHz is selected as an A/D conversion start trigger, a delay of the period for synchronization processing occurs. See section 54.3.7, Analog Input Sampling Time and Scan Conversion Time for details.

Table 54.9 lists the A/D conversion startup sources selected by the TRSB[5:0] bits.

TRSA[5:0] Bits (A/D Conversion Start Trigger Select)

The TRSA[5:0] bits select the trigger to start A/D conversion in single scan mode and continuous scan mode. In group scan mode, the trigger to start scanning of the analog input selected in group A is selected. When scanning is executed in group scan mode or double trigger mode, set the ADCSR.TRGE bit to 1.

- When using the A/D conversion startup source of a synchronous trigger, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 0.
- When using the asynchronous trigger, set the ADCSR.TRGE bit to 1 and set the ADCSR.EXTRG bit to 1.
- Software trigger (ADCSR.ADST) is enabled regardless of the settings of the ADCSR.TRGE bit, the ADCSR.EXTRG bit, and the TRSA[5:0] bits.

Note that the issuance period of trigger for A/D conversion must be more than or equal to the actual scan conversion time (t_{SCAN}). If the issuance period is less than t_{SCAN}, A/D conversion by a trigger may have no effect. When the trigger from the module (MTU) operated in 120 MHz is selected as an A/D conversion start trigger, a delay of the period for synchronization processing occurs. See section 54.3.7, Analog Input Sampling Time and Scan Conversion Time

for details.

Table 54.10 lists the selection of A/D conversion start sources selected by the TRSA[5:0] bits.

Table 54.9 Selection of A/D Activation Sources by the TRSB[5:0] Bits

Module	Source	Remarks	TRSB[5]	TRSB[4]	TRSB[3]	TRSB[2]	TRSB[1]	TRSB[0]
Trigger source deselection state			1	1	1	1	1	1
MTU	TRGA0N	Compare match/input capture from MTU0.TGRA	0	0	0	0	0	1
	TRGA1N	Compare match/input capture from MTU1.TGRA	0	0	0	0	1	0
	TRGA2N	Compare match/input capture from MTU2.TGRA	0	0	0	0	1	1
	TRGA3N	Compare match/input capture from MTU3.TGRA	0	0	0	1	0	0
	TRGA4N	Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	0	0	0	1	0	1
	TRGA6N	Compare match/input capture from MTU6.TGRA	0	0	0	1	1	0
	TRGA7N	Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	0	0	0	1	1	1
	TRG0N	Compare match from MTU0.TGRE	0	0	1	0	0	0
	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT	0	0	1	0	0	1
	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	0
	TRG4AN or TRG4BN	Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	1
	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	0	0	1	1	0	0
	TRG7AN	Compare match between MTU7.TADCORA and MTU7.TCNT	0	0	1	1	0	1
	TRG7BN	Compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	0
	TRG7AN or TRG7BN	Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	1
	TRG7ABN	Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	0	1	0	0	0	0
TMR	TMTRG0AN_0	Compare match between TMR0.TCORA and TMR0.TCNT	0	1	1	1	0	1
	TMTRG0AN_1	Compare match between TMR2.TCORA and TMR2.TCNT	0	1	1	1	1	0
TPU	TPTRGAN	Compare match/input capture from TPUn.TGRAn (n = 0 to 5)	0	1	1	1	1	1
	TPTRG0AN	Compare match/input capture from TPU0.TGRA0	1	0	0	0	0	0
ELC	ELCTRG00N, ELCTRG10N	A/D start source 0 from the ELC	0	1	0	0	0	1
	ELCTRG01N, ELCTRG11N	A/D start source 1 from the ELC	0	1	0	0	1	0
	ELCTRG00N or ELCTRG01N, ELCTRG10N or ELCTRG11N	A/D start source 0 from the ELC or A/D start source 1 from the ELC	0	1	1	0	0	1

Table 54.10 Selection of A/D Activation Sources by the TRSA[5:0] Bits

Module	Source	Remarks	TRSA[5]	TRSA[4]	TRSA[3]	TRSA[2]	TRSA[1]	TRSA[0]
Trigger source deselection state			1	1	1	1	1	1
MTU	TRGA0N	Compare match/input capture from MTU0.TGRA	0	0	0	0	0	1
	TRGA1N	Compare match/input capture from MTU1.TGRA	0	0	0	0	1	0
	TRGA2N	Compare match/input capture from MTU2.TGRA	0	0	0	0	1	1
	TRGA3N	Compare match/input capture from MTU3.TGRA	0	0	0	1	0	0
	TRGA4N	Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	0	0	0	1	0	1
	TRGA6N	Compare match/input capture from MTU6.TGRA	0	0	0	1	1	0
	TRGA7N	Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	0	0	0	1	1	1
	TRG0N	Compare match from MTU0.TGRE	0	0	1	0	0	0
	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT	0	0	1	0	0	1
	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	0
	TRG4AN or TRG4BN	Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	1
	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	0	0	1	1	0	0
	TRG7AN	Compare match between MTU7.TADCORA and MTU7.TCNT	0	0	1	1	0	1
	TRG7BN	Compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	0
	TRG7AN or TRG7BN	Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	1
	TRG7ABN	Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	0	1	0	0	0	0
TMR	TMTRG0AN_0	Compare match between TMR0.TCORA and TMR0.TCNT	0	1	1	1	0	1
	TMTRG0AN_1	Compare match between TMR2.TCORA and TMR2.TCNT	0	1	1	1	1	0
TPU	TPTRGAN	Compare match/input capture from TPUn.TGRAn (n = 0 to 5)	0	1	1	1	1	1
	TPTRG0AN	Compare match/input capture from TPU0.TGRA0	1	0	0	0	0	0
ELC	ELCTRG00N/ ELCTRG10N	A/D start source 0 from the ELC	0	1	0	0	0	1
	ELCTRG01N/ ELCTRG11N	A/D start source 1 from the ELC	0	1	0	0	1	0
	ELCTRG00N or ELCTRG01N, ELCTRG10N or ELCTRG11N	A/D start source 0 from the ELC or A/D start source 1 from the ELC	0	1	1	0	0	1

54.2.15 A/D Conversion Extended Input Control Register (ADEXICR)

Address(es): S12AD1.ADEXICR 0008 9112h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	EXOEN	EXSEL[1:0]		—	OCSB	TSSB	OCSA	TSSA	—	—	—	—	—	—	OCSAD	TSSAD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TSSAD	Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select	0: Temperature sensor output A/D-converted value addition/average mode is not selected. 1: Temperature sensor output A/D-converted value addition/average mode is selected.	R/W
b1	OCSAD	Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select	0: Internal reference voltage A/D-converted value addition/average mode is not selected. 1: Internal reference voltage A/D-converted value addition/average mode is selected.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b8	TSSA	Temperature Sensor Output A/D Conversion Select	0: A/D conversion of temperature sensor output is not performed. 1: A/D conversion of temperature sensor output is performed.	R/W
b9	OCSA	Internal Reference Voltage A/D Conversion Select	0: A/D conversion of internal reference voltage is not performed. 1: A/D conversion of internal reference voltage is performed.	R/W
b10	TSSB	Temperature Sensor Output A/D Conversion Select	0: A/D conversion of temperature sensor output is not performed. 1: A/D conversion of temperature sensor output is performed.	R/W
b11	OCSB	Internal Reference Voltage A/D Conversion Select	0: A/D conversion of internal reference voltage is not performed. 1: A/D conversion of internal reference voltage is performed.	R/W
b12	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b14, b13	EXSEL[1:0]	Extended Analog Input Select	b14 b13 0 0: Analog input channels (ANn) 0 1: ANEX1 1 0: Setting prohibited 1 1: Setting prohibited	R/W
b15	EXOEN	Extended Analog Output Control	0: Output disabled 1: Output enabled	R/W

ADEXICR specifies the settings of A/D conversion of the temperature sensor output, internal reference voltage, or extended analog input.

TSSAD Bit (Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select)

When A/D conversion of the temperature sensor output is selected and the TSSAD bit is set to 1, A/D conversion of the temperature sensor output is performed in sequence for the count set in the ADADC.ADC[1:0] bits (2, 3, 4, or 16 times). The added (accumulated) total value is returned to the A/D temperature sensor data register (ADTSDR) when the ADADC.AVEE bit is 0 and the average is returned to ADTSDR when the ADADC.AVEE bit is 1. The TSSAD bit should be set while the ADCSR.ADST bit is 0.

OCSAD Bit (Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select)

When the OCSAD bit is set to 1, A/D conversion of the internal reference voltage is selected and performed successively 2, 3, 4, or 16 times that is set with the ADADC.ADC[2:0] bits. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is stored in the A/D internal reference voltage data register (ADOCDR). When the ADADC.AVEE bit is 1, the mean value is stored in ADOCDR.
The OCSAD bit should be set while the ADCSR.ADST bit is 0.

TSSA Bit (Temperature Sensor Output A/D Conversion Select)

This bit selects A/D conversion of the temperature sensor output for group A in single scan mode, sequence scan mode, or group scan mode. When A/D conversion of the temperature sensor output is performed, set the ADCSR.DBLE bit to 0.
The TSSA bit should be set while the ADCSR.ADST bit is 0.

OCSA Bit (Internal Reference Voltage A/D Conversion Select)

This bit selects A/D conversion of the internal reference voltage for group A in single scan mode, sequence scan mode, or group scan mode. When A/D conversion of the internal reference voltage is performed, set the ADCSR.DBLE bit to 0.
The OCSA bit should be set while the ADCSR.ADST bit is 0. Wait for at least 400 ns after setting the OCSA bit to 1 to start A/D conversion.

TSSB Bit (Temperature Sensor Output A/D Conversion Select)

This bit selects A/D conversion of the temperature sensor output for group B in group scan mode.
This bit should be set while the ADCSR.ADST bit is 0. When the TSSA bit is 1, do not set the TSSB bit to 1.

OCSB Bit (Internal Reference Voltage A/D Conversion Select)

This bit selects A/D conversion of the internal reference voltage for group B in group scan mode.
This bit should be set while the ADCSR.ADST bit is 0. When the OCSA bit is 1, do not set the OCSB bit to 1. Wait for at least 400 ns after setting the OCSB bit to 1 to start A/D conversion.

EXSEL[1:0] Bits (Extended Analog Input Select)

These bits can select extended analog input ANEX1 besides analog input channels (ANn).
When ANEX1 is selected, ANEX0 should be input to ANEX1 through an external operational amplifier. In addition, only analog input channels AN100 to AN107 are selectable. Do not select channels AN108 to AN120. For details, refer to section 54.3.5.1, Usage of ANEX1.

EXOEN Bit (Extended Analog Output Control)

This bit controls the extended analog output (ANEX0). When the output is enabled, the multiplexed value of AN100 to AN107 among the analog input channels of unit 1. Do not enable output while the EXSEL[1:0] bits are 00b.

54.2.16 A/D Group C Extended Input Control Register (ADGCEXCR)

Address(es): S12AD1.ADGCEXCR 0008 91D8h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	OCSC	TSSC
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TSSC	Group C Temperature Sensor Output A/D Conversion Select	0: Temperature sensor output is not A/D converted 1: Temperature sensor output is A/D converted	R/W
b1	OCSC	Group C Internal Reference Voltage A/D Conversion Select	0: Internal reference voltage is not A/D converted 1: Internal reference voltage is A/D converted	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ADGCEXCR register specifies extended input for group C.

TSSC Bit (Group C Temperature Sensor Output A/D Conversion Select)

This bit selects A/D conversion of the temperature sensor output for group C in group scan mode.
The TSSC bit should be set while the ADCSR.ADST bit is 0. The TSSC bit should not be set to 1 while the TSSA or TSSB bit is 1.

OCSC Bit (Group C Internal Reference Voltage A/D Conversion Select)

This bit selects A/D conversion of the internal reference voltage for group C in group scan mode.
The OCSC bit should be set while the ADCSR.ADST bit is 0. The OCSC bit should not be set while the OCSA or OCSB bit is 1. Wait for at least 400 ns after setting the OCSC bit to 1 to start A/D conversion.

54.2.17 A/D Group C Trigger Select Register (ADGCTRGR)

Address(es): S12AD.ADGCTRGR 0008 90D9h, S12AD1.ADGCTRGR 0008 91D9h



Bit	Symbol	Bit Name	Description	R/W
b5 to b0	TRSC[5:0]	Group C A/D Conversion Start Trigger Select	Select the A/D conversion start trigger for group C in group scan mode.	R/W
b6	GCADIE	Group C Scan End Interrupt Enable	0: Disables interrupt generation after completion of group C scan 1: Enables interrupt generation after completion of group C scan	R/W
b7	GRCE	Group C A/D Conversion Operation Enable	Enables A/D conversion operation for group C. 0: Group C is not used 1: Group C is used	R/W

ADGCTRGR enables operation for group C and selects the A/D conversion start trigger. For details on group priority operation, see Table 54.16 and Table 54.17.

TRSC[5:0] Bits (Group C A/D Conversion Start Trigger Select)

These bits select the trigger to start scanning of the analog input selected in group C. These bits are used for group scan mode only; not used for any other modes. Software trigger or asynchronous trigger cannot be set as the scan conversion trigger for group C. When using group C in group scan mode, set the TRSC[5:0] bits to a value other than 000000b, set the ADCSR.TRGE bit to 1, and set the GRCE bit to 1.

When group C is used during group priority control in group scan mode and the ADGSPCR.GBRP bit is set to 1, group C can be continuously operated in single scan mode. When continuously operating group C in single scan mode, set the TRSC[5:0] bits to 3Fh and disable trigger selection.

Note that the issuance period of trigger for A/D conversion must be more than or equal to the actual scan conversion time (t_{SCAN}). If the issuance period is less than tSCAN, A/D conversion by a trigger may have no effect.

When the trigger from the module (MTU) operated in 120 MHz is selected as an A/D conversion start trigger, a delay of the period for synchronization processing occurs. See section 54.3.7, Analog Input Sampling Time and Scan Conversion Time for details.

Table 54.11 lists the selection of A/D conversion start sources selected by the TRSA[5:0] bits for group C.

Table 54.11 Selection of A/D Activation Sources by the TRSC[5:0] Bits

Module	Source	Remarks	TRSC[5]	TRSC[4]	TRSC[3]	TRSC[2]	TRSC[1]	TRSC[0]
Trigger source deselection state			1	1	1	1	1	1
MTU	TRGA0N	Compare match/input capture from MTU0.TGRA	0	0	0	0	0	1
	TRGA1N	Compare match/input capture from MTU1.TGRA	0	0	0	0	1	0
	TRGA2N	Compare match/input capture from MTU2.TGRA	0	0	0	0	1	1
	TRGA3N	Compare match/input capture from MTU3.TGRA	0	0	0	1	0	0
	TRGA4N	Compare match/input capture from MTU4.TGRA or underflow (trough) of MTU4.TCNT in complementary PWM mode	0	0	0	1	0	1
	TRGA6N	Compare match/input capture from MTU6.TGRA	0	0	0	1	1	0
	TRGA7N	Compare match/input capture from MTU7.TGRA or underflow (trough) of MTU7.TCNT in complementary PWM mode	0	0	0	1	1	1
	TRG0N	Compare match from MTU0.TGRE	0	0	1	0	0	0
	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT	0	0	1	0	0	1
	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	0
	TRG4AN or TRG4BN	Compare match between MTU4.TADCORA and MTU4.TCNT, or compare match between MTU4.TADCORB and MTU4.TCNT	0	0	1	0	1	1
	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT, and compare match between MTU4.TADCORB and MTU4.TCNT (when interrupt skipping function 2 is used)	0	0	1	1	0	0
	TRG7AN	Compare match between MTU7.TADCORA and MTU7.TCNT	0	0	1	1	0	1
	TRG7BN	Compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	0
	TRG7AN or TRG7BN	Compare match between MTU7.TADCORA and MTU7.TCNT, or compare match between MTU7.TADCORB and MTU7.TCNT	0	0	1	1	1	1
	TRG7ABN	Compare match between MTU7.TADCORA and MTU7.TCNT, and compare match between MTU7.TADCORB and MTU7.TCNT (when interrupt skipping function 2 is used)	0	1	0	0	0	0
TMR	TMTRG0AN_0	Compare match between TMR0.TCORA and TMR0.TCNT	0	1	1	1	0	1
	TMTRG0AN_1	Compare match between TMR2.TCORA and TMR2.TCNT	0	1	1	1	1	0
TPU	TPTRGAN	Compare match/input capture from TPUn.TGRAn (n = 0 to 5)	0	1	1	1	1	1
	TPTRG0AN	Compare match/input capture from TPU0.TGRA0	1	0	0	0	0	0
ELC	ELCTRG00N/ ELCTRG10N	A/D start source 0 from the ELC	0	1	0	0	0	1
	ELCTRG01N/ ELCTRG11N	A/D start source 1 from the ELC	0	1	0	0	1	0
	ELCTRG00N or ELCTRG01N, ELCTRG10N or ELCTRG11N	A/D start source 0 from the ELC or A/D start source 1 from the ELC	0	1	1	0	0	1

GCADIE Bit (Group C Scan End Interrupt Enable)

This bit enables or disables scan end interrupt generation for group C. A scan end interrupt for group C is provided individually for each unit. Table 54.12 shows the relationship between each unit and the scan end interrupt for group C.

Table 54.12 Relationship between Each Unit and Group C Scan End Interrupt

Unit	Group C Scan End Interrupt
S12AD	S12GCADI
S12AD1	S12GCADI1

GRCE Bit (Group C A/D Conversion Operation Enable)

When using group C in group scan mode, set the GRCE bit to 1.


When the GRCE bit is 0, trigger input for group C is disabled.

During group priority operation (the ADGSPCR.PGS bit is 1) with group C used, when the ADGSPCR.GBRP bit is set to 1, single scan for group C is continuously operated. When the GRCE bit is set to 1, single scan for group B is not

continuously operated.
The GRCE bit should be set while the ADCSR.ADST bit is 0.

54.2.18 A/D Sampling State Register n (ADSSTRn) (n = 0 to 15, L, T, O)

Address(es): S12AD.ADSSTR0 0008 90E0h, S12AD.ADSSTR1 0008 90E1h, S12AD.ADSSTR2 0008 90E2h, S12AD.ADSSTR3 0008 90E3h, S12AD.ADSSTR4 0008 90E4h, S12AD.ADSSTR5 0008 90E5h, S12AD.ADSSTR6 0008 90E6h, S12AD.ADSSTR7 0008 90E7h, S12AD1.ADSSTRL 0008 91DDh, S12AD1.ADSSTRT 0008 91DEh, S12AD1.ADSSTRO 0008 91DFh, S12AD1.ADSSTR0 0008 91E0h, S12AD1.ADSSTR1 0008 91E1h, S12AD1.ADSSTR2 0008 91E2h, S12AD1.ADSSTR3 0008 91E3h, S12AD1.ADSSTR4 0008 91E4h, S12AD1.ADSSTR5 0008 91E5h, S12AD1.ADSSTR6 0008 91E6h, S12AD1.ADSSTR7 0008 91E7h, S12AD1.ADSSTR8 0008 91E8h, S12AD1.ADSSTR9 0008 91E9h, S12AD1.ADSSTR10 0008 91EAh, S12AD1.ADSSTR11 0008 91EBh, S12AD1.ADSSTR12 0008 91ECh, S12AD1.ADSSTR13 0008 91EDh, S12AD1.ADSSTR14 0008 91EEh, S12AD1.ADSSTR15 0008 91EFh



	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	1	0	1	1

The ADSSTRn register sets the sampling time for analog input.
If one state is one ADCLK (A/D conversion clock) cycle and the ADCLK clock is 60 MHz, one state is 16.7 ns. The initial value is 11 states. If the impedance of analog input signal source is too high to secure sufficient sampling time or if the ADCLK clock is slow, the sampling time can be adjusted. The ADSSTRn register should be set while the ADCSR.ADST bit is 0. The lower-limit value for sampling time differs depending on the PCLK to ADCLK frequency ratio.
Set a value that is 5 states or more when PCLK to ADCLK frequency ratio = 1:1, 2:1, 4:1, or 8:1.

Table 54.13 shows the relationship between the A/D sampling state register and the relevant channels.
For details, refer to section 54.3.7, Analog Input Sampling Time and Scan Conversion Time.

Table 54.13 Relationship between A/D Sampling State Register and Relevant Channels

Unit	Register Name	Relevant Channels
S12AD	ADSSTR0 register	AN000, Self-Diagnosis
	ADSSTR1 register	AN001
	ADSSTR2 register	AN002
	ADSSTR3 register	AN003
	ADSSTR4 register	AN004
	ADSSTR5 register	AN005
	ADSSTR6 register	AN006
	ADSSTR7 register	AN007
S12AD1	ADSSTR0 register	AN100, Self-Diagnosis
	ADSSTR1 register	AN101
	ADSSTR2 register	AN102
	ADSSTR3 register	AN103
	ADSSTR4 register	AN104
	ADSSTR5 register	AN105
	ADSSTR6 register	AN106
	ADSSTR7 register	AN107
	ADSSTR8 register	AN108
	ADSSTR9 register	AN109
	ADSSTR10 register	AN110
	ADSSTR11 register	AN111
	ADSSTR12 register	AN112
	ADSSTR13 register	AN113
	ADSSTR14 register	AN114
	ADSSTR15 register	AN115
	ADSSTRL register	AN116 to AN120
	ADSSTRT register	Temperature sensor output
	ADSSTRO register	Internal reference voltage

Note 1. When performing A/D conversion of the temperature sensor output or internal reference voltage, the sampling time should be 5 µs or longer.

54.2.19 A/D Sample-and-Hold Circuit Control Register (ADSHCR)

Address(es): S12AD.ADSHCR 0008 9066h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	SHANS[2:0]			SSTSH[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	SSTSH[7:0]	Channel-Dedicated Sample-and-Hold Circuit Sampling Time Setting	Set the sampling time (4 to 255 states).	R/W
b10 to b8	SHANS[2:0]	Channel-Dedicated Sample-and-Hold Circuit Bypass Select	Select whether to use or not use (bypass) AN000 to AN002 channel-dedicated sample-and-hold circuits. 0: Bypass the channel-dedicated sample-and-hold circuits. 1: Use the channel-dedicated sample-and-hold circuits.	R/W
b15 to b11	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

ADSHCR sets the parameters related to channel-dedicated sample-and-hold circuits.

SSTSH[7:0] Bits (Channel-Dedicated Sample-and-Hold Circuit Sampling Time Setting)

These bits set the sampling time for the channel-dedicated sample-and-hold circuits when the ADSHMSR.SHMD bit is 0. If one state is one ADCLK (A/D conversion clock) cycle and the ADCLK clock is 60 MHz, one state is 16.7 ns. The initial value is 24 states. If the impedance of analog input signal source is too high to secure sufficient sampling time or if the ADCLK clock is slow, the sampling time can be adjusted. The SSTSH[7:0] bits should be set while the ADCSR.ADST bit is 0. The sampling time must be set to a value that is 4 states or more and is 255 or less. Also, the sampling time should be 0.4 µs or longer.

For example, when ADCLK is set to 60 MHz, the lower-limit of the sampling state setting value is 24 states.

SHANS[2:0] Bits (Channel-Dedicated Sample-and-Hold Circuit Bypass Select)

These bits select whether to use or not use (bypass) AN000 to AN002 channel-dedicated sample-and-hold circuits. The SHANS[0] bit selects AN000, SHANS[1] bit selects AN001, and SHANS[2] bit selects AN002. The SHANS[2:0] bits should be set while the ADCSR.ADST bit is 0.

If any channel from among AN000 to AN002 is selected for group B or C while operation is in group scan mode under group priority control, make the setting to bypass the channel-dedicated sample-and-hold circuit.

54.2.20 A/D Sample-and-Hold Operating Mode Select Register (ADSHMSR)

Address(es): S12AD.ADSHMSR 0008 907Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	SHMD
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SHMD	Channel-Dedicated Sample-and-Hold Circuit Operating Mode Setting	0: Constant sampling of the channel-dedicated sample-and-hold circuits is disabled. 1: Constant sampling of the channel-dedicated sample-and-hold circuits is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register enables or disables constant sampling of the sample-and-hold circuit dedicated for channels.

SHMD Bit (Channel-Dedicated Sample-and-Hold Circuit Operating Mode Setting)

When the SHMD bit is set to 1, constant sampling of the sample-and-hold circuit for the channels selected by the ADSHCR.SHANS[2:0] bits is enabled. The SHMD bit should be set while the ADCSR.ADST bit is 0.

When the constant sampling function is enabled, constant sampling is performed while the 12-bit A/D converter is in the wait state and holding is performed when the A/D conversion is in progress.

54.2.21 A/D Disconnection Detection Control Register (ADDISCR)

Address(es): S12AD.ADDISCR 0008 907Ah, S12AD1.ADDISCR 0008 917Ah



Bit	Symbol	Bit Name	Description	R/W
b4 to b0	ADNDIS[4:0]	A/D Disconnection Detection Assist Setting	b4 ADNDIS[4]: Discharge/precharge selected 0: Discharge 1: Precharge b3 to b0 ADNDIS[3:0]: Discharge/precharge period	R/W
b7 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

ADDISCR sets the disconnection detection assist function.

ADNDIS[4:0] Bits (A/D Disconnection Detection Assist Setting)

These bits select either precharge or discharge and the period of precharge/discharge for the A/D disconnection detection assist function. Setting the ADNDIS[4] bit = 1 allows to select precharge and setting the ADNDIS[4] bit = 0 allows to select discharge. The period of precharge/discharge can be set with the ADNDIS[3:0] bits. When the ADNDIS[3:0] bits = 0000b, the disconnection detection assist function is not effective. Setting of the ADNDIS[3:0] bits to 0001b is prohibited. Except for the case of ADNDIS[3:0] = 0000b or 0001b, the specified value indicates the number of states for the period of precharge/discharge. The ADNDIS[4:0] bits should be set when the ADCSR.ADST bit is 0. When ADNDIS[3:0] are set to any value other than 0000b and the disconnection detection assist function is enabled, the channel-dedicated disconnection detection assist function is also enabled. Be sure to secure the wait time for the sample-and-hold circuit when using the channel-dedicated disconnection detection assist function.
The disconnection detection assist function cannot be used when the temperature sensor output or internal reference voltage is converted or when the self-diagnosis function is used.

54.2.22 A/D Group Scan Priority Control Register (ADGSPCR)

Address(es): S12AD.ADGSPCR 0008 9080h, S12AD1.ADGSPCR 0008 9180h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	GBRP	LGRRS	—	—	—	—	—	—	—	—	—	—	—	—	GBRSCN	PGS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PGS	Group Priority Control Setting*1	0: Operation is without group priority control 1: Operation is with group priority control	R/W
b1	GBRSCN	Low-Priority Group Restart Setting*2	(Enabled only when PGS = 1. Reserved when PGS = 0.) 0: Scanning for the group is not restarted after having been discontinued due to group priority control. 1: Scanning for the group is restarted after having been discontinued due to group priority control.	R/W
b13 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b14	LGRRS	Restart Channel Select	(Enabled when PGS = 1 and GBRSCN = 1. Reserved when PGS = 0 or GBRSCN = 0.) 0: Scanning is restarted from the scan start channel. 1: Scanning is restarted from the channel on which A/D conversion is not completed.	R/W
b15	GBRP	Single Scan Continuous Start*3	(Enabled only when PGS = 1. Reserved when PGS = 0.) 0: Single scan is not continuously activated. 1: Single scan for the lowest-priority group is continuously activated.	R/W

Note 1. When the PGS bit is to be set to 1, the ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode). If the bits are set to any other values, proper operation is not guaranteed.
Note 2. When the GBRSCN bit is to be set to 1, the frequency ratio of peripheral module clock PCLK to A/D conversion clock ADCLK should be set to 1:1.
Note 3. When the GBRP bit has been set to 1, single scan is performed continuously for the lowest-priority group regardless of the setting of the GBRSCN bit.

ADGSPCR is used to discontinue scanning of the low-priority group and make settings for priority control of scanning for the priority group in group scan mode.
For the settings on group priority operation, see Table 54.16 and Table 54.17.

PGS Bit (Group Priority Control Setting)

This bit sets the priority of operation in group scan mode. Set this bit to 1 when giving priority to operation on the group. When the PGS bit is to be set to 1, the ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode).
During group priority operation, a trigger to start scanning for the priority group is accepted during scan for the low-priority group, and scan for the priority group is started after scan for the low-priority group was discontinued. The priority order is group A > group B > group C.
When a trigger to start scanning for group B is accepted during scan for group C, group C scan is discontinued, and scan for group B is started. When a trigger to start scanning for group A is accepted during scan for group C, group C scan is discontinued, and scan for group A is started.
Likewise, when a trigger to start scanning for group A is accepted during scan for group B, group B scan is discontinued and scan for group A is started.
When setting the PGS bit to 0, clearing should be performed by software according to section 54.6.2, Notes on Stopping A/D Conversion. When setting the PGS bit to 1, follow the procedure described in section 54.3.4.3, Operation under Group Priority Control.

GBRSCN Bit (Low-Priority Group Restart Setting)

This bit controls the restarting of scan operation during group priority control.
If a scan operation on the low-priority group has been stopped by a priority group trigger input with the GBRSCN bit set to 1, the scan operation is restarted after the scanning of the priority group is completed. Also, if a low-priority trigger is input during scan for the priority group, the scan operation on the low-priority group is restarted after the scan for the priority group is completed.
If the GBRSCN bit has been set to 0, triggers that are input during A/D conversion are ignored. Also, the ADCSR.ADST bit must be 0 when the GBRSCN bit is to be set.
The setting of the GBRSCN bit is enabled when the PGS bit is set to 1.

LGRRS Bit (Restart Channel Select)

This bit sets the channel on which scan is restarted during group priority control. The setting of the LGRRS bit is enabled when the PGS and GBRSCN bits are set to 1.
If a scan operation on the low-priority group has been stopped due to group priority operation with the LGRRS bit set to 0, the scan operation is restarted from the start channel after the scan for the priority group is completed.
If a scan operation on the low-priority group has been stopped due to group priority operation with the LGRRS bit set to 1, the scan operation is restarted*1 on the channel on which A/D conversion is not competed after the scan for the priority group is completed.
The LGRRS bit should be set while the ADCSR.ADST bit is 0.

Note 1. If A/D conversion on the addition set channel is not completed for the set number of times when scanning is stopped, A/D conversion on the channel is restarted for the set number of times when scanning is restarted.

GBRP Bit (Single Scan Continuous Start)

This bit is set when the lowest-priority group is continuously operated in single scan mode while group priority operation is set. The lowest-priority group is group C when groups A, B, and C are used; group B when groups A and B are used.
Setting the GBRP bit to 1 starts a single scan on the lowest-priority group. On completion of the scan, another single scan on the lowest-priority group is automatically started.
If scanning has been stopped due to group priority operation, single scan on the lowest-priority group is automatically restarted on completion of the A/D conversion on the priority group.
Disable the trigger input for the lowest-priority group before setting the GBRP bit to 1. When the GBRP bit is set to 1, only the lowest-priority group is scanned again even if the GBRSCN bit is 0.
The ADCSR.ADST bit must be 0 when the GBRP bit is to be set.
The setting of the GBRP bit is enabled when the PGS bit is 1.

54.2.23 A/D Comparison Function Control Register (ADCMPCR)

Address(es): S12AD.ADCMPCR 0008 9090h, S12AD1.ADCMPCR 0008 9190h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CMPAIE	WCMPE	CMPBIE	—	CMPAE	—	CMPBE	—	—	—	—	—	—	—	CMPAB[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	CMPAB[1:0]	Window A/B Complex Conditions Setting	b1 b0 0 0: Window A comparison condition matched OR window B comparison condition matched 0 1: Window A comparison condition matched EXOR window B comparison condition matched 1 0: Window A comparison condition matched AND window B comparison condition matched 1 1: Setting is prohibited	R/W
b8 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b9	CMPBE	Comparison Window B Enable	0: Comparison window B disabled 1: Comparison window B enabled	R/W
b10	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b11	CMPAE	Comparison Window A Enable	0: Comparison window A disabled 1: Comparison window A enabled	R/W
b12	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b13	CMPBIE	Comparison Window B Interrupt Enable	0: Comparison interrupt by a match with the comparison condition (window B) is disabled 1: Comparison interrupt by a match with the comparison condition (window B) is enabled	R/W
b14	WCMPE	Window Function Setting	0: The window function is disabled Window A or B operates as a comparator for comparing between one value on the low side and the A/D converted value 1: The window function is enabled Window A or B operates as a window comparator for comparing between two values on the high and low sides and the A/D converted value	R/W
b15	CMPAIE	Comparison Window A Interrupt Enable	0: Comparison interrupt by a match with the comparison condition (window A) is disabled 1: Comparison interrupt by a match with the comparison condition (window A) is enabled	R/W

The ADCMPCR register is used to set the settings for the comparison window function (windows A and B).

CMPAB[1:0] Bits (Window A/B Complex Conditions Setting)

The CMPAB[1:0] bits are enabled when single scan mode and window A/B are both enabled (CMPAE bit = 1 and CMPBE bit = 1). These bits specify the monitor conditions of the ADWINMON.MONCOMB bits. The CMPAB[1:0] bits should be set when the ADCSR.ADST bit is 0.

CMPBE Bit (Comparison Window B Enable)

This bit is used to disable or enable comparison window B. The CMPBE bit should be set when the ADCSR.ADST bit is 0.

To set the following registers, set this bit to 0.

- A/D channel select registers A0/A1/B0/B1 (ADANSA0, ADANSA1, ADANSB0, and ADANSB1)
- Bits OCSB, TSSB, OCSA, and TSSA in the A/D conversion extended input control register (ADEXICR.OCSB, TSSB, OCSA, and TSSA)

- Bits OCSC and TSSC in the A/D group C extended input control register (ADGCEXCR.OCSC and TSSC)
- The CMPCHB[5:0] bits in the window B channel select register (ADCMPBNSR.CMPCHB[5:0])

CMPAE Bit (Comparison Window A Enable)

This bit is used to disable or enable comparison window A. The CMPAE bit should be set when the ADCSR.ADST bit is 0.

To set the following registers, set this bit to 0.

- A/D channel select registers A0/A1/B0/B1 (ADANSA0, ADANSA1, ADANSB0, and ADANSB1)
- Bits OCSB, TSSB, OCSA, and TSSA in the A/D conversion extended input control register (ADEXICR.OCSB, TSSB, OCSA, and TSSA)
- Bits OCSC and TSSC in the A/D group C extended input control register (ADGCEXCR.OCSC and TSSC)
- Window A channel select registers 0 and 1 (ADCMPANSR0 and ADCMPANSR1)
- Window A extended input select register (ADCMPANSER)

CMPBIE Bit (Comparison Window B Interrupt Enable)

Enables or disables comparison interrupts by a window B comparison condition match. A single comparison interrupt exists for each unit. Table 54.14 lists the relationship between each unit and its comparison interrupt.

WCMPE Bit (Window Function Setting)

This bit is used to disable or enable the window function. The WCMPE bit should be set when the ADCSR.ADST bit is 0.

CMPAIE Bit (Comparison Window A Interrupt Enable)

Enables or disables comparison interrupts by a window A comparison condition match. A single comparison interrupt exists for each unit. Table 54.14 lists the relationship between each unit and its comparison interrupt.

Table 54.14 Relationship Between Each Unit and its Comparison Interrupt Unit

	Comparison Interrupt	
Unit	**When Window A Comparison Condition is Met**	**When Window B Comparison Condition is Met**
S12AD	S12CMPAI	S12CMPBI
S12AD1	S12CMPAI1	S12CMPBI1

54.2.24 A/D Comparison Function Window A Channel Select Register 0 (ADCMPANSR0)

(1) S12AD.ADCMPANSR0

Address(es): 0008 9094h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CMPCHA007	CMPCHA006	CMPCHA005	CMPCHA004	CMPCHA003	CMPCHA002	CMPCHA001	CMPCHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCHA000	Comparison Window A Channel Select	0: AN000 to AN007 are excluded from the targets for comparison window A 1: AN000 to AN007 are included as the targets for comparison window A	R/W
b1	CMPCHA001			R/W
b2	CMPCHA002			R/W
b3	CMPCHA003			R/W
b4	CMPCHA004			R/W
b5	CMPCHA005			R/W
b6	CMPCHA006			R/W
b7	CMPCHA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register selects analog inputs AN000 to AN007 of the channels that perform comparison with the conditions of comparison window A.

CMPCHA0n Bit (n = 00 to 07) (Comparison Window A Channel Select)

The comparison function is enabled when the CMPCHA0n bit with the same index number as the A/D conversion channel selected by the ADANSA0.ANSA0n bit (n = 00 to 07), ADANSB0.ANSB0n bit, and ADANSC0.ANSC0n bit is set to 1.

The CMPCHA0n bit should be set to 1 while the ADCSR.ADST bit is 0.

(2) S12AD1.ADCMPANSR0

Address(es): 0008 9194h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CMPCHA015	CMPCHA014	CMPCHA013	CMPCHA012	CMPCHA011	CMPCHA010	CMPCHA009	CMPCHA008	CMPCHA007	CMPCHA006	CMPCHA005	CMPCHA004	CMPCHA003	CMPCHA002	CMPCHA001	CMPCHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCHA000	Comparison Window A Channel Select	0: AN100 to AN115 are excluded from the targets for comparison window A 1: AN100 to AN115 are included as the targets for comparison window A	R/W
b1	CMPCHA001			R/W
b2	CMPCHA002			R/W
b3	CMPCHA003			R/W
b4	CMPCHA004			R/W
b5	CMPCHA005			R/W
b6	CMPCHA006			R/W
b7	CMPCHA007			R/W
b8	CMPCHA008			R/W
b9	CMPCHA009			R/W
b10	CMPCHA010			R/W
b11	CMPCHA011			R/W
b12	CMPCHA012			R/W
b13	CMPCHA013			R/W
b14	CMPCHA014			R/W
b15	CMPCHA015			R/W

This register selects analog inputs AN100 to AN115 of the channels that perform comparison with the conditions of comparison window A.

CMPCHA0n Bit (n = 00 to 15) (Comparison Window A Channel Select)

The comparison function is enabled when the CMPCHA0n bit with the same index number as the A/D conversion channel selected by the ADANSA0.ANSA0n bit (n = 00 to 15), ADANSB0.ANSB0n bit, and ADANSC0.ANSC0n bit is set to 1.

The CMPCHA0n bit should be set while the ADCSR.ADST bit is 0.

54.2.25 A/D Comparison Function Window A Channel Select Register 1 (ADCMPANSR1)

Address(es): S12AD1.ADCMPANSR1 0008 9196h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	CMPCHA104	CMPCHA103	CMPCHA102	CMPCHA101	CMPCHA100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPCHA100	Comparison Window A Channel Select	0: AN116 to AN120 are excluded from the targets for comparison window A 1: AN116 to AN120 are included as the targets for comparison window A	R/W
b1	CMPCHA101			R/W
b2	CMPCHA102			R/W
b3	CMPCHA103			R/W
b4	CMPCHA104			R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register selects analog input channels AN116 to AN120 that compare with the conditions of comparison window A.

CMPCHA1n Bit (n = 00 to 04) (Comparison Window A Channel Select)

The comparison function is enabled when the CMPCHA1n bit with the same index number as the A/D conversion channel selected by the ADANSA0.ANSA0n bit (n = 00 to 04), ADANSB0.ANSB0n bit, and ADANSC0.ANSC0n bit is set to 1.

The CMPCHA1n bit should be set while the ADCSR.ADST bit is 0.

54.2.26 A/D Comparison Function Window A Extended Input Select Register (ADCMPANSER)

Address(es): S12AD1.ADCMPANSER 0008 9192h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	CMPSOC	CMPSTS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTS	Temperature Sensor Output Comparison Select	0: Temperature sensor output is excluded from the targets for comparison window A 1: Temperature sensor output is included as the targets for comparison window A	R/W
b1	CMPSOC	Internal Reference Voltage Compare Select	0: Internal reference voltage is excluded from the targets for comparison window A 1: Internal reference voltage is included as the targets for comparison window A	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register selects whether the temperature sensor output or internal reference voltage is compared under the conditions of comparison window A.

CMPSTS Bit (Temperature Sensor Output Comparison Select)

The comparison window A is enabled when the CMPSTS bit is set to 1 while the ADEXICR.TSSA, ADEXICR.TSSB, or ADGCEXCR.TSSC bit is 1. The CMPSTS bit should be set while the ADCSR.ADST bit is 0.

CMPSOC Bit (Internal Reference Voltage Compare Select)

The comparison window A function is enabled when the ADEXICR.OCSA, ADEXICR.OCSB, or ADGCEXCR.OCSC bit is 1. The CMPSOC bit should be set while the ADCSR.ADST bit is 0.

54.2.27 A/D Comparison Function Window A Comparison Condition Setting Register 0 (ADCMPLR0)

(1) S12AD.ADCMPLR0

Address(es): 0008 9098h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CMPLCHA007	CMPLCHA006	CMPLCHA005	CMPLCHA004	CMPLCHA003	CMPLCHA002	CMPLCHA001	CMPLCHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPLCHA000	Comparison Window A Comparison Condition Select	When the window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADCMPDR0 register value > A/D converted value 1: ADCMPDR0 register value < A/D converted value When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D converted value 1: ADCMPDR0 register value < A/D converted value < ADCMPDR1 register value	R/W
b1	CMPLCHA001			R/W
b2	CMPLCHA002			R/W
b3	CMPLCHA003			R/W
b4	CMPLCHA004			R/W
b5	CMPLCHA005			R/W
b6	CMPLCHA006			R/W
b7	CMPLCHA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the conditions for comparison of the values in the S12AD.ADCMPDR0/ADCMPDR1 register and the value of A/D conversion. The S12AD.ADCSR.ADST bit is 0.

CMPLCHA0n Bit (n = 00 to 07) (Comparison Window A Comparison Condition Select)

This bit specifies the comparison conditions of the channels (AN000 to AN007) targeted for the window A comparison conditions. The condition can be specified for each analog input for comparison. The CMPLCHA000 bit corresponds to AN000 and the CMPLCHA007 bit corresponds to AN007.

(2) S12AD1.ADCMPLR0

Address(es): 0008 9198h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CMPLCHA015	CMPLCHA014	CMPLCHA013	CMPLCHA012	CMPLCHA011	CMPLCHA010	CMPLCHA009	CMPLCHA008	CMPLCHA007	CMPLCHA006	CMPLCHA005	CMPLCHA004	CMPLCHA003	CMPLCHA002	CMPLCHA001	CMPLCHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPLCHA000	Comparison Window A Comparison Condition Select	When the window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADCMPDR0 register value > A/D converted value 1: ADCMPDR0 register value < A/D converted value When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D converted value 1: ADCMPDR0 register value < A/D converted value < ADCMPDR1 register value	R/W
b1	CMPLCHA001			R/W
b2	CMPLCHA002			R/W
b3	CMPLCHA003			R/W
b4	CMPLCHA004			R/W
b5	CMPLCHA005			R/W
b6	CMPLCHA006			R/W
b7	CMPLCHA007			R/W
b8	CMPLCHA008			R/W
b9	CMPLCHA009			R/W
b10	CMPLCHA010			R/W
b11	CMPLCHA011			R/W
b12	CMPLCHA012			R/W
b13	CMPLCHA013			R/W
b14	CMPLCHA014			R/W
b15	CMPLCHA015			R/W

This register specifies the conditions for comparing between the values of the S12AD1.ADCMPDR0/ADCMPDR1 registers and the result of A/D conversion. The S12AD1.ADCMPLR0 register should be set while the S12AD1.ADCSR.ADST bit is 0.

CMPLCHA0n Bit (n = 00 to 15) (Comparison Window A Comparison Condition Select)

This bit specifies the conditions for comparison with the target channels for window A (AN100 to AN115). The conditions can be specified for each analog input for comparison. The CMPLCHA000 bit corresponds to AN100 and the CMPLCHA015 bit corresponds to AN115.

When the result of comparison of each analog input matches with the pre-set condition, the S12AD1.ADCMPSR0.CMPSTCHA0n flag (n = 00 to 15) is set to 1 and a comparison interrupt (S12CMPAI1) is generated. The conditions for comparison are shown in Figure 54.4.

(1) Comparison condition when the window function is disabled

CMPLCHA0n = 0

ADCMPDR0 register value ≤ A/D converted value	Not matched
ADCMPDR0 register value > A/D converted value	Matched

CMPLCHA0n = 1

ADCMPDR0 register value < A/D converted value	Matched
ADCMPDR0 register value ≥ A/D converted value	Not matched

(2) Comparison condition when the window function is enabled

CMPLCHA0n = 0

ADCMPDR1 register value < A/D converted value	Matched
ADCMPDR0 register value ≤ A/D converted value ≤ ADCMPDR1 register value	Not matched
A/D converted value < ADCMPDR0 register value	Matched

CMPLCHA0n = 1

ADCMPDR1 register value ≤ A/D converted value	Not matched
ADCMPDR0 register value < A/D converted value < ADCMPDR1 register value	Matched
A/D converted value ≤ ADCMPDR0 register value	Not matched

Figure 54.4 Details of Comparison Condition: Comparison Function Window A

54.2.28 A/D Comparison Function Window A Comparison Condition Setting Register 1 (ADCMPLR1)

Address(es): S12AD1.ADCMPLR1 0008 919Ah

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	CMPLCHA104	CMPLCHA103	CMPLCHA102	CMPLCHA101	CMPLCHA100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPLCHA100	Comparison Window A Comparison Condition Select	When the window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADCMPDR0 register value > A/D converted value 1: ADCMPDR0 register value < A/D converted value When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D converted value < ADCMPDR0 register value or ADCMPDR1 register value < A/D converted value 1: ADCMPDR0 register value < A/D converted value < ADCMPDR1 register value	R/W
b1	CMPLCHA101			R/W
b2	CMPLCHA102			R/W
b3	CMPLCHA103			R/W
b4	CMPLCHA104			R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the conditions for comparison of the value of the ADCMPDR0/ADCMPDR1 register and the result of A/D conversion. The ADCMPLR1 register should be set while the ADCSR.ADST bit is 0.

CMPLCHA1n Bit (n = 00 to 04) (Comparison Window A Comparison Condition Select)

This bit specifies the conditions for comparison with the target channels for window A (AN116 to AN120). The condition can be specified for each analog input for comparison. The CMPLCHA100 bit corresponds to AN116 and the CMPLCHA104 bit corresponds to AN120.

When the result of comparison of each analog input matches with the pre-set condition, the ADCMPSR1.CMPSTCHA1n flag (n = 00 to 04) is set to 1. A comparison interrupt (S12CMPAI1) is generated.

Figure 54.4 shows the conditions for comparison.

54.2.29 A/D Comparison Function Window A Extended Input Comparison Condition Setting Register (ADCMPLER)

Address(es): S12AD1.ADCMPLER 0008 9193h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	CMPLOC	CMPLTS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPLTS	Comparison Window A Temperature Sensor Output Comparison Condition Select	When the window A function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADCMPDR0 register value > A/D converted value 1: ADCMPDR0 register value < A/D converted value When the window A function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D converted value < ADCMPDR0 register value or A/D converted value > ADCMPDR1 register value 1: ADCMPDR0 register value < A/D converted value < ADCMPDR1 register value	R/W
b1	CMPLOC	Comparison Window A Internal Reference Voltage Comparison Condition Select	When the window A function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADCMPDR0 register value > A/D converted value 1: ADCMPDR0 register value < A/D converted value When the window A function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D converted value < ADCMPDR0 register value or A/D converted value > ADCMPDR1 register value 1: ADCMPDR0 register value < A/D converted value < ADCMPDR1 register value	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the conditions for comparison of the value of the ADCMPDR0/ADCMPDR1 register and the result of A/D conversion. The ADCMPLER register should be set while the ADCSR.ADST bit is 0.

CMPLTS Bit (Comparison Window A Temperature Sensor Output Comparison Condition Select)

This bit selects the comparison conditions of temperature sensor output targeted for window A.
When the result of comparison of temperature sensor output matches with the pre-set condition, the ADCMPSER.CMPFTS flag is set to 1. A comparison interrupt (S12CMPAI1) is generated.
Figure 54.4 shows the conditions for comparison.

CMPLOC Bit (Comparison Window A Internal Reference Voltage Comparison Condition Select)

This bit selects the comparison conditions of the internal reference voltage targeted for window A.
When the result of comparison of the internal reference voltage matches with the pre-set condition, the ADCMPSER.CMPFOC flag is set to 1. A comparison interrupt (S12CMPAI1) is generated.
Figure 54.4 shows the conditions for comparison.

54.2.30 A/D Comparison Function Window A Lower Level Setting Register (ADCMPDR0)

Address(es): S12AD.ADCMPDR0 0008 909Ch, S12AD1.ADCMPDR0 0008 919Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a readable and writable register that specifies the reference data when the comparison window A function is used. The ADCMPDR0 register specifies the lower level of window A.
Writing to the ADCMPDR0 register is enabled even when A/D conversion is in progress. Rewriting the register value during the A/D conversion dynamically changes the reference data.
Satisfy the condition of [Upper limit level ≥ Lower limit level (ADCMPDR1 setting value ≥ ADCMPDR0 setting value)] when setting.

The data formats of the register for each given condition are shown below.

- Setting of the A/D data register format select bit (flush-right or -left format)
- Setting of the A/D conversion resolution setting bit (12, 10, or 8 bits)
- Setting of the A/D converted value addition/averaging function channel select register (when A/D converted value average mode is selected or not selected)
- Setting of the A/D converted value addition/average count select register (when addition/averaging mode is selected and addition count is selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D converted value addition/averaging mode is not selected

- Flush-right format with setting for 12-bit resolution
  The comparison level (lower) to be compared is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format with setting for 10-bit resolution
  The comparison level (lower) to be compared is set in bits 9 to 0. Write 0 to bits 15 to 10.
- Flush-right format with setting for 8-bit resolution
  The comparison level (lower) to be compared is set in bits 7 to 0. Write 0 to bits 15 to 8.
- Flush-left format with setting for 12-bit resolution
  The comparison level (lower) to be compared is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with setting for 10-bit resolution
  The comparison level (lower) to be compared is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with setting for 8-bit resolution
  The comparison level (lower) to be compared is set in bits 15 to 8. Write 0 to bits 7 to 0.

(2) When A/D converted value addition/averaging mode is selected

- Flush-right format with setting for 12-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format with setting for 10-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 9 to 0. Write 0 to bits 15 to 10.

- Flush-right format with setting for 8-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 7 to 0. Write 0 to bits 15 to 8.
- Flush-left format with setting for 12-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with setting for 10-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with setting for 8-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 8. Write 0 to bits 7 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D converted value averaging mode is selected

- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 13 to 0. Write 0 to bits 15 and 14.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 11 to 0. Write 0 to bits 15 and 12.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 9 to 0. Write 0 to bits 15 and 10.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the value of A/D conversion of the same channel is set in bits 15 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the A/D converted value of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (lower) to be compared with the A/D converted value of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (lower) to be compared with the A/D converted value of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the A/D converted value of the same channel is set in bits 15 to 0.

When A/D converted value addition mode is selected, the value for comparison with the result of cumulative A/D converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADCMPDR0 register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADCMPDR0 register.
Even when A/D converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

54.2.31 A/D Comparison Function Window A Upper Level Setting Register (ADCMPDR1)

Address(es): S12AD.ADCMPDR1 0008 909Eh, S12AD1.ADCMPDR1 0008 919Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a readable and writable register that specifies the data for reference when the comparison window A function is used. The register specifies the upper level of window A.
A write operation to the ADCMPDR1 register is enabled even during A/D conversion. Rewriting the value of the register during A/D conversion dynamically changes the reference data.
Satisfy the condition of [upper limit level ≥ lower limit level (ADCMPDR1 setting value ≥ ADCMPDR0 setting value)] when setting.
The ADCMPDR1 register is not used when the window function is disabled.

The data formats of the register for each given condition are shown below.

- Setting of the A/D data register format select bit (flush-right or -left format)
- Setting of the A/D conversion resolution setting bit (12, 10, or 8 bits)
- Setting of the A/D converted value addition/averaging function channel select register (when A/D converted value averaging mode is selected or not selected)
- Setting of the A/D converted value addition/averaging time select register (when addition/averaging mode is select and addition count is selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D-converted value addition/averaging mode is not selected

- Flush-right format with the setting for 12-bit resolution
  The comparison level (upper) is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format with the setting for 10-bit resolution
  The comparison level (upper) is set in bits 9 to 0. Write 0 to bits 15 to 10.
- Flush-right format with the setting for 8-bit resolution
  The comparison level (upper) is set in bits 7 to 0. Write 0 to bits 15 to 8.
- Flush-left format with the setting for 12-bit resolution
  The comparison level (upper) is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with the setting for 10-bit resolution
  The comparison level (upper) is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with the setting for 8-bit resolution
  The comparison level (upper) is set in bits 15 to 8. Write 0 to bits 7 to 0.

(2) When A/D-converted averaging mode is selected

- Flush-right format with the setting for 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format with the setting for 10-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 9 to

0. Write 0 to bits 15 to 10.

- Flush-right format with the setting for 8-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 7 to 0. Write 0 to bits 15 to 8.
- Flush-left format with the setting for 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with the setting for 10-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with the setting for 8-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 8. Write 0 to bits 7 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D converted value averaging mode is selected

- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set bits 13 to 0. Write 0 to bits 15 to 14.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set bits 9 to 0. Write 0 to bits 15 to 10.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set bits 15 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D converted value of the same channel is set in bits 15 to 0.

When A/D converted value addition mode is selected, the value for comparison with the result of cumulative A/D converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADCMPDR1 register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADCMPDR1 register.
Even when A/D converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

54.2.32 A/D Comparison Function Window A Channel Status Register 0 (ADCMPSR0)

(1) S12AD.ADCMPSR0

Address(es): 0008 90A0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	CMPST CHA007	CMPST CHA006	CMPST CHA005	CMPST CHA004	CMPST CHA003	CMPST CHA002	CMPST CHA001	CMPST CHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTCHA000	Comparison Window A Flag	When window A operation is enabled (ADCMPCR.CMPAE = 1) These bits indicate the comparison result of the channels (AN000 to AN007) for the window A comparison condition 0: Comparison condition is not satisfied. 1: Comparison condition is satisfied.	R/W
b1	CMPSTCHA001			R/W
b2	CMPSTCHA002			R/W
b3	CMPSTCHA003			R/W
b4	CMPSTCHA004			R/W
b5	CMPSTCHA005			R/W
b6	CMPSTCHA006			R/W
b7	CMPSTCHA007			R/W
b15 to b8	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This is a register that stores the result of comparison by the comparison window A function.

CMPSTCHA0n Flag (n = 00 to 07) (Comparison Window A Flag)

These are status flags that indicate the result of comparison of the channels for the window A comparison conditions. When the conversion result matches with the comparison condition that is set in the ADCMPLR0.CMPLCHA0n bit (n = 00 to 07) upon completion of A/D conversion, these flags are set to 1. When the ADCMPCR.CMPIE bit is 1, a comparison interrupt request (S12CMPAI) is generated upon the setting of the flag.
The CMPSTCHA000 flag corresponds to AN000 and the CMPSTCHA007 flag corresponds to AN007.
1 cannot be written to the CMPSTCHA0n flag.
[Setting condition]

- When ADCMPCR.CMPAE = 1 and the condition set in the ADCMPLR0.CMPLCHA0n bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

(2) S12AD1.ADCMPSR0

Address(es): 0008 91A0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CMPST CHA015	CMPST CHA014	CMPST CHA013	CMPST CHA012	CMPST CHA011	CMPST CHA010	CMPST CHA009	CMPST CHA008	CMPST CHA007	CMPST CHA006	CMPST CHA005	CMPST CHA004	CMPST CHA003	CMPST CHA002	CMPST CHA001	CMPST CHA000
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTCHA000	Comparison Window A Flag	When window A operation is enabled (ADCMPCR.CMPAE = 1) These bits indicate the comparison result of the channels (AN100 to AN115) for the window A comparison condition 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied	R/W
b1	CMPSTCHA001			R/W
b2	CMPSTCHA002			R/W
b3	CMPSTCHA003			R/W
b4	CMPSTCHA004			R/W
b5	CMPSTCHA005			R/W
b6	CMPSTCHA006			R/W
b7	CMPSTCHA007			R/W
b8	CMPSTCHA008			R/W
b9	CMPSTCHA009			R/W
b10	CMPSTCHA010			R/W
b11	CMPSTCHA011			R/W
b12	CMPSTCHA012			R/W
b13	CMPSTCHA013			R/W
b14	CMPSTCHA014			R/W
b15	CMPSTCHA015			R/W

This is a register that stores the result of comparison of comparison window A.

CMPSTCHA0n Flag (n = 00 to 15) (Comparison Window A Flag)

These are status flags that indicate the result of comparison of the channels (AN100 to AN115) of the comparison condition for window A. When the conversion result matches with the comparison condition specified in the ADCMPLR0.CMPLCHA0n bit (n = 00 to 15) upon completion of A/D conversion, this flag is set to 1. When the ADCMPCR.CMPIE bit is 1, a comparison interrupt request (S12CMPAI1) is generated upon the setting of the flag. The CMPSTCHA000 flag corresponds to AN100 and the CMPSTCHA015 flag corresponds to AN115.
1 cannot be written to the CMPSTCHA0n flag.
[Setting condition]

- When ADCMPCR.CMPAE = 1, the condition set in the ADCMPLR0.CMPLCHA0n bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

54.2.33 A/D Comparison Function Window A Channel Status Register 1 (ADCMPSR1)

Address(es): S12AD1.ADCMPSR1 0008 91A2h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	CMPST CHA104	CMPST CHA103	CMPST CHA102	CMPST CHA101	CMPST CHA100
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTCHA100	Comparison Window A Flag	When window A operation is enabled (ADCMPCR.CMPAE = 1) These bits indicate the comparison result of the channels (AN116 to AN120) for window A comparison condition 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/W
b1	CMPSTCHA101			R/W
b2	CMPSTCHA102			R/W
b3	CMPSTCHA103			R/W
b4	CMPSTCHA104			R/W
b15 to b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This is a register that stores the result of the comparison of the comparison window A function.

CMPSTCHA1n Flag (n = 00 to 04) (Comparison Window A Flag)

These are status flags that indicate the result of comparison of the channels (AN116 to AN120) of the comparison condition for window A. When the conversion result matches with the comparison condition specified in the ADCMPLR1.CMPLCHA1n bit (n = 00 to 04) upon completion of A/D conversion, this flag is set to 1. When the ADCMPCR.CMPIE bit is 1, a comparison interrupt request (S12CMPAI1) is generated upon the setting of the flag. The CMPSTCHA100 flag corresponds to AN116 and the CMPSTCHA104 flag corresponds to AN120.

1 cannot be written to the CMPSTCHA1n flag.

[Setting condition]

- When ADCMPCR.CMPAE = 1, the condition set in the ADCMPLR1.CMPLCHA1n bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

54.2.34 A/D Comparison Function Window A Extended Input Channel Status Register (ADCMPSER)

Address(es): S12AD1.ADCMPSER 0008 91A4h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	CMPFOC	CMPFTS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPFTS	Comparison Window A Temperature Sensor Output Comparison Flag	When window A operation is enabled (ADCMPCR.CMPAE = 1) This bit indicates the comparison result of the temperature sensor output 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/W
b1	CMPFOC	Comparison Window A Internal Reference Voltage Comparison Flag	When window A operation is enabled (ADCMPCR.CMPAE = 1) This bit indicates the comparison result of the internal reference voltage 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This is a register that stores the result of the comparison of the comparison window A function.

CMPFTS Flag (Comparison Window A Temperature Sensor Output Comparison Flag)

This is a status flag that indicates the result of comparison of the temperature sensor output. When the conversion result matches with the comparison condition specified in the ADCMPLER.CMPLTS bit upon completion of A/D conversion, this flag is set to 1. When the ADCMPCR.CMPIE bit is 1, a comparison interrupt request (S12CMPAI1) is generated upon the setting of the flag.

1 cannot be written to the CMPFTS flag.

[Setting condition]

- When ADCMPCR.CMPAE = 1, the condition set in the ADCMPLER.CMPLTS bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

CMPFOC Flag (Comparison Window A Internal Reference Voltage Comparison Flag)

This is a status flag that indicates the result of comparison of the internal reference voltage. When the conversion result matches with the comparison condition specified in the ADCMPLER.CMPLOC bit upon completion of A/D conversion, this flag is set to 1. When the ADCMPCR.CMPIE bit is 1, a comparison interrupt request (S12CMPAI1) is generated upon the setting of the flag.

1 cannot be written to the CMPFOC flag.

[Setting condition]

- When ADCMPCR.CMPAE = 1, the condition set in the ADCMPLER.CMPLOC bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

54.2.35 A/D Comparison Function Window A/B Status Monitoring Register (ADWINMON)

Address(es): S12AD.ADWINMON 0008 908Ch, S12AD1.ADWINMON 0008 918Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	MONCMPB	MONCMPA	—	—	—	MONCOMB
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	MONCOMB	Combination Result Monitoring	When window A operation is enabled (ADCMPCR.CMPAE = 1) These bits indicate the comparison result of the internal reference voltage 0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R
b3 to b1	—	Reserved	These bits are read as 0.	R
b4	MONCMPA	Comparison Result Monitor A	0: The comparison condition for window A is not satisfied. 1: The comparison condition for window A is satisfied.	R
b5	MONCMPB	Comparison Result Monitor B	0: The comparison condition for window B is not satisfied. 1: The comparison condition for window B is satisfied.	R
b7, b6	—	Reserved	These bits are read as 0.	R

This register can monitor the results of comparison and the combined result.

MONCOMB Bit (Combination Result Monitoring)

This is a dedicated bit for reading the combined result of comparison condition A and B that were set in the ADCMPCR.CMPAB[1:0] bits as a combined condition.

[Setting condition]

- When ADCMPCR.CMPAE = 1 and ADCMPCR.CMPBE = 1, the condition set in the ADCMPCR.CMPAB[1:0] bits is satisfied.

[Clearing condition]

- No match with the combined condition set in the ADCMPCR.CMPAB[1:0] bits
- When ADCMPCR.CMPAE = 0 or ADCMPCR.CMPBE = 0

MONCMPA Bit (Comparison Result Monitor A)

This is a dedicated bit for reading 1 when the condition set in the ADCMPLR0, ADCMPLR1, or ADCMPLER matches with the A/D converted value of the channel targeted for window A and for reading 0 when such condition is not satisfied.

[Setting condition]

- When ADCMPCR.CMPAE = 1, the condition set in the ADCMPLR0.CMPLCHA0n bit is satisfied.

[Clearing condition]

- When ADCMPCR.CMPAE = 1, the condition set in the ADCMPLR0.CMPLCHA0n bit is not satisfied.
- When ADCMPCR.CMPAE = 0, (ADCMPCR.CMPAE is automatically cleared to 0)

MONCMPB Bit (Comparison Result Monitor B)

This is a dedicated bit for reading 1 when the condition set in the ADCMPBNSR.CMPLB matches with the A/D converted value of the channel targeted for window B and for reading 0 when such condition is not satisfied.

[Setting condition]

- When ADCMPCR.CMPBE = 1, the condition set in the ADCMPBNSR.CMPLB bit is satisfied.

[Clearing condition]

- When ADCMPCR.CMPBE = 1, the condition set in the ADCMPBNSR.CMPLB bit is not satisfied.
- When ADCMPCR.CMPBE = 0, (ADCMPCR.CMPBE is automatically cleared to 0)

54.2.36 A/D Comparison Function Window B Channel Select Register (ADCMPBNSR)

(1) S12AD.ADCMPBNSR

Address(es): 0008 90A6h

	b7	b6	b5	b4	b3	b2	b1	b0
	CMPLB	—	CMPCHB[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	CMPCHB[5:0]	Comparison Window B Channel Select	Select the channel that compares with the condition of comparison window B b5 b0 0 0 0 0 0 0: AN000 0 0 0 0 0 1: AN001 0 0 0 0 1 0: AN002 : : 0 0 0 1 1 0: AN006 0 0 0 1 1 1: AN007 Settings other than above are prohibited.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	CMPLB	Comparison Window B Comparison Condition Setting	When the window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADWINLLB register value > A/D converted value 1: ADWINLLB register value < A/D converted value When the window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D converted value < ADWINLLB register value or ADWINULB register value < A/D converted value 1: ADWINLLB register value < A/D converted value < ADWINULB register value	R/W

This register is used to specify the comparison window B function.

CMPCHB[5:0] Bits (Comparison Window B Channel Select)

These bits select the channel to be compared with the comparison window B from AN000 to AN007.
When the number of the A/D conversion channel selected in the ADANSAy.ANSAyn bit (y = 0 to 1, n = 00 to 07) and ADANSBy.ANSByn bit, the comparison window B function is enabled.
The CMPCHB[5:0] bits should be set while the ADCSR.ADST bit is 0.

CMPLB Bit (Comparison Window B Comparison Condition Setting)

This bit specifies the condition for comparison of the channels for window B. When the comparison result of each analog input matches the pre-set condition, the ADCMPBSR.CMPSTB flag is set to 1, a comparison interrupt request (S12CMPBI) is generated. Figure 54.5 shows the conditions for comparison.

(2) S12AD1.ADCMPBNSR

Address(es): 0008 91A6h

	b7	b6	b5	b4	b3	b2	b1	b0
	CMPLB	—	CMPCHB[5:0]					
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	CMPCHB[5:0]	Comparison Window B Channel Select	Select the channel that compares with the condition of comparison window B b5 b0 0 0 0 0 0 0: AN100 0 0 0 0 0 1: AN101 0 0 0 0 1 0: AN102 : : 0 0 0 1 1 0: AN106 0 0 0 1 1 1: AN107 : : 0 1 0 0 0 0: AN116 0 1 0 0 0 1: AN117 0 1 0 0 1 0: AN118 0 1 0 0 1 1: AN119 0 1 0 1 0 0: AN120 1 0 0 0 0 0: Temperature sensor 1 0 0 0 0 1: Internal reference voltage Settings other than above are prohibited.	R/W
b6	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b7	CMPLB	Comparison Window B Comparison Condition Setting	When window function is disabled (the ADCMPCR.WCMPE bit is 0) 0: ADWINLLB register value > A/D converted value 1: ADWINLLB register value < A/D converted value When window function is enabled (the ADCMPCR.WCMPE bit is 1) 0: A/D converted value < ADWINLLB register value or ADWINULB register value < A/D converted value 1: ADWINLLB register value < A/D converted value < ADWINULB register value	R/W

This register is used to specify the compare window B function.

CMPCHB[5:0] Bits (Comparison Window B Channel Select)

These bits select the channels to be compared under the comparison window B condition from AN100 to AN120, temperature sensor, internal reference voltage.

When the number of the A/D conversion channel selected in the ADANSAy.ANSAyn bit (y = 0 to 1, n = 00 to 15) and ADANSBy.ANSByn bit is specified, the comparison window B function is enabled.

The CMPCHB[5:0] bits should be set while the ADCSR.ADST bit is 0.

CMPLB Bit (Comparison Window B Comparison Condition Setting)

This bit specifies the condition for comparison of the channels for window B. When the comparison result of each analog input matches the pre-set condition, the ADCMPBSR.CMPSTB flag is set to 1, a comparison interrupt request (S12CMPBI1) is generated. Figure 54.5 shows the conditions for comparison.

(1) Comparison condition when the window function is disabled

CMPLB = 0

ADWINLLB register value ≤ A/D converted value	Not matched
ADWINLLB register value > A/D converted value	Matched

CMPLB = 1

ADWINLLB register value < A/D converted value	Matched
ADWINLLB register value ≥ A/D converted value	Not matched

(2) Comparison condition when the window function is enabled

CMPLB = 0

AD converted value > ADWINULB register value	Matched
ADWINLLB register value ≤ AD converted value ≤ ADWINULB register value	Not matched
AD converted value < ADWINLLB register value	Matched

CMPLB = 1

AD converted value ≥ ADWINULB register value	Not matched
ADWINLLB register value < A/D converted value < ADWINULB register value	Matched
AD converted value ≤ ADWINLLB register value	Not matched

Figure 54.5 Details of Comparison Condition: Comparison Function Window B

54.2.37 A/D Comparison Function Window B Lower Level Setting Register (ADWINLLB)

Address(es): S12AD.ADWINLLB 0008 90A8h, S12AD1.ADWINLLB 0008 91A8h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a readable and writable register that specifies reference data when comparison window B is in use. The register specifies the lower level of window B.
A write operation to the ADCMPDR1 register is enabled even during A/D conversion. Rewriting the value of the register during A/D conversion dynamically changes the reference data.
Satisfy the condition of [upper limit level ≥ lower limit level (ADWINULB setting value ≥ ADWINLLB setting value)] when setting.

The data formats of the register for each given condition are shown below.

- Setting of the A/D data register format select bit (flush-right or -left format)
- Setting of the A/D conversion resolution setting bit (12, 10, or 8 bits)
- Setting of the A/D converted value addition/averaging function channel select register (A/D converted value averaging mode: selected or not selected)
- Setting of the A/D converted value addition/averaging count select register (addition/averaging mode selected, addition count selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D-converted value addition/averaging mode is not selected

- Flush-right format with the setting for 12-bit resolution
  The comparison level (lower) is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format with the setting for 10-bit resolution
  The comparison level (lower) is set in bits 9 to 0. Write 0 to bits 15 to 10.
- Flush-right format with the setting for 8-bit resolution
  The comparison level (lower) is set in bits 7 to 0. Write 0 to bits 15 to 8.
- Flush-left format with the setting for 12-bit resolution
  The comparison level (lower) is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with the setting for 10-bit resolution
  The comparison level (lower) is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with the setting for 8-bit resolution
  The comparison level (lower) is set in bits 15 to 8. Write 0 to bits 7 to 0.

(2) When A/D-converted averaging mode is selected

- Flush-right format with the setting for 12-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format with the setting for 10-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 9 to 0. Write 0 to bits 15 to 10.

- Flush-right format with the setting for 8-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 7 to 0. Write 0 to bits 15 to 8.
- Flush-left format with the setting for 12-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with the setting for 10-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with the setting for 8-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 8. Write 0 to bits 7 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D-converted addition mode is selected

- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 13 to 0. Write 0 to bits 15 and 14.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 9 to 0. Write 0 to bits 15 and 10.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (lower) to be compared with the A/D-converted results of the same channel is set in bits 15 to 0.

When A/D converted value addition mode is selected, the value for comparison with the result of cumulative A/D converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADWINLLB register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADWINLLB register.
Even when A/D converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

54.2.38 A/D Comparison Function Window B Upper Level Setting Register (ADWINULB)

Address(es): S12AD.ADWINULB 0008 90AAh, S12AD1.ADWINULB 0008 91AAh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a readable and writable register that specifies the data for reference when the comparison window B function is used. The register specifies the upper level of window B.
A write operation to the register is enabled even during A/D conversion. Rewriting the value of the register during A/D conversion dynamically changes the reference data.
Satisfy the condition of [upper limit level ≥ lower limit level (ADWINULB setting value ≥ ADWINLLB setting value)] when setting.
The register is not used when the window function is disabled.

The format of the register differs depending on the conditions below.

- Setting of the A/D data register format select bit (flush-right or -left format)
- Setting of the A/D conversion resolution setting bit (12, 10, or 8 bits)
- Setting of the A/D-converted value addition/averaging function channel select register (when A/D converted value averaging mode is selected or not selected)
- Setting of the A/D converted value addition/averaging count select register (when addition/averaging mode is selected and addition count is selected)

Note: When the comparison values are set in a different format from that of the A/D data register y (ADDRy), correct result of comparison cannot be obtained.

(1) When A/D-converted value addition/averaging mode is not selected

- Flush-right format with the setting for 12-bit resolution
  The comparison level (upper) is set in bits 11 to 0. Write 0 to bits 15 to b12.
- Flush-right format with the setting for 10-bit resolution
  The comparison level (upper) is set in bits 9 to 0. Write 0 to bits 15 to b10.
- Flush-right format with the setting for 8-bit resolution
  The comparison level (upper) is set in bits 7 to 0. Write 0 to bits 15 to b8.
- Flush-left format with the setting for 12-bit resolution
  The comparison level (upper) is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with the setting for 10-bit resolution
  The comparison level (upper) is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with the setting for 8-bit resolution
  The comparison level (upper) is set in bits 15 to 8. Write 0 to bits 7 to 0.

(2) When A/D-converted averaging mode is selected

- Flush-right format with the setting for 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format with the setting for 10-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 9 to

0. Write 0 to bits 15 to 10.

- Flush-right format with the setting for 8-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 7 to 0. Write 0 to bits 15 to 8.
- Flush-left format with the setting for 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format with the setting for 10-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format with the setting for 8-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 8. Write 0 to bits 7 to 0.

A/D-converted value average mode can be set only when 2- or 4-time conversion is selected in A/D-converted value addition mode.

(3) When A/D-converted addition mode is selected

- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 13 to 0. Write 0 to bits 15 and 14.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 11 to 0. Write 0 to bits 15 to 12.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 9 to 0. Write 0 to bits 15 to 10.
- Flush-right format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 13 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 2. Write 0 to bits 1 and 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 10-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 4. Write 0 to bits 3 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 1 to 4 times) with setting of 8-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 6. Write 0 to bits 5 to 0.
- Flush-left format (in A/D-converted value addition mode and when number of conversions is selected for 16 times) with setting of 12-bit resolution
  The comparison level (upper) to be compared with the A/D-converted results of the same channel is set in bits 15 to 0.

When A/D converted value addition mode is selected, the value for comparison with the result of cumulative A/D converted value of the same channel is specified. Conversion 1, 2, 3, 4, or 16 times is selectable. When A/D converted value addition mode is selected and if conversion 1 to 4 is selected, the resolution of the results of conversion will be extended by 2 bits and so set a value for comparison with the results in the ADWINLLB register. When conversion 16 times is selected, the resolution of the results of conversion will be extended by 4 bits and so set a value for comparison with the results in the ADWINLLB register.
Even when A/D converted value addition mode is selected, set the value for reference based on the setting of the A/D data register format select bit.

54.2.39 A/D Comparison Function Window B Channel Status Register (ADCMPBSR)

(1) S12AD.ADCMPBSR

Address(es): 0008 90ACh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	CMPSTB
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTB	Comparison Window B Flag	0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is used to store results of comparison of the comparison window B function.

CMPSTB Flag (Comparison Window B Flag)

This is a status flag that indicates the result of comparison of the channels for window B comparison conditions (AN000 to AN007.
When the conversion result matches with the comparison condition that is set in the ADCMPBNSR.CMPCHB[5:0] bits upon completion of A/D conversion, this flag is set to 1. When the ADCMPCR.CMPIE bit is 1, a comparison interrupt request (S12CMPBI) is generated upon the setting of the flag.
1 cannot be written to the CMPSTB flag.
[Setting condition]

- When ADCMPCR.CMPBE = 1 and the condition set in the ADCMPBNSR.CMPLB bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

(2) S12AD1.ADCMPBSR

Address(es): 0008 91ACh

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	CMPSTB
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	CMPSTB	Comparison Window B Flag	0: The comparison condition is not satisfied. 1: The comparison condition is satisfied.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This is a register that stores the result of comparison by comparison window B function.

CMPSTB Flag (Comparison Window B Flag)

This is a status flag that indicates the result of comparison of the channels for window B comparison conditions (AN100 to AN120, temperature sensor, internal reference voltage).
When the comparison condition that is set in the ADCMPBNSR.CMPCHB[5:0] bits is a match upon completion of A/D conversion, this flag is set to 1. When the ADCMPCR.CMPIE bit is 1, a comparison interrupt request (S12CMPBI1) is generated upon the setting of the flag.
1 cannot be written to the CMPSTB flag.
[Setting condition]

- When ADCMPCR.CMPBE = 1 and the condition set in the ADCMPBNSR.CMPLB bit is satisfied.

[Clearing condition]

- When 0 is written after reading the state of 1.

54.2.40 A/D Conversion Time Setting Register (ADSAM)

Address(es): S12AD.ADSAM 0008 906Eh, S12AD1.ADSAM 0008 916Eh

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	SAM	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R
b5	SAM	Conversion Time Setting	0: Sets conversion time for high-speed. 1: Sets conversion time for middle-speed.	R/W
b15 to b6	—	Reserved	These bits are read as 0. The write value should be 0.	R

This register specifies conversion time for unit 0 (high-speed) and unit 1 (middle-speed).
Set the PSW.I bit to 0 (interrupt disabled) and the ADSAMPR.PRO[1:0] bits to 11 (writing enabled) before rewriting the register. Furthermore, disable writing to the register by setting the ADSAMPR.PRO[1:0] bits to 10 immediately after rewriting the register.

SAM Bit (Conversion Time Setting)

Set this bit to 0 for unit 0 which is a high-speed A/D converter. Setting this bit to 0 sets conversion time 13 states for 12-bit resolution, 11 states for 10-bit resolution, or 9 states for 8-bit resolution.
Set this bit to 1 for unit 1 which is a middle-speed A/D converter. Setting this bit to 1 sets conversion time 15 states for 12-bit resolution, 13 states for 10-bit resolution, or 11 states for 8-bit resolution.
Set the bit while the ADCSR.ADST bit is 0.
Note that the electrical characteristics cannot be satisfied when any setting other than the above is made to the respective units.

54.2.41 A/D Conversion Time Setting Protection Release Register (ADSAMPR)

Address(es): S12AD.ADSAMPR 0008 9063h, S12AD1.ADSAMPR 0008 9163h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	PRO[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	PRO[1:0]	A/D Conversion Time Setting Register Protection	b1 b0 0 0: Writing to or reading from the A/D conversion time setting register is disabled (initial value. The value is read as 00b). 1 0: Writing to or reading from the A/D conversion time setting register is disabled (The value is read as 00b). 1 1: Writing to or reading from the A/D conversion time setting register is enabled (The value is read as 01b). Settings other than above are prohibited.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R

This register enables accesses to the A/D conversion time setting register (ADSAM).

Set the PRO[1:0] bits to 10b (writing disabled) after setting the A/D conversion time setting register (ADSAM).
The PRO[1:0] bits are read as 00b while writing to the bits is disabled, and 01b while writing to the bits is enabled.

54.3 Operation

54.3.1 Scanning Operation

In scanning, A/D conversion is performed sequentially on the analog inputs of the specified channels.
A scan conversion is performed in three operating modes: single scan mode, continuous scan mode, and group scan mode. In single scan mode, one or more specified channels are scanned once. In continuous scan mode, one or more specified channels are scanned repeatedly until the ADCSR.ADST bit is cleared to 0 from 1 by software. In group scan mode, the selected channels of groups A, B, and C are scanned once after starting to be scanned according to the respective synchronous trigger.
In single scan mode and continuous scan mode, A/D conversion is performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n. In group scan mode, A/D conversion is performed for ANn channels of groups A, B, and C selected by the ADANSA0 and ADANSA1 registers, ADANSB0 and ADANSB1 registers, and ADANSC0 and ADANSC1 registers, respectively, starting from the channel with the smallest number n.
When self-diagnosis is selected, it is executed once at the beginning of each scan and one of the three voltages internally generated in the 12-bit A/D converter is converted.
The temperature sensor output and internal reference voltage can be selected with analog input of the channels, and A/D conversion is performed in the order of the analog input of the channels, temperature sensor output, and internal reference voltage. When the extended analog is selected, perform A/D conversion in single scan mode or sequence scan mode.
Double trigger mode is to be used with single scan mode or group scan mode. With double trigger mode being enabled, A/D conversion data of a channel selected by the ADCSR.DBLANS[4:0] bits is duplicated only if the conversion is started by the synchronous trigger selected by the ADSTRGR.TRSA[5:0] bits. In group scan mode, the double trigger function can be used only for group A.
Extended double trigger mode indicates a state when the following synchronous trigger (two synchronous trigger sources enabled) is selected by the TRSA[5:0] bits in the A/D conversion start trigger select register (ADSTRGR) in double trigger mode.

- TRG4AN or TRG4BN (the ADSTRGR.TRSA[5:0] bits are set to 001011b)
- TRG7AN or TRG7BN (the ADSTRGR.TRSA[5:0] bits are set to 001111b)
- ELCTRG00N or ELCTRG01N, or ELCTRG10N or ELCTRG11N (Set the ADSTRGR.TRSA[5:0] bits to 011001b.)


In extended double trigger mode, in addition to normal operations in double trigger mode, A/D conversion data is stored in A/D data duplication register A (ADDBLDRA) or A/D data duplication register B (ADDBLDRB) depending on the trigger type. If two types of triggers have occurred simultaneously in this mode, A/D conversion data is not sorted by the trigger sources and is stored in data duplication register B (ADDBLDRB).
Note that if a new trigger is input during A/D conversion caused by another trigger, the new trigger is ignored.
When any of AN000 to AN002 channels is set as a channel-dedicated sample-and-hold circuit by the S12AD.ADSHCR.SHANS[2:0] bits, the target analog input is sampled and held before the first A/D conversion of each scan.

54.3.2 Single Scan Mode

54.3.2.1 Basic Operation (Without Channel-Dedicated Sample-and-Hold Circuits)

In basic operation of single scan mode, A/D conversion is performed once on the analog input of the specified channels as below.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, A/D conversion is performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
(3) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(4) The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.



Note 1. ↓ indicates the instruction is executed by software.

Figure 54.6 Example of Operation in Single Scan Mode (Basic Operation: AN004, AN005, AN006 Selected)

54.3.2.2 Basic Operation (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled)

When a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first, and this is followed by A/D conversion once of the analog inputs on all selected channels. The ADSHCR.SHANS[2:0] bits are used to select the channels for which the channel-dedicated sample-and-hold circuits are to be used.

(1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input.
(2) After sample-and-hold operation, A/D conversion is performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(3) Each time A/D conversion of a single channel is completed, the result of A/D conversion is stored in the corresponding A/D data register (ADDRy).
(4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(5) The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a waiting state.




Figure 54.7 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used; AN000, AN001, AN002 Selected, With Constant Sampling Disabled)

54.3.2.3 Basic Operation (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Enabled)

When constant sampling is enabled and the channel sample-and-hold circuit is used, a single A/D conversion is performed for analog input of all channels selected after sampling and holding is executed.
The channels for channel sample-and-hold circuit can be selected in the ADSHCR.SHANS[2:0] bits.

(1) When the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
(2) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, all channels that use the channel sample-and-holding circuit start to holding analog inputs. After setting the ADSHMSR.SHMD bit to 1 and 400 ns minimum (when allowable impedance of the source of the enable signal is 1 kΩ) are elapsed, set the ADCSR.ADST bit to 1.
(3) When the stabilizing time for the sample-and-hold circuit is elapsed, A/D conversion is performed for ANn channels selected in the ADANSA0 and ADANSA1 registers starting from the channel with the smallest number n.
(4) Each time A/D conversion of a single channels is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
(5) After completion of A/D conversion of all selected channels, if the ADCSR.ADIE bit is set to 1 (when interrupt generation after scanning is enabled), a scan end interrupt request is generated.
(6) The ADCSR.ADST bit holds 1 (start of A/D conversion) during A/D conversion and is automatically cleared upon completion of A/D conversion of all selected channels, and the 12-bit A/D converter enters into a wait state. When a single scan is performed in sequence, set the time of constant sampling of the sample-and-hold circuit to 400 ns or longer (when allowable impedance of the source of the enabling signal is 1 kΩ).
(7) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.




Figure 54.8 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used; AN000 to AN002 Selected, With Constant Sampling Enabled)

54.3.2.4 Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits)

When channels and self-diagnosis are selected, A/D conversion is performed once for the reference voltage supplied to the 12-bit A/D converter as below. After that, A/D conversion is performed only once on the analog input of the selected channels.

(1) A/D conversion for self-diagnosis is started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input.
(2) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), and A/D conversion is performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
(4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(5) The ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.




Figure 54.9 Example of Operation in Single Scan Mode (Basic Operation: AN000, AN003 Selected + Self-Diagnosis)

54.3.2.5 Channel Selection and Self-Diagnosis (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled)

When channels and self-diagnosis are selected and a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first, and A/D conversion is performed once for the reference voltage supplied to the 12-bit A/D converter as below. After that, A/D conversion is performed only once on the analog input of the selected channels.

(1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input.
(2) A/D conversion for self-diagnosis is started after completion of sampling and holding.
(3) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), and A/D conversion is performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
(5) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt upon scanning completion enabled).
(6) The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion of all the selected channels is completed. Then the 12-bit A/D converter enters a wait state.




Figure 54.10 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000, AN002 Selected + Self-Diagnosis, with Constant Sampling Disabled)

54.3.2.6 Channel Selection and Self-Diagnosis (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Enabled)

When self-diagnosis is selected with channels and a channel-dedicated sample-and-hold circuit is used with constant sampling enabled, sample-and-hold operations are performed first, and A/D conversion is performed on the reference voltage supplied to the 12-bit A/D converter as described below. After that, A/D conversion is performed only once on the analog input of the selected channels.

(1) When the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
(2) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, holding of analog input of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started. Set the ADSHMSR.SHMD bit to 1 and wait for at least 400 ns (when impedance of the source of the enabling signal is 1 kΩ) to set the ADCSR.ADST bit to 1.
(3) When the stabilizing time for the sample-and-hold circuit is elapsed, A/D conversion by self-diagnosis is started.
(4) When A/D conversion by self-diagnosis is completed, the A/D converted values are stored in the self-diagnosis data register (ADRD) and A/D conversion is performed for ANn channels selected in the ADANSA0, ADANSA1 registers starting from the channel with the smallest number n.
(5) Each time A/D conversion of a single channel is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
(6) After completion of A/D conversion of all selected channels, if the ADCSR.ADIE bit is set to 1 (when interrupt generation after scanning is enabled), a scan end interrupt request is generated.
(7) The ADCSR.ADST bit holds 1 (A/D conversion start) during A/D conversion and is automatically cleared upon completion of A/D conversion of all selected channels, and the 12-bit A/D converter enters into a wait state. When a single scan is performed in sequence, set the time of constant sampling of the sample-and-hold circuit to at least 400 ns (when impedance of the source of the enabling signal is 1 kΩ).
(8) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.




Figure 54.11 Example of Operation in Single Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used; AN000, AN002 Selected + Self-Diagnosis, With Constant Sampling Enabled)

54.3.2.7 A/D Conversion With Temperature Sensor Output/Internal Reference Voltage Selected

When temperature sensor output or internal reference voltage is selected with channels, A/D conversion of analog input of the channels is performed as described below. After that, A/D conversion is performed only once for the temperature sensor output or internal reference voltage. When temperature sensor output and internal reference voltage are both selected, A/D conversion is performed for the temperature sensor output first and then internal reference voltage. Deselecting channels and selecting only one of temperature sensor output and internal reference voltage is possible.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, and A/D conversion is performed for ANn channels selected by the ADANSA0 or ADANSA1 register, starting from the channel with the smallest number n.
(2) Each time A/D conversion of a single channel is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy), and then A/D conversion for temperature sensor output is started.
(3) When A/D conversion of the temperature sensor output is completed, the A/D converted value is stored in the corresponding A/D temperature sensor data register (ADTSDR), and then A/D conversion for internal reference voltage is started.
(4) After completion of A/D conversion of the internal reference voltage, the A/D converted value is stored in the corresponding A/D internal reference voltage data register (ADOCDR), and if the ADCSR.ADIE bit is set to 1 (when the generation of an interrupt after scanning is enabled), a scan end interrupt request is generated.
(5) The ADCSR.ADST bit holds 1 (A/D conversion start) during A/D conversion, and the bit is automatically cleared upon completion of the A/D conversion. The 12-bit A/D converter enters into a wait state.




Figure 54.12 Example of Operation in Single Scan Mode (Basic Operation: AN000, Temperature Sensor Output, and Internal Reference Voltage Selected)

54.3.2.8 A/D Conversion in Double Trigger Mode

In single scan mode with double trigger mode, single scan operation started by synchronous trigger is performed twice as below.

Deselect self-diagnosis and set the temperature sensor A/D conversion select bit (ADEXICR.TSSA, ADEXICR.TSSB) and internal reference voltage A/D conversion select bit (ADEXICR.OCSA, ADEXICR.OCSB) to 0.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid. In double trigger mode, synchronous triggers should be selected using the ADSTRGR.TRSA[5:0] bits, the ADCSR.EXTRG bit should be set to 0, and the ADCSR.TRGE bit should be set to 1. Software trigger should not be used.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by synchronous trigger input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
(2) When A/D conversion is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
(3) The ADCSR.ADST bit is automatically cleared to 0 and the 12-bit A/D converter enters a wait state. Here, a scan end interrupt request is not generated irrespective of the ADCSR.ADIE bit setting (interrupt generation upon scanning completion enabled).
(4) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by the second trigger input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
(5) When A/D conversion is completed, the A/D conversion result is stored into the A/D data duplication register (ADDBLDR), which is exclusively used in double trigger mode.
(6) If the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled), a scan end interrupt request is generated.
(7) The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion is completed. Then the 12-bit A/D converter enters a wait state.




Figure 54.13 Example of Operation in Single Scan Mode (Double Trigger Mode Selected; AN003 Duplicated)

54.3.2.9 A/D Conversion in Extended Double Trigger Mode

When the double-trigger mode is selected in single-scanning mode, with TRG4AN or TRG4BN, TRG7AN or TRG7BN, ELCTRG00N or ELCTRG01N, or ELCTRG10N or ELCTRG11N selected in the TRSA[5:0] bits of the A/D conversion start trigger select register (ADSTRGR), proceed with single scanning twice as follows.
Deselect self-diagnosis and set the temperature sensor A/D conversion select bit (ADEXICR.TSSA, ADEXICR.TSSB) and internal reference voltage A/D conversion select bit (ADEXICR.OCSA, ADEXICR.OCSB) to 0.
Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid. In extended double trigger mode, the ADCSR.EXTRG bit should be set to 0, and the ADCSR.TRGE bit should be set to 1. Software trigger should not be used.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by TRG4AN input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
(2) When A/D conversion is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy) and A/D data-duplication register A (ADDBLDRA).
(3) The ADCSR.ADST bit is automatically cleared to 0 and the 12-bit A/D converter enters a wait state. Here, a scan end interrupt request is not generated irrespective of the ADCSR.ADIE bit setting (interrupt generation upon scanning completion enabled).
(4) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by TRG4BN input, A/D conversion is started on the single channel selected by the ADCSR.DBLANS[4:0] bits.
(5) When A/D conversion is completed, the A/D conversion result is stored into A/D data duplication register (ADDBLDR) and A/D data duplication register B (ADDBLDRB).
(6) If the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled), a scan end interrupt request is generated.
(7) The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion, and is automatically cleared to 0 when A/D conversion is completed. Then the 12-bit A/D converter enters a wait state.





Figure 54.14 Example of Extended Operation in Double Trigger Mode (1)
(Duplication Selected for AN003, TRG4AN or TRG4BN Selected, First Trigger is TRG4AN)

54.3.3 Continuous Scan Mode

54.3.3.1 Basic Operation (Without Channel-Dedicated Sample and-Hold Circuits)

In basic operation of continuous scan mode, A/D conversion is performed repeatedly on the analog input of the specified channels as below.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, A/D conversion is performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(2) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
(3) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
The 12-bit A/D converter sequentially starts A/D conversion for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(4) The ADCSR.ADST bit is not automatically cleared to 0 and steps 2 and 3 are repeated as long as the bit remains 1 (A/D conversion start). When the ADCSR.ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the 12-bit A/D converter enters a wait state.
(5) When the ADST bit is later set to 1 (A/D conversion start), A/D conversion is started again for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.



Note 1. ↓ indicates the instruction is executed by software.
Note 2. The converted data of A/D conversion 5 is ignored.

Figure 54.15 Example of Operation in Continuous Scan Mode (Basic Operation: AN000 to AN002 Selected)

54.3.3.2 Basic Operation (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled)

When a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first, after which the analog inputs on all selected channels are A/D converted as below. The channels for which the channel-dedicated sample-and-hold circuits are to be used can be selected by the ADSHCR.SHANS[2:0] bits.

(1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, synchronous trigger input, or asynchronous trigger input.
(2) After sample-and-hold operation, A/D conversion is performed for ANn channels selected by the ADANSA0, ADANSA1 registers, starting from the channel with the smallest number n.
(3) Each time A/D conversion of a single channel is completed, the result of A/D conversion is stored in the corresponding A/D data register (ADDRy).
(4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled). At the same time, analog input sampling is started for all the channels for which the channel-dedicated sample-and-hold circuits are to be used.
(5) The ADCSR.ADST bit is not automatically cleared and steps 2 to 4 are repeated as long as the bit remains 1. When the ADCSR.ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the 12-bit A/D converter enters a wait state.
(6) When the ADCSR.ADST bit is then set to 1 (A/D conversion start), analog input sampling is started again for all the channels for which the channel-dedicated sample-and-hold circuits are to be used.




Figure 54.16 Example of Operation in Continuous Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used, AN000/AN001 Selected, With Constant Sampling Disabled)

54.3.3.3 Basic Operation (with Channel Sample-and-Hold Circuits, with Constant Sampling Enabled)

When constant sampling is enabled and a channel sample-and-hold circuit is used, sampling and holding is executed first and A/D conversion is repeated for analog input of all selected channels as described below.
The channels for which a channel-dedicated sample-and-hold circuit is used can be selected in the ADSHCR.SHANS[2:0] bits.

(1) When the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
(2) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, all channels that use the channel sample-and-hold circuit start to hold analog inputs. After setting the ADSHMSR.SHMD bit to 1 and wait at least 400 ns (when allowable impedance of the source of the enabling signal is 1 kΩ), set the ADCSR.ADST bit to 1.
(3) When the stabilizing time for the sample-and-hold circuit is elapsed, A/D conversion is performed for ANn channels selected in the ADANSA0 and ADANSA1 registers starting from the channel with the smallest number n.
(4) Each time A/D conversion of a single channels is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
(5) After completion of A/D conversion of all selected channels, if the ADCSR.ADIE bit is set to 1 (when interrupt generation after scanning is enabled), a scan end interrupt request is generated. In addition, all channels that use channel sample-and-hold circuit start holding of analog inputs.
(6) While the ADCSR.ADST bit holds 1 (start of A/D conversion) without being cleared, steps 3 to 5 above are repeated. When the ADCSR.ADST bit is cleared to 0 (A/D conversion stop), A/D conversion is stopped and the 12-bit A/D converter enters into a wait state.
(7) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.
(8) After that, when the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
(9) When the ADCSR.ADST bit is set to 1 (A/D conversion start), all channels that uses sample-and-hold circuit starts holding analog inputs.

Note: When only channels with a sample-and-hold circuit are selected and scanning proceeds in sequence, a period for sampling of a constant value is not secured after the second and later scans. To proceed with scanning continuously while the sample-and-hold circuit is enabled, select at least one channel from AN003 to AN007 and set the period for constant sampling of the sample-and-hold circuit to at least 400 ns (when allowable impedance of the source of the enabling signal is 1 kΩ).





Figure 54.17 Example of Operation in Sequence Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000, AN001, and AN003 Selected, With Constant Sampling Enabled)

54.3.3.4 Channel Selection and Self-Diagnosis (Without Channel-Dedicated Sample-and-Hold Circuits)

When channels and self-diagnosis are selected at the same time, A/D conversion is first performed for the reference voltage supplied to the 12-bit A/D converter, and then A/D conversion is performed on the analog input of the selected channels, which sequence is repeated as below.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, A/D conversion for self-diagnosis is started first.
(2) When A/D conversion for self-diagnosis is completed, the A/D conversion result is stored into the A/D self-diagnosis data register (ADRD). A/D conversion is then performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(3) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
(4) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled). At the same time, the 12-bit A/D converter starts A/D conversion for self-diagnosis and then starts A/D conversion on ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(5) The ADCSR.ADST bit is not automatically cleared and steps 2 to 4 are repeated as long as the bit remains 1. When the ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the 12-bit A/D converter enters a wait state.
(6) When the ADCSR.ADST bit is later set to 1 (A/D conversion start), the A/D conversion for self-diagnosis is started again.



Note 1. ↓ indicates the instruction is executed by software.
Note 2. The converted data of A/D conversion 3 is ignored.

Figure 54.18 Example of Operation in Continuous Scan Mode (Basic Operation; AN001 and AN002 Selected + Self-Diagnosis)

54.3.3.5 Channel Selection and Self-Diagnosis (With Channel-Dedicated Sample-and-Hold Circuits, With Constant Sampling Disabled)

When channels and self-diagnosis are selected and a channel-dedicated sample-and-hold circuit is used, sample-and-hold operations are performed first, and A/D conversion is performed for the reference voltage supplied to the 12-bit A/D converter as below. After that, A/D conversion is performed repeatedly on the analog input of the selected channels.

(1) Analog input sampling of all channels for which the channel-dedicated sample-and-hold circuits are to be used is started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input.
(2) A/D conversion for self-diagnosis is started after completion of sampling and holding.
(3) When A/D conversion for self-diagnosis is completed, A/D conversion result is stored into the A/D self-diagnosis data register (ADRD), and A/D conversion is performed for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(4) Each time A/D conversion of a single channel is completed, the A/D conversion result is stored into the corresponding A/D data register (ADDRy).
(5) When A/D conversion of all the selected channels is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt upon scanning completion enabled). At the same time, analog input sampling is started for all the channels for which the channel-dedicated sample-and-hold circuits are to be used.
(6) The ADCSR.ADST bit is not automatically cleared and steps 2 to 5 are repeated as long as the ADCSR.ADST bit remains 1. When the ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the 12-bit A/D converter enters a wait state.
(7) When the ADST bit is later set to 1 (A/D conversion start), the A/D conversion for self-diagnosis is started again.





Figure 54.19 Example of Operation in Continuous Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000 and AN001 Selected + Self-Diagnosis)

54.3.3.6 Channel Selection and Self-Diagnosis (with Channel-Dedicated Sample-and-Hold Circuits, with Constant Sampling Enabled)

When self-diagnosis is selected with channels and a channel-dedicated sample-and-hold circuit is used with constant sampling enabled, sample-and-hold operations are performed first and A/D conversion is performed for the reference voltage to be supplied to the 12-bit A/D converter as described below. After that, A/D conversion is performed repeatedly on the analog input of the selected channels.

(1) The ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuits selected in the ADSHCR.SHANS[2:0] start constant sampling.
(2) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, all channels that use the channel sample-and-hold circuit start to hold analog inputs. After setting the ADSHMSR.SHMD bit to 1 and wait at least 400 ns (when allowable impedance of the source of the enabling signal is 1 kΩ), set the ADCSR.ADST bit to 1.
(3) A/D conversion for self-diagnosis is started after stabilization period of the sample-and-hold circuit has been elapsed.
(4) When A/D conversion by self-diagnosis is completed, A/D converted value is stored to the A/D self-diagnosis data register (ADRD), and A/D conversion is performed for ANn channels selected by the ADANSA0 or ADANSA1 register starting from the channel with the smallest number n.
(5) Each time A/D conversion of a single channels is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy), the sample-and-hold circuit resumes constant sampling.
(6) After completion of A/D conversion of all selected channels, if the ADCSR.ADIE bit is set to 1 (when interrupt generation after scanning is enabled), a scan end interrupt request is generated. In addition, all channels that use channel sample-and-hold circuit start holding of analog inputs.
(7) While the ADCSR.ADST bit holds 1 (A/D conversion start) without being automatically cleared, steps 3 to 6 above are repeated. When the ADCSR.ADST bit is cleared to 0 (A/D conversion stop), A/D conversion is stopped and the 12-bit A/D converter enters into a wait state.
(8) When the ADSHMSR.SHMD bit is cleared to 0, the sample-and-hold circuit stops.
(9) After that, when the ADSHMSR.SHMD bit is set to 1, the sample-and-hold circuit selected in the ADSHCR.SHANS[2:0] bits starts constant sampling.
(10) When the ADCSR.ADST bit is set to 1 (A/D conversion start), all channels that uses sample-and-hold circuit again starts holding analog inputs.

Note: When only channels with a sample-and-hold circuit are selected and scanning proceeds in sequence, a period for sampling of a constant value is not secured after the second and later scans. To proceed with scanning continuously while the sample-and-hold circuit is enabled, select at least one channel from AN003 to AN007 and set the period for constant sampling of the sample-and-hold circuit to at least 400 ns (when allowable impedance of the source of the enabling signal is 1 kΩ).



Note 1. ↓ indicates the instruction is executed by software.
Note 2. The converted data of A/D conversion 5 is ignored.

Figure 54.20 Example of Operation in Sequence Scan Mode (Channel-Dedicated Sample-and-Hold Circuits Used: AN000, AN001, and AN003 Selected + Self-Diagnosis, With Constant Sampling Enabled)

54.3.3.7 A/D Conversion With Temperature Sensor Output/Internal Reference Voltage Selected

When temperature sensor output or internal reference voltage are selected with channels, A/D conversion of analog input of the channels is performed, after that A/D conversion is performed for the temperature sensor output or internal reference voltage as described below. After that, A/D conversion is performed repeatedly on the analog input of the selected channels. When temperature sensor output and internal reference voltage are both selected, A/D conversion is performed temperature sensor output first and then internal reference voltage.
Deselecting channels and selecting only one of temperature sensor output and internal reference voltage is possible.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, and A/D conversion is performed for ANn channels selected by the ADANSA0 or ADANSA1 register, starting from the channel with the smallest number n.
(2) Each time A/D conversion of a single channel is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy), and then A/D conversion for temperature sensor output is started.
(3) When A/D conversion of the temperature sensor output is completed, the A/D converted value is stored in the corresponding A/D temperature sensor data register (ADTSDR), and then A/D conversion for internal reference voltage is started.
(4) After completion of A/D conversion of the internal reference voltage, the A/D converted value is stored in the corresponding A/D internal reference voltage data register (ADOCDR), and if the ADCSR.ADIE bit is set to 1 (when interrupt generation after scanning is enabled), a scan end interrupt request is generated. The 12-bit A/D converter sequentially starts A/D conversion for ANn channels selected by the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
(5) While the ADCSR.ADST bit holds 1 without being automatically cleared, steps 2 to 4 above are repeated. When the ADCSR.ADST bit is cleared to 0 (A/D conversion stop), A/D conversion is stopped and the 12-bit A/D converter enters into a wait state.
(6) After that, when the ADSHMSR.SHMD bit is set to 1 (A/D conversion start), A/D conversion is performed for ANn channels selected in the ADANSA0 and ADANSA1 registers starting from the channel with the smallest number n.




Figure 54.21 Example of Operation in Sequence Scan Mode (Basic Operation: AN000, Temperature Sensor Output and Internal Reference Voltage Selected)

54.3.4 Group Scan Mode

54.3.4.1 Basic Operation

Either two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used in group scan mode.
In basic operation of group scan mode, A/D conversion is performed once on the analog inputs of all the specified channels in groups A and B, or groups A, B, and C after scan is started by a synchronous trigger as below. Scan operation of each group is similar to the scan operation in single scan mode.
The synchronous triggers of groups A and B, or groups A, B, and C can be selected using the TRSA[5:0], TRSB[5:0], and TRSC[5:0] bits in ADSTRGR, respectively. Different triggers should be used for each group A, B, and C so that scanning of groups A, B, and C does not occur simultaneously. Software trigger should not be used.
The channels to be scanned are selected using registers ADANSA0 and ADANSA1 and bits TSSA and OCSA in register ADEXICR for group A, registers ADANSB0 and ADANSB1 and bits TSSB and OCSB in register ADEXICR for group B, and registers ADANSC0 and ADANSC1 and bits TSSC and OCSC in register ADGCEXCR for group C.
When self-diagnosis is selected in group scan mode, self-diagnosis is separately executed for groups A and B, or groups A, B, and C.
The following describes operation in group scan mode using a trigger from the MTU. The TRG4AN, TRG4BN, and TRG4ABN triggers from the MTU are assumed to be used to start conversion of groups A, B and C, respectively.

(1) Scanning of group A is started by the TRG4AN trigger from the MTU.
(2) When group A scanning is completed, a scan end interrupt is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(3) Scanning of group B is started by the TRG4BN trigger from the MTU.
(4) When group B scanning is completed, a group B scan end interrupt is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).
(5) Scanning of group C is started by the TRG4ABN trigger from the MTU.
(6) When group C scanning is completed, a group C scan end interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (interrupt generation upon group C scan completion enabled).




Figure 54.22 Example of Operation in Group Scan Mode (Basic Operation: Synchronous Triggers from MTU Used)

54.3.4.2 A/D Conversion in Double Trigger Mode

When double trigger mode is selected in group scan mode, two rounds of single scan operation started by a synchronous trigger are performed as a sequence for group A. For groups B and C, single scan operation started by a synchronous trigger is performed once.

In group scan mode, the synchronous triggers of groups A and B, or groups A, B, and C can be selected using the TRSA[5:0], TRSB[5:0], and TRSC[5:0] bits in ADSTRGR, respectively. Different triggers should be used for each group A, B, and C so that scanning of groups A, B, and C does not occur simultaneously. Software trigger and asynchronous trigger should not be used. When the TRG4AN or TRG4BN, TRG7AN or TRG7BN, ELCTRG00N or ELCTRG01N, or ELCTRG10N or ELCTRG11N is selected in the ADSTRGR.TRSA[5:0] bits as the synchronous trigger of the group A, operation is in the extended double trigger mode.

The channels to be scanned are selected using bits ADCSR.DBLANS[4:0] for group A, registers ADANSB0 and ADANSB1 for group B, and registers ADANSC0 and ADANSC1 for group C.

When double trigger mode is selected in group scan mode, the temperature sensor A/D conversion select bit (ADEXICR.TSSA) and internal reference voltage A/D conversion select bit (ADEXICR.OCSA) are set to 0 (not selected).

When double trigger mode is selected in group scan mode, self-diagnosis cannot be selected.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1.

The following describes operation in group scan mode with double trigger mode using a synchronous trigger from the MTU. The TRG4ABN, TRGA0N, and TRGA1N triggers from the MTU are assumed to be used to start conversion of groups A, B, and C, respectively.

(1) Scanning of group C is started by the TRGA1N trigger from the MTU.
(2) When group C scanning is completed, a group C scan interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (interrupt generation upon group C scan completion enabled).
(3) Scanning of group B is started by the TRGA0N trigger from the MTU.
(4) When group B scanning is completed, a group B scan end interrupt is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan enabled).
(5) The first scanning of group A is started by the first TRG4ABN trigger from the MTU.
(6) When the first scanning of group A is completed, the conversion result is stored into the corresponding A/D data register (ADDRy); a scan end interrupt request is not generated irrespective of the ADIE bit setting in ADCSR.
(7) The second scanning of group A is started by the second TRG4ABN trigger from the MTU.
(8) When the second scanning of group A is completed, the conversion result is stored into ADDBLDR. a scan end interrupt is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(9) The second scanning of group B is started by the second TRGA0N trigger from the MTU.
(10) When the second scanning of group B is completed, a group B scan interrupt is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).
(11) The second scanning of group C is started by the second TRGA1N trigger from the MTU.
(12) When the second scanning of group C is completed, a group C scan interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (interrupt generation upon group C scan completion enabled).




Figure 54.23 Example of Operation in Group Scan Mode with Double Trigger Mode (Basic Operation: Synchronous Triggers from MTU Used)

54.3.4.3 Operation under Group Priority Control

Setting the ADGSPCR.PGS bit to 1 in group scan mode makes operation proceed under group priority control. The group priority order is group A > group B > group C. Either two (groups A and B) or three (groups A, B, and C) can be selected as the number of the groups to be used in group scan mode. When setting the ADGSPCR.PGS bit to 1, follow the procedure described in Figure 54.24. If the procedure is not followed, proper scanning operation and data storage are not guaranteed.

In basic operation of group scan mode, if group A, B, or C is scanning, all other trigger inputs are ignored. Under group priority control, if a priority group trigger is input during A/D conversion for the low-priority group, A/D conversion for the low-priority group is discontinued and A/D conversion for the priority group proceeds.

If the ADGSPCR.GBRSCN bit is 0, the converter enters a wait state for the low-priority group on completion of the A/D conversion for the priority group.

The trigger input for the low-priority group during scanning is ignored.

If the ADGSPCR.GBRSCN bit is 1, the converter automatically restarts scanning for the low-priority group from the head of the group after A/D conversion for the priority group.

Also, the trigger input for the low-priority group generated during scanning for the priority group is enabled, and the converter automatically restarts scanning for the low-priority group after scanning for the priority group.

When the ADGSPCR.LGRRS bit is 0 while the ADGSPCR.GBRSCN bit is 1, the converter restarts scanning for the low-priority group from the head of the group. When the ADGSPCR.LGRRS bit is 1, the converter restarts scanning for the low-priority group from the channel on which scanning is discontinued.

However, when self-diagnosis is used, the converter restarts scanning from the channel on which scanning is discontinued after self-diagnosis is completed.

Table 54.15 summarizes operations in response to the input of a trigger during scanning with the settings of the ADGSPCR.GBRSCN bit.

When the ADGSPCR.GBRP bit is set to 1, scan operations in the lowest-priority group are continuously performed.

For the trigger settings in group scan mode, select a synchronous trigger for group A using the ADSTRGR.TRSA[5:0] bits, select a synchronous trigger different from that of group A for group B using the ADSTRGR.TRSB[5:0] bits, and select a synchronous trigger different from those of groups A and B for group C using the ADGCTRGR.TRSC[5:0] bits.

Set the ADSTRGR.TRSB[5:0] bits to 3Fh when setting group scan mode for two groups (the ADGCTRGR.GRCE bit to 0) and setting the ADGSPCR.GBRP bit to 1.

Set the ADGCTRGR.TRSC[5:0] bits to 3Fh when setting group scan mode for three groups (the ADGCTRGR.GRCE bit to 1) and setting the ADGSPCR.GBRP bit to 1.

Furthermore, as targets for scanning, select channels for group A by using the ADANSA0 and ADANSA1 registers, and ADEXICR.TSSA and ADEXICR.OCSA bits; select the group B channels by using ADANSB0 and ADANSB1 registers, and ADEXICR.TSSB and ADEXICR.OCSB bits; and select the group c by using ADANSC0 and ADANSC1 registers, and ADGCEXCR.TSSC and ADGCEXCR.OCSC bits respectively.




Figure 54.24 Flow of Setting the ADGSPCR.PGS Bit

Table 54.15 Control of Scanning Operations According to the Settings of the ADGSPCR.GBRSCN Bit

Scanning Operation	Trigger Input	ADGSPCR.GBRSCN = 0	ADGSPCR.GBRSCN = 1
When A/D conversion for group A is in progress	Input of trigger for group A	Trigger input is ineffective.	Trigger input is ineffective.
	Input of trigger for group B	Trigger input is ineffective.	A/D conversion is performed on group B after A/D conversion on group A is completed.
	Input of trigger for group C	Trigger input is ineffective.	A/D conversion is performed on group C after A/D conversion on group A is completed.
When A/D conversion for group B is in progress	Input of trigger for group A	A/D conversion in progress for group B discontinued and conversion for group A starts.	• A/D conversion in progress for group B is discontinued and conversion for group A starts. • A/D conversion for group B starts after conversion for group A is completed.
	Input of trigger for group B	Trigger input is ineffective.	Trigger input is ineffective.
	Input of trigger for group C	Trigger input is ineffective.	A/D conversion is performed on group C after A/D conversion on group B is completed.
When A/D conversion for group C is in progress	Input of trigger for group A	A/D conversion in progress for group C discontinued and conversion for group A starts.	• A/D conversion in progress for group C is discontinued and conversion for group A starts. • A/D conversion for group C starts after conversion for group A is completed.
	Input of trigger for group B	A/D conversion in progress for group C is discontinued and conversion for group B starts.	• A/D conversion in progress for group C is discontinued and conversion for group B starts. • A/D conversion for group C starts after conversion for group B is completed.
	Input of trigger for group C	Trigger input is ineffective.	Trigger input is ineffective.

When using group priority operation mode, refer to the following tables to select the desirable operating mode and set the registers.

Table 54.16 Group Priority Operation Setting and Operating Mode for Two Groups (ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 0)

ADGSPCR			
GBRSCN	**LGRRS**	**GBRP**	**Operation**
0	x	0	Group priority operation for two groups (groups A and B) • When a group A trigger is input, group B scan is completed (not restarted)
1	0	0	Group priority operation for two groups (groups A and B) • After group B scan is discontinued, group B scan is restarted from the head of the channel selected with the ADANSB0 and ADANSB1 registers after group A scan is completed.
1	1	0	Group priority operation for two groups (groups A and B) • After group B scan is discontinued, group B scan is restarted from the channel on which scan was discontinued*1, among the channels selected with the ADANSB0 and ADANSB1 registers after group A scan is completed.
x	0	1	Group priority operation for two groups (groups A and B) • Single scan for group B is started continuously without start trigger input. After group B scan is discontinued, single scan is restarted from the head of the channel selected with the ADANSB0 and ADANSB1 registers after scan for group A is completed.
1	1	1	Group priority operation for two groups (groups A and B) • Single scan for group B is started continuously without start trigger input. After group B scan was discontinued, single scan is restarted from the channel on which scan was discontinued*1, among the channels selected with the ADANSB0 and ADANSB1 registers after group A scan is completed.

x = Don’t care

Note 1. When self-diagnosis is used (ADCER.DIAGM = 1), A/D conversion of the discontinued channel is started after self-diagnosis.

Table 54.17 Group Priority Operation Setting and Operating Mode for Three Groups (ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 1)

ADGSPCR			
GBRSCN	**LGRRS**	**GBRP**	**Operation**
0	x	0	Group priority operation for three groups (groups A, B, and C) • When a group A trigger is input, group B scan is completed (not restarted) • When a trigger for group A or B is input, group C scan is not completed (not restarted).
0	x	1	Group priority operation for three groups (groups A, B, and C) • When a group A trigger is input, group B scan is completed (not restarted) • Single scan for group C is started continuously without start trigger input. After group C scan is discontinued, scan is restarted from the head of the channel selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	0	0	Group priority operation for three groups (groups A, B, and C) • After group B scan is discontinued, scan is restarted from the head of the channel selected with the ADANSB0 and ADANSB1 registers after group A scan is completed. • After group C scan is discontinued, scan is restarted from the head of the channel selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	1	0	Group priority operation for three groups (groups A, B, and C) • After group B scan is discontinued, scan is restarted from the head of the channel selected with the ADANSB0 and ADANSB1 registers after group A scan is completed. • After group C scan is discontinued, scan is restarted from the channel on which scan was discontinued*1, among the channels selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	0	1	Group priority operation for three groups (groups A, B, and C) • After group B scan is discontinued, scan is restarted from the head of the channel selected with the ADANSB0 and ADANSB1 registers after group A scan is completed. • Single scan for group C is started continuously without start trigger input. After group C scan is discontinued, single scan is restarted from the head of the channel selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.
1	1	1	Group priority operation for three groups (groups A, B, and C) • After scanning for group B is discontinued, once scanning for group A completes, scanning is resumed starting from the channel on which scanning was discontinued*1, among those channels selected with the ADANSB0 and ADANSB1 registers. • Single scan for group C is started continuously without start trigger input. After group C scan is discontinued, single scan is restarted from the channel on which scan was discontinued*1, among the channels selected with the ADANSC0 and ADANSC1 registers after scan for groups A and B is completed.

x = Don’t care

Note 1. When self-diagnosis is used (ADCER.DIAGM = 1), A/D conversion of the discontinued channel is started after self-diagnosis.

(1) Group Priority Operation for Two Groups (ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 0)

The following examples 1 to 5 show group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A and channels 1 to 3 are selected for group B.

Operation example 1: Group A trigger input during group B scan, with rescan setting

(1) When a group B trigger input sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n.

(2) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).

(3) If a group A trigger is input during scan for group B, group B scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group A selected in the ADANSA0 and ADANSA1 registers, starts from the channel with the smallest number n.
If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).

(4) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).

(5) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).

(6) If the ADGSPCR.GBRSCN bit is 1 (scan for the group is restarted after having been discontinued due to group priority operation), scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1.

(7) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).

(8) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).

(9) The ADCSR.ADST bit is automatically cleared to 0 when scan of all selected channels is completed, and the 12-bit A/D converter enters a wait state.




Figure 54.25 Example 1 of Group Priority Operation: Group A Trigger Input during Group B Scan, With Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 2: Group A trigger input during group B rescan, with rescan setting

Figure 54.26 shows an example when a group A trigger is input during rescan operation on group B.

If a group A trigger is input, scan for group A starts even while rescan operation is in progress. Scan for group B starts after scan for group A is completed.

Operations of the ADCSR.ADST bit, storing to the A/D conversion result in the A/D data register (ADDRy), and interrupt requests are the same as example 1.




Figure 54.26 Example 2 of Group Priority Operation: Group A Trigger Input during Group B Rescan, With Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 3: Group B trigger input during group A scan, with rescan setting

The following describes an example when a group B trigger is input during scan operation on group A when the ADGPSCR.GBRSCN bit is 1 (scan for the group is restarted after having been discontinued due to group priority operation).

If the ADGPSCR.GBRSCN bit is 0, all group B triggers that are input during scan operation on group A are disabled.

(1) When a group A trigger input sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels of group A selected in the ADANSA0 and ADANSA1 registers, starts from the channel with the smallest number n.
(2) If a group B trigger is input during scan for group A, scan for group B can be started.
(3) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
(4) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(5) After scan for group A is completed, scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n while the ADCSR.ADST bit remains 1. When a group A trigger is input during scan for group B, group A scan starts as in example 1, and group B scan starts after group A scan is completed.
(6) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
(7) After scan for group B is completed, a group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).
(8) The ADCSR.ADST bit is automatically cleared to 0 when scan of all selected channels is completed, and the 12-bit A/D converter enters a wait state.




Figure 54.27 Example 3 of Group Priority Operation: Group B Trigger Input during Group A Scan, With Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 4 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A and channels 1 to 3 are selected for group B.

Operation example 4: Group A trigger input during group B scan, without rescan setting

(1) When a group B trigger input sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n.

(2) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).

(3) If a group A trigger is input during scan for group B, group B scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group A selected in the ADANSA0 and ADANSA1 registers, starts from the channel with the smallest number n.
If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).

(4) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).

(5) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).

(6) The ADST bit is automatically cleared to 0 when scan for group A is completed, and the 12-bit A/D converter enters a wait state. Scan for group B is not started until the next group B trigger is input.




Figure 54.28 Example 4 of Group Priority Operation: Group A Trigger Input during Group B Scan, Without Rescan Setting (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0)

Operation example 5 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A and channels 1 and 2 are selected for group B. When the ADGCTRGR.GRCE bit is set to 1, single scan mode is continuously operated on group C and scan for group B is started by trigger input.

Operation example 5: Continuous single scan operation on group B

(1) When setting ADGSPCR.GBRP to 1 sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n.
(2) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
(3) If a group A trigger is input during scan for group B, group B scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group A selected in the ADANSA0 and ADANSA1 registers, starts from the channel with the smallest number n. If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).
(4) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
(5) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(6) If the ADGSPCR.GBRP bit is set to 1 (single scan is continuously operated), scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1.
(7) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy).
(8) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).
(9) If the ADGSPCR.GBRP bit is set to 1 (single scan is continuously operated), scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1.

To continuously operate single scan for group B, disable trigger input for group B.
Steps 6 to 9 are repeated as long as the ADGSPCR.GBRP bit remains 1. Clearing of the ADCSR.ADST bit to 0 is prohibited while the ADGSPCR.GBRP bit is set to 1. To forcibly stop scanning when ADGSPCR.GBRP = 1, follow the procedures for clear operation by software through the ADCSR.ADST bit shown in section 54.6.2, Notes on Stopping A/D Conversion.




Figure 54.29 Example 5 for Group Priority Operation: Continuous Single Scan Operation on Group B (ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 1, ADGCTRGR.GRCE = 0)

(2) Group Priority Operation for Three Groups (ADGSPCR.PGS = 1, ADGCTRGR.GRCE = 1)

The following examples 1 to 5 show group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1) when channel 0 is selected for group A, channels 1 and 2 are selected for group B, and channels 3 and 4 are selected for group C.
The priority groups mean groups A and B for group C and group A for group B.

Operation example 1: Priority group trigger input during low-priority group scan, with rescan setting

(1) When a group C trigger input sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels selected in the ADANSC0 and ADANSC1 registers, starts from the channel with the smallest number n.
(2) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(3) If a group B trigger is input during scan for group C, group C scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n. On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(4) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(5) If a group A trigger is input during scan for group B, group B scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group A selected in the ADANSA0 and ADANSA1 registers, starts from the channel with the smallest number n. If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).
(6) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(7) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(8) If the ADGSPCR.GBRSCN bit is 1 (scan for the group is restarted after having been discontinued due to group priority operation), scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1. If the ADGSPCR.LGRRS bit is set to 1 at this time, scan for group B starts from the channel on which A/D conversion was discontinued.
(9) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(10) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).
(11) If the ADGSPCR.GBRSCN bit is 1, scan for the ANn channels of group C selected in the ADANSC0 and ADANSC1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1. If the ADGSPCR.LGRRS bit is set to 1 at this time, scan for group C starts from the channel on which A/D conversion was discontinued.
(12) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(13) A group C scan end interrupt is generated if the ADGCTRGR.GCADIE bit is 1 (interrupt generation upon group C scan completion enabled).
(14) The ADST bit is automatically cleared to 0 when scan for group A is completed, and the 12-bit A/D converter enters a wait state.




Figure 54.30 Example 1 of Group Priority Operation: Priority Group Trigger Input during Low-Priority Group Scan, With Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1)

Operation example 2: Priority group trigger input during low-priority group rescan, with rescan setting

Figure 54.31 shows an example when a group A trigger is input during rescan operation on group B.

If a trigger for the priority groups (groups A and B for group C and group A for group B) is input, scan for the priority group starts even while rescan operation on the low-priority group is in progress. After scan for the priority group is completed, scan for the low-priority group is restarted after having been discontinued.

Operations of the ADCSR.ADST bit, storing to the A/D conversion result in the A/D data register (ADDRy), and interrupt requests are the same as example 1.




Figure 54.31 Example 2 of Group Priority Operation: Priority Group Trigger Input during Low-Priority Group Rescan, With Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1)

Operation example 3: Low-priority group trigger input during priority group scan, with rescan setting

The following describes an example when a trigger for the low-priority group is input during scan operation on the priority group when the ADGPSCR.GBRSCN bit is 1 (scan for the group is restarted after having been discontinued due to group priority operation). If the ADGPSCR.GBRSCN bit is 0, all triggers for the low-priority group that are input during scan operation on the priority group are disabled.

(1) When a group A trigger input sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels of group A selected in the ADANSA0 and ADANSA1 registers, starts from the channel with the smallest number n.
(2) If a group B trigger is input during scan for group A, scan for group B can be started.
(3) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(4) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(5) After scan for group A is completed, scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n while the ADCSR.ADST bit remains 1. If the ADGSPCR.LGRRS bit is set to 1 at this time, scan for group B starts from the channel on which A/D conversion was discontinued.
When a group A trigger is input during scan for group B, group A scan starts as in example 1, and group B scan starts after group A scan is completed.
(6) If a group C trigger is input during scan for group B, scan for group C can be started.
(7) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(8) After scan for group B is completed, a group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).
(9) After scan for group B is completed, scan for the ANn channels of group C selected in the ADANSC0 and ADANSC1 registers, starts from the channel with the smallest number n while the ADCSR.ADST bit remains 1. If the ADGSPCR.LGRRS bit is set to 1 at this time, scan for group C starts from the channel on which A/D conversion was discontinued.
When a group A or B trigger is input during scan for group C, group A or B scan starts as in example 1, and group C scan starts after group A or B scan is completed.
(10) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(11) After scan for group C is completed, a group C scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group C scan completion enabled).
(12) The ADCSR.ADST bit is automatically cleared to 0 when scan of all selected channels is completed, and the 12-bit A/D converter enters a wait state.




Figure 54.32 Example 3 of Group Priority Operation: Low-Priority Group Trigger Input during Priority Group Scan, With Rescan Setting (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1, ADGCTRGR.GRCE = 1)

Operation example 4 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 0) when channel 0 is selected for group A, channels 1 and 2 are selected for group B, and channels 3 and 4 are selected for group C.

Operation example 4: Priority group trigger input during low-priority group scan, without rescan setting

(1) When a group C trigger input sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels selected in the ADANSC0 and ADANSC1 registers, starts from the channel with the smallest number n.

(2) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)

(3) If a group B trigger is input during scan for group C, group C scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n. If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).

(4) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)

(5) If a group A trigger is input during scan for group B, group B scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group A selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n. If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).

(6) After scan for group A is completed, a scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).

(7) The ADST bit is automatically cleared to 0 when scan for group A is completed, and the 12-bit A/D converter enters a wait state. Scan for groups C and B is not started until the next trigger corresponding to the group is input.




Figure 54.33 Example 4 of Group Priority Operation: Priority Group Trigger Input during Low-Priority Group Scan, Without Rescan Setting (ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0, ADGSPCR.LGRRS = 1)

Operation example 5 shows group priority operation in group scan mode (ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 1) when channel 0 is selected for group A, channel 1 is selected for group B, and channels 2 and 3 are selected for group C.
When the ADGCTRGR.GRCE bit is set to 1, single scan mode is continuously operated on group B and trigger input for group C is disabled.

Operation example 5: Continuous single scan operation on group C

(1) When setting ADGSPCR.GBRP to 1 sets the ADCSR.ADST bit to 1 (A/D conversion start), scan for the ANn channels selected in the ADANSC0 and ADANSC1 registers, starts from the channel with the smallest number n.
(2) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(3) If a group B trigger is input during scan for group C, group C scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, starts from the channel with the smallest number n. If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).
(4) If a group A trigger is input during scan for group B, group B scan is discontinued while the ADCSR.ADST bit remains 1, and scan for the ANn channels of group A selected in the ADANSA0 and ADANSA1 registers, starts from the channel with the smallest number n. If A/D conversion is not completed when scan was discontinued, the result is not stored in the corresponding A/D data register (ADDRy).
(5) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(6) A scan end interrupt request is generated if the ADCSR.ADIE bit is 1 (interrupt generation upon scanning completion enabled).
(7) If the ADGSPCR.GBRSCN bit is 1 (scan for the group is restarted after having been discontinued due to group priority operation), scan for the ANn channels of group B selected in the ADANSB0 and ADANSB1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1. If the ADGSPCR.LGRRS bit is set to 1 at this time, scan for group B starts from the channel on which A/D conversion was discontinued.
(8) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(9) A group B scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group B scan completion enabled).
(10) If the ADGSPCR.GBRSCN bit is 1 (scan for the group is restarted after having been discontinued due to group priority operation), scan for the ANn channels of group C selected in the ADANSC0 and ADANSC1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1. If the ADGSPCR.LGRRS bit is set to 1 at this time, scan for group C starts from the channel on which A/D conversion was discontinued.
(11) On completion of A/D conversion on a single channel, the result is stored in the corresponding A/D data register (ADDRy)
(12) A group C scan end interrupt request is generated if the ADCSR.GBADIE bit is 1 (interrupt generation upon group C scan completion enabled).
(13) If the ADGSPCR.GBRP bit is set to 1 (single scan is continuously operated), scan for the ANn channels of group C selected in the ADANSC0 and ADANSC1 registers, restarts from the channel with the smallest number n while the ADCSR.ADST bit remains 1.

To continuously operate single scan for group C, disable trigger input for group B.
Steps 13, 11, 12, and then 13 are repeated as long as the ADGSPCR.GBRP bit remains 1.
Clearing of the ADCSR.ADST bit to 0 is prohibited while the ADGSPCR.GBRP bit is set to 1.
To forcibly stop scanning when ADGSPCR.GBRP = 1, follow the procedures for clear operation by software through the

ADCSR.ADST bit shown in section 54.6.2, Notes on Stopping A/D Conversion.




Figure 54.34 Example 5 for Group Priority Operation: Continuous Single Scan Operation on Group C (ADGSPCR.GBRP = 1, ADGSPCR.LGRRS = 1)

54.3.5 Extended Analog Input

Extended Analog Input (ANEX1) is used when an external operational amplifier is connected to the MCU and multiple analog values are A/D converted. When the extended analog input is selected, only AN100 to AN107 are selectable. Do not select AN108 to AN120, temperature sensor output, or internal reference voltage. Also, when the extended analog input is selected, self-diagnosis or disconnection detection assist function cannot be used.

54.3.5.1 Usage of ANEX1

To perform A/D conversion of multiple analog values through an operational amplifier, analog values are input by using analog input channels of the MCU (AN100 to AN107), the time-divided analog values are retrieved, and an operational amplifier is connected between ANEX0 and ANEX1.
When ANEX1 is connected, set the ADEXICR.EXSEL[1:0] bits to 01b (ANEX1 selected) and ADEXICR.EXOEN bit to 1 (ANEX0: output enabled) and then select single scan mode or sequence scan mode.
Do not set in group scan mode. Figure 54.35 shows an example of structure of the extended analog input when ANEX1 is in use, and Figure 54.36 shows operation when three channels (AN100, AN101, AN102) are selected and single scan mode is selected.




Figure 54.35 Example of Configuration of Extended Analog Input When ANEX1 is Used

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, A/D conversion is performed for the selected channels starting from the channel with the smallest number.
(2) Each time A/D conversion of a single channels is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy).
(3) After completion of A/D conversion of all selected channels, if the ADCSR.ADIE bit is set to 1 (when interrupt generation after scanning is enabled), a scan end interrupt request is generated.
(4) The ADCSR.ADST bit holds 1 during A/D conversion and is automatically cleared upon completion of A/D conversion of all selected channels, and the 12-bit A/D converter enters into a wait state.




Figure 54.36 Example of Operation of ANEX1 Input (Single Scan Mode)

When the extended analog input is selected, each period for A/D conversion will be relatively longer than that of the case when analog input channels are directly A/D converted due to latency of the operational amplifier.

54.3.6 Comparison Function (Windows A/B)

54.3.6.1 Comparison Function Windows A/B

The comparison function compares the reference values set in registers ADCMPDR0, ADCMPDR1, ADWINLLB, and ADWINULB with the A/D conversion results. When this function is used, self-diagnosis or double trigger mode cannot be used. A window comparison function can also be used (when ADCMPCR.WCMPE = 1), enabling comparison of two values. Two sets of voltage level ranges can be set in the window comparison function, one for window A and one for window B.

Operation when window comparison is enabled (ADCMPCR.WCMPE = 1) in combination with continuous scan mode is described below.

(1) When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, or synchronous or asynchronous trigger input, A/D conversion is performed for selected channels, temperature sensor output, and internal reference voltage in this order.


(2) Each time A/D conversion of a single channels is completed, the A/D converted value is stored in the corresponding A/D data register (ADDRy, ADTSDR, or ADOCDR). When ADCMPCR.CMPAE = 1 and window A is selected in the ADCMPANSRy and ADCMPANSER registers, the A/D converted value is compared with the setting values of the ADCMPDR0 and ADCMPDR1 registers.
When ADCMPCR.CMPBE = 1 and window B is selected in the ADCMPBNSR register, the A/D converted value is compare with the setting values of the ADWINULB and ADWINLLB registers.

(3) Upon a comparison match with the conditions specified in the ADCMPLR0, ADCMPLR1, and ADCMPLER registers, the flags of the comparison window A (ADCMPSR0.CMPSTCHA0n, ADCMPSR1.CMPSTCHA1n, ADCMPSER.CMPFTS, and ADCMPSER.CMPFOC) are set to 1 for window A.
In this case, if the ADCMPCR.CMPAIE bit is set to 1, an interrupt request S12CMPAI is generated.
Similarly, for window B, upon a match with the conditions set in the ADCMPBNSR.CMPLB register, the comparison window B flag (ADCMPBSR.CMPSTB) is set to 1. In this case, if the ADCMPCR.CMPBIE bit is set to 1, an interrupt request S12CMPBI is generated.

(4) When all selected A/D conversion and comparison are completed, scanning is performed again.

(5) Set the ADCSR.ADST to 0 (A/D conversion stop) and execute the processing for the channels in which the comparison flag is 1.

(6) After the processing above, clear all comparison flags. When comparison is re-executed, start A/D conversion again.



Note 1. ↓ indicates the instruction is executed by software.
Note 2. Data on conversion is ignored.

Figure 54.37 Example of Operation of Comparison (AN000 and AN001 for Targets for Comparison)

54.3.6.2 Restrictions on Comparison Function

The Comparison function has the following restrictions.

1. Use of self-diagnosis and double trigger mode is prohibited.
   (ADRD and ADDBLDR are not targeted for the comparison function)
2. When temperature sensor or internal reference voltage is selected for window A, operation of window B is prohibited.
3. When temperature sensor or internal reference voltage is selected for window B, operation of window A is prohibited.
4. The same channel cannot be set for window A and window B.
5. Satisfy the condition of [reference value (high side) ≥ reference value (low side)].

54.3.7 Analog Input Sampling Time and Scan Conversion Time

Figure 54.38 shows the scan conversion timing in single scan mode, in which scan conversion is activated by software or a synchronous trigger. Figure 54.39 shows the scan conversion timing in single scan mode, in which scan conversion is activated by an asynchronous trigger. The scan conversion time (t_{SCAN}) includes the start-of-scanning-delay time (t_D), channel-dedicated sample-and-hold circuit processing time (t_{SPLSH})*1, disconnection detection assistance processing time (t_{DIS})*2, self-diagnosis A/D conversion processing time (t_{DIAG})*3, A/D conversion processing time (t_{CONV}), channel-dedicated sample-and-hold circuit end time (t_{SHED})*4, and end-of-scanning-delay time (t_{ED}).
The A/D conversion processing time (t_{CONV}) consists of sampling time (t_{SPL}) and time for conversion by successive approximation (t_{SAM}). The sampling time (t_{SPL}) is used to charge sample-and-hold circuits in the A/D converter. If there is not sufficient sampling time due to the high impedance of an analog input signal source, or if the A/D conversion clock (ADCLK) is slow, sampling time can be adjusted using the ADSSTR register.
The time for conversion by successive approximation (t_{SAM}) for unit 0 is at 13 states (ADCLK) with 12-bit resolution selected, 11 states (ADCLK) with 10-bit resolution selected, and 9 states (ADCLK) with 8-bit resolution selected; and for unit 1, 15 states (ADCLK) with 12-bit resolution selected, 13 states (ADCLK) with 10-bit resolution selected, and 11 states (ADCLK) with 8-bit resolution selected. Table 54.18 shows the scan conversion time.

The scan conversion time (t_{SCAN}) in single scan mode for which the number of selected channels is n can be determined as follows:

$$t_{SCAN} = t_D + t_{SPLSH} + (t_{DIS} \times n) + t_{DIAG} + (t_{CONV} \times n)^{*5} + t_{ED}$$

The scan conversion time for the first cycle in continuous scan mode is t_{SCAN} for single scan minus t_{ED} plus t_{SHED}.
The scan conversion time for the second and subsequent cycles in continuous scan mode is fixed to $t_{SPLSH} + (t_{DIS} \times n) + t_{DIAG} + t_{DSD} + (t_{CONV} \times n)^{*5} + t_{SHED}$.

Note 1. When no channel-dedicated sample-and-hold circuits are used, $t_{SPLSH} = 0$.
Note 2. When disconnection detection assistance is not selected, $t_{DIS} = 0$.
Note 3. When the self-diagnosis function is not used, $t_{DIAG} = 0$, $t_{DSD} = 0$.
Note 4. When no channel-dedicated sample-and-hold circuits are used, $t_{SHED} = 0$. Here, continuous scan mode is assumed. In single scan mode and group scan mode, t_{SHED} is included in the end-of-scanning-delay time (t_{ED}).
Note 5. $t_{CONV} \times n$ when the sampling time (t_{SPL}) of selected channels is the same, but it is the total of the sampling time of each channel and time for conversion by successive approximation (t_{SAM}).

Table 54.18 Times for Conversion during Scanning (in Numbers of Cycles of ADCLK and PCLK)

Item			Symbol		Type/Conditions: Synchronous Trigger (MTU)	Synchronous Trigger (TMR, TPU, ELC)	Asynchronous Trigger	Software Trigger	Unit
Scan start processing time*1, *2	A/D conversion on group under group priority control.	The low-priority group is to be stopped. (The priority group is activated after low-priority group B is stopped due to an A/D conversion source of the priority group.)	t_D		1 PCLKA + 4 PCLKB + 6 ADCLK	2PCLKB + 6 ADCLK	—	—	Cycle
		The low-priority group is not to be stopped. (Activation by an A/D conversion source of the priority group.)			1 PCLKA + 3 PCLKB + 4 ADCLK	2 PCLKB + 4 ADCLK	—	—	
	A/D conversion when self-diagnosis is enabled	A/D conversion for self-diagnosis is to be started.			1 PCLKA + 3 PCLKB + 6 ADCLK	2 PCLKB + 6 ADCLK	4 PCLKB+ 6 ADCLK	6 ADCLK	
	Other than above				1 PCLKA + 3 PCLKB + 4 ADCLK	2 PCLKB + 4 ADCLK	2 PCLKB + 4 ADCLK	4 ADCLK	
Channel-dedicated sample-and-hold processing time*1	Sampling time		t_{SPLSH}	t_{SH}	When constant sampling is disabled: Setting values of the ADSHCR.SSTSH[7:0] bits (initial value:18h) × ADCLK When constant sampling is enabled: 0				
	Wait time between sampling and A/D conversion			t_W	12 ADCLK				
Disconnection detection assistance processing time			t_{DIS}		The setting of ADNDIS[3:0] (initial value = 00h) × ADCLK				
Self-diagnosis conversion processing time*1	Sampling time		t_{DIAG}	t_{SPL}	The setting of ADSSTR0 (initial value = 0Bh) × ADCLK				
	Time for conversion by successive approximation			t_{SAM}	Unit 0		Unit 1		
					13 ADCLK (12-bit conversion resolution) 11 ADCLK (10-bit conversion resolution) 9 ADCLK (8-bit conversion resolution)		15 ADCLK (12-bit conversion resolution) 13 ADCLK (10-bit conversion resolution) 11 ADCLK (8-bit conversion resolution)		
	Normal A/D conversion is to be started after completion of self-diagnosis conversion.		t_{DED}		2 ADCLK				
	A/D conversion for self-diagnosis is to be started after completion of conversion for continuous scan on the last channel specified.		t_{DSD}		2 ADCLK				
A/D conversion processing time*1	Sampling time		t_{CONV}	t_{SPL}	The setting of ADSSTRn (n = 0 to 15, L, T, O) (initial value = 0Bh) × ADCLK				
	Time for conversion by successive approximation			t_{SAM}	Unit 0		Unit 1		
					13 ADCLK (12-bit conversion resolution) 11 ADCLK (10-bit conversion resolution) 9 ADCLK (8-bit conversion resolution)		15 ADCLK (12-bit conversion resolution) 13 ADCLK (10-bit conversion resolution) 11 ADCLK (8-bit conversion resolution)		
Channel-dedicated sample-and-hold end processing time			t_{SHED}		2 ADCLK				
Scan end processing time*1			t_{ED}		1 PCLKB + 3 ADCLK				

Note 1. For t_D, t_{SPLSH}, t_{DIAG}, t_{CONV}, and t_{ED}, see Figure 54.38 and Figure 54.39.
Note 2. This is the maximum time required from software writing or trigger input to A/D conversion start.




Figure 54.38 Scan Conversion Timing (Activated by Software or Synchronous Trigger)




Figure 54.39 Scan Conversion Timing (Activated by Asynchronous Trigger)

54.3.7.1 Timing of Suspension and Starting of Scanning in Operation under Group Priority Control

The timings for suspension and starting of scanning in operation under group priority control that must considered are listed below.

1. The timing for suspending a scan of a group with a lower-priority and the timing for starting a scan of a group with a higher-priority.
2. The time at which scanning by the group with a lower-priority is resumed on completion of scanning by the higher-priority group when the trigger for scanning by the lower-priority group is accepted during scanning by the higher-priority group.
3. The timing for performing sequential single scans by a lower-priority group.

Figure 54.40 shows the timing diagram of each of the above cases.
The times at which scanning by group A is completed and scanning by group C resumes or scanning by group B is completed and scanning by group C resumes are the same as those for group A and group B in Figure 54.40.
The timing for consecutive single scans is the same for group B and group C.




Figure 54.40 Timing of Stop/Start of Scanning in Group Priority Mode

54.3.8 Usage Example of A/D Data Register Automatic Clearing Function

Setting the ADCER.ACE bit to 1 automatically clears the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR, ADDBLDR, ADDBLDRA, ADDBLDRB) to 0000h when the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR, ADDBLDR, ADDBLDRA, ADDBLDRB) are read by the CPU, DTC, or DMAC.
This function enables detection of update failures of the A/D data registers (ADDRy, ADRD, ADTSDR, ADOCDR, ADDBLDR, ADDBLDRA, ADDBLDRB). The following describes the examples in which the function to automatically clear the ADDRy register is enabled and disabled.
In a case where the ADCER.ACE bit is 0 (automatic clearing disabled), if the A/D conversion result (0222h) is not written to the ADDRy register for some reason, the old data (0111h) will be the ADDRy value. Furthermore, if this ADDRy value is read into a general register using an A/D scan end interrupt, the old data (0111h) can be saved in the general register. When checking whether there is an update failure, it is necessary to frequently save the old data in the RAM or a general register.
In a case where the ADCER.ACE bit is 1 (automatic clearing enabled), when ADDRy = 0111h is read by the CPU, DTC, or DMAC, ADDRy is automatically cleared to 0000h. After that, if the A/D conversion result 0222h cannot be transferred to ADDRy for some reason, the cleared data (0000h) remains as the ADDRy value. If this ADDRy value is read into a general register using an A/D scan end interrupt at this point, 0000h will be saved in the general register. Occurrence of an ADDRy update failure can be determined by simply checking that the read data value is 0000h.

54.3.9 A/D-Converted Value Addition/Average Mode

In A/D-converted value addition mode, the same channel is A/D-converted 2, 3, 4, or 16 consecutive times and the sum of the converted values is stored in the data register. In A/D-converted value average mode, the same channel is A/D-converted two or four consecutive times and the mean of the converted values is stored in the data register. The use of the average of these results can improve the accuracy of A/D conversion, depending on the types of noise components that are present. This function, however, cannot always guarantee an improvement in A/D conversion accuracy.
The A/D-converted value addition/average mode can be used when A/D conversion of the channel select analog input, temperature sensor output (for S12AD1 only), or internal reference voltage (for S12AD1 only) is selected.

54.3.10 Disconnection Detection Assist Function

This converter incorporates the function to fix the charge for sampling capacitance to the specified state before start of A/D conversion. This function enables disconnection detection in wiring of analog inputs.
Figure 54.41 illustrates the A/D conversion operation when the disconnection detection assist function is used. Figure 54.42 shows an example of disconnection detection when precharge is selected. Figure 54.43 shows an example of disconnection detection when discharge is selected.






Figure 54.41 Operation of A/D Conversion When the Disconnection Detection Assist Function is Used



Note 1. The converted result should be used after fully evaluated because the result data when disconnection occurs varies depending on the external circuit.

Figure 54.42 Example of Disconnection Detection When Precharge is Selected



Note 1. The converted result should be used after fully evaluated because the result data when disconnection occurs varies depending on the external circuit.

Figure 54.43 Example of Disconnection Detection When Discharge is Selected

54.3.11 Starting A/D Conversion with Asynchronous Trigger

The A/D conversion can be started by the input of an asynchronous trigger. To start up the A/D converter by an asynchronous trigger, the A/D conversion start trigger select bits (ADSTRGR.TRSA[5:0]) should be set to 000000b, and a high-level signal should be input to the asynchronous trigger (ADTRG0# pin). Then, the ADCSR.TRGE and ADCSR.EXTRG bits should be set to 1. Figure 54.44 shows a timing of the asynchronous trigger input.
For the time from when the ADST bit is set to 1 until conversion starts, refer to section 54.6.3, A/D Conversion Restarting Timing and Termination Timing. An asynchronous trigger cannot be selected for group B or group C in group scan mode.




Figure 54.44 Timing of Sampling Asynchronous Trigger

54.3.12 Starting A/D Conversion with Synchronous Trigger from Peripheral Module

The A/D conversion can be started by a synchronous trigger. To start the A/D conversion by a synchronous trigger, the ADCSR.TRGE bit should be set to 1, the ADCSR.EXTRG bit should be cleared to 0, and the relevant sources should be selected by the ADSTRGR.TRSA[5:0] and ADSTRGR.TRSB[5:0] bits.

54.4 Interrupt Sources and DTC/DMAC Transfer Requests

54.4.1 Interrupt Requests

The 12-bit A/D converter can send scan end interrupt requests S12ADI/S12ADI1, S12GBADI/S12GBADI1, and S12GCADI/S12GCADI1 to the CPU.
This module can also generate interrupt requests S12CMPAI/S12CMPAI1 and S12CMPBI/S12CMPBI1 to the CPU in response to matches with a condition for comparison.
Setting the ADCSR.ADIE bit to 1 and 0 enables and disables an S12ADI/S12ADI1 interrupt, respectively; similarly, setting the ADCSR.GBADIE bit to 1 and 0 enables and disables a S12GBADI/S12GBADI1 interrupt, respectively; similarly, setting the ADGCTRGR.GCADIE bit to 1 and 0 enables and disables a S12GCADI/S12GCADI1 interrupt, respectively.
Setting the ADCMPCR.CMPAIE bit to 1 enables an S12CMPAI interrupt and setting the ADCMPCR.CMPAIE bit to 0 disables an S12CMPAI interrupt.
Setting the ADCMPCR.CMPBIE bit to 1 enables an S12CMPBI interrupt and setting the ADCMPCR.CMPBIE bit to 0 disables an S12CMPBI interrupt.
In addition, the DTC or DMAC can be activated when an S12ADI/S12ADI1, a S12GBADI/S12GBADI1, or S12GCADI/S12GCADI1 interrupt is generated. Using an S12ADI/S12ADI1, a S12GBADI/S12GBADI1, or S12GCADI/S12GCADI1 interrupt to allow the DTC or DMAC to read the converted data enables sequence conversion without burden on software.
For details on DTC and DMAC settings, see section 20, Data Transfer Controller (DTCb) and section 18, DMA Controller (DMACAa).

54.4.2 Scan Complete Event Output to ELC

The ELC can set up linked operation of a module specified in advance by using the S12ADI or S12ADI1 interrupt request signal as an event signal.
The S12GBADI or S12GBADI1 interrupt, S12GCADI or S12GCADI1 interrupt, S12CMPAI or S12CMPAI1 interrupt, and S12CMPBI or S12CMPBI1 interrupt request signals cannot be used as event signals. An event signal is output regardless of the setting of the corresponding interrupt request enable bit. The 12-bit A/D converter outputs the A/D conversion completed signals as event signals.

54.5 Allowable Impedance of Signal Source

To achieve high-speed conversion of 0.48 µs, the analog input pins of this MCU are designed so that the conversion accuracy is guaranteed if the impedance of the input signal source is 1.0 kΩ or less. If an external capacitor of large capacitance is attached in the application in which only a single pin input is converted in single scan mode, the only load on input is virtually 1.2 kΩ of the internal input resistor; therefore, the impedance of the signal source can be ignored. Being a low-pass filter, however, an analog input circuit may not follow the analog signal with a large differential coefficient. When high-speed analog signals are to be converted or multiple pins are to be converted in scan mode, a low-impedance buffer should be used.
Figure 54.45 shows an equivalent circuit of an analog input pin and an external sensor.
To perform A/D conversion accurately, charging of the internal capacitor C shown in Figure 54.45 must be completed within the specified period of time. This specified period is referred to as sampling time.




Figure 54.45 Equivalent Circuit of Analog Input Pin and External Sensor

54.6 Usage Notes

54.6.1 Notes on Reading Data Registers

The A/D data registers, A/D data duplication registers, A/D data duplication register A, A/D data duplication register B, A/D temperature sensor data register, A/D internal reference voltage data register, and A/D self-diagnosis data register should be read in 16-bit units. If a register is read twice in 8-bit units, that is, the higher-order byte and lower-order byte are separately read, the A/D-converted value having been read first may disagree with the A/D-converted value having been read for the second time. To prevent this, the data registers should never be read in 8-bit units.

54.6.2 Notes on Stopping A/D Conversion

54.6.2.1 Procedure of Stopping A/D Conversion

To stop A/D conversion when an asynchronous trigger or a synchronous trigger has been selected as the condition for starting A/D conversion, follow the procedure in Figure 54.46.




Figure 54.46 Procedure for Clear Operation by Software through the ADCSR.ADST Bit

54.6.2.2 Notes on Modes and Status Bits

The following values may be cleared or reset as described below: the voltage status used in self-diagnosis, the odd-even determination for the double-trigger mode, the bits for monitoring comparison for the comparison function.

- Re-set the settings for the voltage for use in self-diagnosis by setting the ADCER.DIAGLD bit to 1 and setting the ADCER.DIAGVAL[1:0] bits.
- Make double-trigger mode effective starting from the first scan by changing the setting of the ADCSR.DBLE bit from 0 to 1.
- Set the ADCMPCR.CMPAE and ADCMPCR.CMPBE bits to 0, which initializes the bits for monitoring comparison (MONCMPA, MONCMPB, MONCOMB).
- Initialize the constant sampling function (selected by setting the ADSHMSR.SHMD bit to 1) by setting the ADSHMSR.SHMD bit to 0. After this, if you will be using constant sampling again, wait for at least 1 cycle of ADCLK and then set the ADSHMSR.SHMD bit to 1.

54.6.3 A/D Conversion Restarting Timing and Termination Timing

It takes a maximum of six ADCLK cycles for the idle analog unit of the 12-bit A/D converter to be restarted by setting the ADCSR.ADST bit to 1. It takes a maximum of two ADCLK cycles for the operating analog unit of the 12-bit A/D converter to be terminated by setting the ADCSR.ADST bit to 0.

54.6.4 Notes on Scan End Interrupt Handling

When scanning the same analog input twice using any trigger, the first A/D-converted data is overwritten with the second A/D-converted data in the case that the CPU does not complete reading the A/D-converted data by the time the A/D conversion of the first analog input for the second scan ends after the first scan end interrupt is generated.

54.6.5 Module Stop Function Setting

Operation of the 12-bit A/D converter can be disabled or enabled by setting module stop control register. The initial setting is for operation of the 12-bit A/D converter to be halted. Register access is enabled by releasing the module stop state.
After the module stop state is released, wait for 1 µs to start A/D conversion. For details, refer to section 11, Low Power Consumption.

54.6.6 Notes on Entering Low Power Consumption States

Before entering the module stop state or software standby mode, make sure to stop A/D conversion. Here, set the ADCSR.ADST bit to 0, and secure certain period of time until the analog unit of the 12-bit A/D converter is stopped. Follow the procedure given below to secure this time.
Set the ADCSR.ADST bit to 0 by following the procedure in Figure 54.46 Procedure for Clear Operation by Software through the ADCSR.ADST Bit. Then wait for two clock cycles of ADCLK before entering the module stop mode or software standby mode.

54.6.7 Notes on Canceling Software Standby Mode

After software standby mode is canceled, wait until the crystal oscillation stabilization time or the PLL circuit stabilization time elapses, and then wait for 1 µs before starting A/D conversion. For details, refer to section 11, Low Power Consumption.

54.6.8 Pin Setting When Using the 12-bit A/D Converter

When using the 12-bit A/D converter unit 0, do not use the P40 to P47, P03, P05, and P07 pins as output pins. We also recommend not using the P00 to P02, P90 to P93, PD0 to PD7, and PE0 to PE7 pins as output pins. If any of the P00 to P02, P90 to P93, PD0 to PD7, and PE0 to PE7 pins is used for an output pin, perform A/D conversion several times, eliminate the maximum and minimum values, and obtain the average of the other results.
When using the 12-bit A/D converter unit 1, we recommend not using the P00 to P02, P90 to P93, PD0 to PD7, and PE0 to PE7 pins as output pins. If any of the P00 to P02, P90 to P93, PD0 to PD7, and PE0 to PE7 pins is used for an output pins, perform A/D conversion several times, eliminate the maximum and minimum values, and obtain the average of the other results.

54.6.9 Caution When Using an External Bus

A/D conversion at the same time as access to an external bus may produce poor results.
In this case, use a software approach, such as performing A/D conversion several times, then obtaining the average after excluding the highest and lowest values.
Deterioration in A/D conversion resolution can be reduced by changing the assignment of the external data bus. For details of the setting, refer to section 23, Multi-Function Pin Controller (MPC).

54.6.10 Error in Absolute Accuracy When Disconnection Detection Assistance is in Use

Using disconnection detection assistance leads to an error in absolute accuracy of the A/D converter. This is because an error voltage is input to the analog input pins due to the resistive voltage division between the pull-up or pull-down resistor (Rp) and the resistance of the signal source (Rs). This error in absolute accuracy is calculated from the following formula. Only use disconnection detection assistance after thorough evaluation.

Maximum error in absolute accuracy (LSB) = 4095 × Rs / Rp

54.6.11 Voltage Range of Analog Power Supply Pins

If this MCU is used with the voltages outside the following ranges, the reliability of the MCU may be affected.

- Analog input voltage range
  Voltage applied to analog input pins AN000 to AN007, AN100 to AN120: AVSSn ≤ VANn ≤ AVCCn (n = 0, 1)
- Relationship between power supply pin pairs (AVCCn–AVSSn, VCC–VSS)

  A 0.1-µF capacitor should be connected between each pair of power supply pins to create a closed loop with the shortest route possible as shown in Figure 54.47, and connection should be made so that the following condition is satisfied at the supply side: AVSSn = VSS
  When the 12-bit A/D converter is not used, the following conditions should be satisfied:
  AVCCn = VCC and AVSSn = VSS





Figure 54.47 Power Supply Pin Connection Example

54.6.12 Notes on Board Design

The board should be designed so that digital circuits and analog circuits are separated from each other as far as possible. In addition, digital circuit signal lines and analog circuit signal lines should not intersect or placed near each other. If these rules are not followed, noise will be produced on analog signals and A/D conversion accuracy will be affected. The analog input pins (AN000 to AN007, AN100 to AN120), and analog power supply (AVCCn) should be separated from digital circuits using the analog ground (AVSSn). The analog ground (AVSSn) should be connected to a stable digital ground (VSS) on the board (single-point ground plane connection).

54.6.13 Notes on Noise Prevention

To prevent the analog input pins (AN000 to AN007, AN100 to AN120) from being destroyed by abnormal voltage such as excessive surge, a capacitor should be inserted between AVCCn and AVSSn, and a protection circuit should be connected to protect the above analog input pins as shown Figure 54.48.



Note 1. The values shown here are reference values.

Note 2. Rin: Signal source impedance

Note 3. Place capacitors to be inserted between the power source of AVCC0, AVSS0, AVCC1, and AVSS1 as close as possible to the power supply pins to prevent deterioration in A/D conversion resolution.

Figure 54.48 Sample Protection Circuit for Analog Inputs

55. 12-Bit D/A Converter (R12DAa)

55.1 Overview

This MCU includes two channels of 12-bit D/A converter with an output buffer amplifier.
Table 55.1 lists the specifications of the 12-bit D/A converter and Figure 55.1 shows a block diagram of the 12-bit D/A converter.

Table 55.1 Specifications of 12-Bit D/A Converter

Item	Specifications
Resolution	12 bits
Output channels	Two channels
Measure against mutual interference between analog modules	Measure against interference between D/A and A/D conversion D/A converted data update timing is controlled by the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 1). Therefore, the degradation of A/D conversion accuracy due to interference is reduced by controlling the timing in which the 12-bit D/A converter inrush current occurs, with the enable signal.
Low power consumption function	Module stop state can be set.
Event link function (input)	DA0 conversion can be started when an event signal is input.
Output buffer amplifier control function	Buffered output (gain = 1) or unbuffered output can be selected.




Figure 55.1 Block Diagram of 12-Bit D/A Converter

Table 55.2 lists the pin configuration of the 12-bit D/A converter.

Table 55.2 Pin Configuration of 12-Bit D/A Converter

Pin Name	I/O	Function
AVCC1	Input	Reference voltage input pin for the 12-bit A/D converter (unit 1) and the 12-bit D/A converter: This pin is also used as an analog power supply pin for the modules and temperature sensor. Connect to VCC when the 12-bit A/D converter (unit 1), the 12-bit D/A converter, and the temperature sensor are not used.
AVSS1	Input	Reference voltage input pin for the 12-bit A/D converter (unit 1) and the 12-bit D/A converter: This pin is also used as an analog ground pin for the modules and temperature sensor. Set to the same potential as that of the VSS pin.
DA0	Output	Channel 0 analog output pin
DA1	Output	Channel 1 analog output pin

55.2 Register Descriptions

55.2.1 D/A Data Register m (DADRm) (m = 0, 1)

Address(es): DA.DADR0 0008 8040h, DA.DADR1 0008 8042h

• DADPR.DPSEL bit = 0 (data is right-justified)

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—												
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

• DADPR.DPSEL bit = 1 (data is left-justified)

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
													—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The DADRm register is a 16-bit readable/writable register, which stores data to which D/A conversion is to be performed. Whenever an analog output is enabled, the values in DADRm are converted and output from the D/A converter.

12-bit data can be relocated by setting the DADPR.DPSEL bit.

Bits "—" are read as 0. The write value should be 0.

When the output buffer amplifier is used, see section 55.6.5, Initial Setting Procedure when the Output Buffer Amplifier is Used.

55.2.2 D/A Control Register (DACR)

Address(es): DA.DACR 0008 8044h

	b7	b6	b5	b4	b3	b2	b1	b0
	DAOE1	DAOE0	DAE	—	—	—	—	—
Value after reset:	0	0	0	1	1	1	1	1

Bit	Symbol	Bit Name	Description	R/W
b4 to b0	—	Reserved	These bits are read as 1. The write value should be 1.	R/W
b5	DAE	D/A Enable*1	0: D/A conversion of channels 0 and 1 is controlled individually. 1: D/A conversion of channels 0 and 1 is enabled collectively.	R/W
b6	DAOE0	D/A Output Enable 0	0: Analog output of channel 0 (DA0) is disabled. 1: D/A conversion of channel 0 is enabled. Analog output of channel 0 (DA0) is enabled.	R/W
b7	DAOE1	D/A Output Enable 1	0: Analog output of channel 1 (DA1) is disabled. 1: D/A conversion of channel 1 is enabled. Analog output of channel 1 (DA1) is enabled.	R/W

Note 1. This bit controls D/A conversion in combination with the DAOEm bit (m = 0, 1). The DAOEm bit controls output of the results of conversion. For details, see Table 55.3.

Table 55.3 Controls of D/A Conversion

b5	b7	b6	
DAE	DAOE1	DAOE0	Description
0	0	0	D/A conversion and analog output pins (DA0, DA1) are disabled.*1
		1	D/A conversion of channel 0 is enabled. D/A conversion of channel 1 is disabled. Analog output of channel 0 (DA0) is enabled. Analog output of channel 1 (DA1) is disabled.*1
	1	0	D/A conversion of channel 0 is disabled. D/A conversion of channel 1 is enabled. Analog output of channel 0 (DA0) is disabled.*1 Analog output of channel 1 (DA1) is enabled.
		1	D/A conversion of channels 0 and 1 is enabled. Analog output of channels 0 and 1 (DA0, DA1) is enabled.
1	x	x	D/A conversion of channels 0 and 1 is enabled. Analog output of channels 0 and 1 (DA0, DA1) is enabled collectively.

x: Don't care

Note 1. When analog output is disabled, the analog output signal is placed in the Hi-Z state.

This register should be set when the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled) while the 12-bit A/D converter (unit 1) is halted (the ADCSR.ADST bit is 0). At that time, the software trigger should be selected for the 12-bit A/D converter (unit 1) trigger to securely stop the 12-bit A/D converter (unit 1).

DAE Bit (D/A Enable)

The DAE bit controls D/A conversion, amplifier operation, and analog output in combination with the DAOEm bit (m = 0, 1), the DAAMPCR.DAAMPm bit, and the DAASWCR.DAASWm bit. See Table 55.4 for details.
When the measure against an interference between D/A and A/D conversions is enabled (DAADSCR.DAADST = 1), set the DAE bit while the ADCSR.ADST bit in the 12-bit A/D converter (unit 1) is 0. At that time, the software trigger should be selected for the 12-bit A/D converter (unit 1) trigger to securely stop the 12-bit A/D converter (unit 1).

DAOEm Bit (D/A Output Enable m) (m = 0, 1)

The DAOEm bit controls D/A conversion, amplifier operation, and analog output in combination with the DAE bit, DAAMPCR.DAAMPm bit, and the DAASWCR.DAASWm bit. See Table 55.4 for details.

When both the DAOEm bit and DAE bit are 0, D/A conversion of channel m is not done and no conversion result is output.

When the measure against an interference between D/A and A/D conversions is enabled (DAADSCR.DAADST = 1), set the DAOEi bit while the ADCSR.ADST bit in the 12-bit A/D converter (unit 1) is 0. At that time, the software trigger should be selected for the 12-bit A/D converter (unit 1) trigger to securely stop the 12-bit A/D converter (unit 1).

The event link function can be used to set the DAOE0 bit to 1. The DAOE0 bit becomes 1 when the event specified by setting the ELSR16 register of the ELC occurs, and output of the D/A conversion results starts.

Table 55.4 D/A Conversion and Analog Output Control (m = 0, 1)

DACR		DAAMPCR	DAASWCR	D/A Conversion Operation of Channel m	Amplifier Operation of Channel m	Analog Output of Channel m
DAE	DAOEm	DAAMPm	DAASWm			
0	0	0	0	Disabled	Disabled	Hi-Z
			1	Disabled	Disabled	Hi-Z
		1	0	Disabled	Disabled	Hi-Z
			1	Disabled	Disabled	Hi-Z
	1	0	0	Enabled	Disabled	Unbuffered output
			1	Enabled	Disabled	Hi-Z
		1	0	Enabled	Enabled	Buffered output
			1	Enabled	Enabled	Hi-Z
1	0	0	0	Enabled	Disabled	Unbuffered output
			1	Enabled	Disabled	Hi-Z
		1	0	Enabled	Enabled	Buffered output
			1	Enabled	Enabled	Hi-Z
	1	0	0	Enabled	Disabled	Unbuffered output
			1	Enabled	Disabled	Hi-Z
		1	0	Enabled	Enabled	Buffered output
			1	Enabled	Enabled	Hi-Z

55.2.3 Data Register Format Select Register (DADPR)

Address(es): DA.DADPR 0008 8045h

	b7	b6	b5	b4	b3	b2	b1	b0
	DPSEL	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	DPSEL	Format Select	0: Data is right-justified. 1: Data is left-justified.	R/W

55.2.4 D/A A/D Synchronous Start Control Register (DAADSCR)

Address(es): DA.DAADSCR 0008 8046h

	b7	b6	b5	b4	b3	b2	b1	b0
	DAADST	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b6 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	DAADST	D/A A/D Synchronous Conversion	0: 12-bit D/A converter operation does not synchronize with 12-bit A/D converter (unit 1) operation. (measure against interference between D/A and A/D conversion is disabled) 1: 12-bit D/A converter operation synchronizes with 12-bit A/D converter (unit 1) operation. (measure against interference between D/A and A/D conversion is enabled)	R/W

As a measure against interference between D/A and A/D conversion, the DAADSCR register selects whether or not the timing for starting 12-bit D/A conversion is synchronized with the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 1).
This register should be set while the 12-bit A/D converter (unit 1) is halted (while the ADCSR.ADST bit is 0 after selecting software trigger as the 12-bit A/D converter (unit 1) trigger).
Unit 1 should be selected as the target unit of the 12-bit A/D converter before setting the DAADST bit to 1.
Set the DAADUSR.AMADSEL1 bit to 1 to select unit 1.

DAADST Bit (D/A A/D Synchronous Conversion)

Setting the DAADST bit to 0 allows the DADRm register value (m = 0, 1) to be converted into analog data at any time.
Setting the DAADST bit to 1 allows synchronous D/A conversion with the 12-bit A/D converter synchronous D/A conversion enable signal from the 12-bit A/D converter (unit 1). Therefore, even if the DADRm register value is modified, D/A conversion does not start until the 12-bit A/D converter (unit 1) completes A/D conversion.
Set this bit while the ADCSR.ADST bit is set to 0. At this time, the software trigger should be selected for the 12-bit A/D converter trigger to securely stop the 12-bit A/D converter (unit 1). Set the DAADUSR.AMADSEL1 bit to 1 before setting the DAADST bit to 1.
The event link function cannot be used when the DAADST bit is set to 1. Stop the event link function by setting the ELSR16 register of the ELC. The setting of the DAADST bit is common to channels 0 and 1 of the 12-bit D/A converter.

55.2.5 D/A Output Amplifier Control Register (DAAMPCR)

Address(es): DA.DAAMPCR 0008 8048h

	b7	b6	b5	b4	b3	b2	b1	b0
	DAAMP1	DAAMP0	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	DAAMP0	Amplifier Control 0	0: Output buffer amplifier of channel 0 is not used. 1: Output buffer amplifier of channel 0 is used.	R/W
b7	DAAMP1	Amplifier Control 1	0: Output buffer amplifier of channel 1 is not used. 1: Output buffer amplifier of channel 1 is used.	R/W

The DAAMPCR register selects D/A converter output with or without using the output buffer amplifier.

DAAMP0 Bit (Amplifier Control 0)

When the DAAMP0 bit is 0, the conversion result for the D/A converter channel 0 is output without using the output buffer amplifier. When the DAAMP0 bit is 1, the conversion result for the D/A converter channel 0 is output via the output buffer amplifier.

When both the DAE and DAOE0 bits are 0, the output buffer amplifier is disabled regardless of the setting of the DAAMP0 bit. See Table 55.4 for details.

DAAMP1 Bit (Amplifier Control 1)

When the DAAMP1 bit is 0, the conversion result for the D/A converter channel 1 is output without using the output buffer amplifier. When the DAAMP1 bit is 1, the conversion result for the D/A converter channel 1 is output via the output buffer amplifier.

When both the DAE and DAOE1 bits are 0, the output buffer amplifier is disabled regardless of the setting of the DAAMP1 bit. See Table 55.4 for details.

55.2.6 D/A Output Amplifier Stabilization Wait Control Register (DAASWCR)

Address(es) DA.DAASWCR 0008 805Ch

	b7	b6	b5	b4	b3	b2	b1	b0
	DAASW1	DAASW0	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5-b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	DAASW0	Channel 0 Output Amplifier Stabilization Waiting	0: A wait for stabilization of the channel 0 output buffer amplifier is released (output is enabled). 1: Wait for the channel 0 output buffer amplifier to become stable (the pin is Hi-Z).	R/W
b7	DAASW1	Channel 1 Output Amplifier Stabilization Waiting	0: A wait for stabilization of the channel 1 output buffer amplifier is released (output is enabled). 1: Wait for the channel 1 output buffer amplifier to become stable (the pin is Hi-Z).	R/W

The DAASWCR register is used to control the output buffer amplifier of the D/A converter during the initial setting when the output buffer amplifier is used.

DAASW0 Bit (Channel 0 Output Amplifier Stabilization Waiting)

When setting the DAASW0 bit to 1, the output buffer amplifier of D/A converter channel 0 enters into the stabilization waiting state and the DA0 pin becomes high impedance. When setting the DAASW0 bit to 0, the conversion result of the D/A converter channel 0 is output from the DA0 pin via the output buffer amplifier.

Set the DAASW0 bit to 1 when the DACR.DAE and DACR.DAOE0 bits are 0. After setting the DACR.DAE or DACR.DAOE0 bit to 1, wait for the required stabilization time and set the DAASW0 bit to 0. Refer to section 55.6.5, Initial Setting Procedure when the Output Buffer Amplifier is Used for details.

DAASW1 Bit (Channel 1 Output Amplifier Stabilization Waiting)

When setting the DAASW1 bit to 1, the output buffer amplifier of D/A converter channel 1 enters into the stabilization waiting state and the DA1 pin becomes high impedance. When setting the DAASW1 bit to 0, the conversion result of the D/A converter channel 1 is output from the DA1 pin via the output buffer amplifier.

Set the DAASW1 bit to 1 when the DACR.DAE and DACR.DAOE1 bits are 0. After setting the DACR.DAE or DACR.DAOE1 bit to 1, wait for the required stabilization time and set the DAASW1 bit to 0. Refer to section 55.6.5, Initial Setting Procedure when the Output Buffer Amplifier is Used for details.

55.2.7 D/A A/D Synchronous Unit Select Register (DAADUSR)

Address(es): DA.DAADUSR 0008 C5C0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	AMADSEL1	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b1	AMADSEL1	A/D Unit 1 Select	0: Unit 1 is not selected. 1: Unit 1 is selected.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The DAADUSR register is used to select the target unit of the 12-bit A/D converter for D/A and A/D synchronous conversions. When setting the DAADSCR.DAADST bit to 1 for synchronous conversions, the target unit should be selected by this register in advance. Set the AMADSEL1 bit to 1 and select unit 1 as the target synchronous unit.
The DAADUSR register should be set when the ADCSR.ADST bit of the 12-bit A/D converter is set to 0 and the DAADSCR.DAADST bit is set to 0.

55.3 Operation

The 12-bit D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When the DACR.DAOEm bit (m = 0, 1) is set to 1, D/A converter is enabled and the conversion result is output. An operation example of D/A conversion on channel 0 is shown below. Figure 55.2 shows the timing of this operation.

(1) Set the data for D/A conversion in the DADPR.DPSEL bit and the DADR0 register.

(2) Set the DACR.DAOE0 bit to 1 to start D/A conversion. The DA0 output settles to the voltage corresponding to the setting value after the conversion time tDCONV has elapsed. The DA0 output voltage is held at this level until the DADR0 register is updated or the DAOE0 bit is set to 0. The output voltage (reference) is expressed by the following formula:

$$\frac{\text{Value of DADRm register}}{4096} \times \text{AVCC1}$$

When the output buffer amplifier is used, the output voltage does not reach AVSS1 or AVCC1. Refer to section 61, Electrical Characteristics for the output voltage range.

(3) When the DADR0 register is updated, the conversion starts. The DA0 output settles at the new output voltage after the conversion time tDCONV has elapsed.
When the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled), it takes a maximum of one A/D conversion time for D/A conversion to start.

(4) When the DAOE0 bit is set to 0, analog output is disabled.




Figure 55.2 Example of 12-Bit D/A Converter Operation

55.3.1 Measure against Interference between D/A and A/D Conversion

When D/A conversion starts, an inrush current occurs to the 12-bit D/A converter. Since the same analog power supply is shared by the 12-bit D/A converter and 12-bit A/D converter (unit 1), the inrush current may interfere with the proper operation of the 12-bit A/D converter (unit 1).

With the DAADSCR.DAADST bit being 1, even if the DADRm register data (m = 0, 1) is modified during 12-bit A/D converter (unit 1) operation, D/A conversion does not start immediately but starts synchronously with A/D conversion completion. It takes a maximum of one A/D conversion time for the DADRm register data update to be reflected as the D/A conversion circuit input. Before reflection, the DADRm register value does not correspond to the analog output value.

When this function is enabled, it is impossible to check by any software means whether the DADRm register value has been D/A converted or not.

Even with the DAADSCR.DAADST bit being 1, when the DADRm register data is modified while the 12-bit A/D converter (unit 1) is halted, D/A conversion starts in one PCLKB cycle.

Figure 55.3 shows an example of channel 0 D/A conversion, in which the 12-bit D/A converter operates synchronously with the 12-bit A/D converter (unit 1).

(1) Confirm that the 12-bit A/D converter (unit 1) is halted. Set the DAADUSR.AMADSEL1 bit to 1.
(2) Confirm that the 12-bit A/D converter (unit 1) is halted. Set the DAADSCR.DAADST bit to 1.
(3) Confirm that the 12-bit A/D converter (unit 1) is halted. Set the DACR.DAOE0 bit to 1.
(4) Set the DADR0 register.

- If the 12-bit A/D conversion is halted (ADCSR.ADST bit = 0) when the DADR0 register is modified, D/A conversion starts in one PCLKB cycle.
- If the 12-bit A/D conversion is in progress (ADCSR.ADST bit = 1) when the DADR0 register is modified, D/A conversion starts upon A/D conversion completion. If the DADR0 register is modified twice during A/D conversion, the first update may not be converted.




Figure 55.3 Example of Conversion When the 12-Bit D/A Converter is Synchronized with the 12-Bit A/D Converter (Unit 1)

55.4 Event Link Operation Setting Procedure

The event link operation procedure is described below.

(1) Set the DADPR.DPSEL bit and set the data for D/A conversion in the DADR0 register.
(2) Set the bit value of the ELSR16 setting event signal to link the ELSR16 register of the ELC.
(3) Set the ELCR.ELCON bit to 1. This procedure enables event link operation for all modules with the event link function selected.
(4) Set the event output source module to activate the event link. After the event is output from the module, the DACR.DAOE0 bit becomes 1, and D/A conversion on channel 0 starts.
(5) Set the ELSR16.ELS[7:0] bits to 0000 0000b to stop event link operation of 12-bit D/A converter channel 0. All event link operation is stopped when the ELCR.ELCON bit is set to 0.

55.5 Usage Notes on Event Link Operation

(1) When the event link function is used, do not use the output buffer amplifier.
(2) When the event link function is used, set the DACR.DAE bit to 0.
(3) When the event specified by the ELSR16 register is generated while the write cycle is performed to the DACR.DAOE0 bit, the write cycle is stopped, and the setting to 1 by the generated event takes precedence.
(4) Use of the event link function is prohibited when the DAADSCR.DAADST bit is set to 1 as the measure against an interfere between D/A and A/D conversions.

55.6 Usage Notes

55.6.1 Module Stop Function Setting

Operation of the 12-bit D/A converter can be disabled or enabled using the module stop control register. The initial setting is for operation of the 12-bit D/A converter to be stopped. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

55.6.2 Operation of the D/A Converter in Module Stop State

When the MCU enters the module stop state with D/A conversion enabled, the D/A converter outputs are retained, and the analog power supply current is the same as during D/A conversion. If the analog power supply current has to be reduced in the module stop state, disable D/A conversion by setting the DACR.DAOE1, DAOE0, and DAE bits to 0.

55.6.3 Operation of the D/A Converter in Software Standby Mode

When the MCU enters software standby mode with D/A conversion enabled, the D/A converter outputs are retained, and the analog power supply current is the same as during D/A conversion. If the analog power supply current has to be reduced in software standby mode, disable D/A conversion by setting the DACR.DAOE1, DAOE0, and DAE bits to 0.

55.6.4 Note on Entering Deep Software Standby Mode

When the MCU enters deep software standby mode with D/A conversion enabled, the outputs of the D/A converter are placed in a high impedance state.

55.6.5 Initial Setting Procedure when the Output Buffer Amplifier is Used

When using the output buffer amplifier, enable the amplifier output in the following procedure. An example for channel 0 is described below.

(1) Confirm that the DACR.DAE and DACR.DAOE0 bits are 0.
(2) Write 0000h to the DADR0 register.
(3) Set the DAASWCR.DAASW0 bit to 1.
(4) Set the DAAMPCR.DAAMP0 bit to 1.
(5) Set the DACR.DAE or DACR.DAOE0 bit to 1. The output buffer amplifier starts the operation.
(6) Wait for at least 3 µs and then set the DAASWCR.DAASW0 bit to 0.
(7) Write a value to be converted in the DADR0 register.

While the output buffer amplifier is operating, setting the DACR.DAE and DACR.DAOE0 bits to 0 disables the output buffer amplifier. Repeat the procedure from (1) to (7) to use the output buffer amplifier again.




Figure 55.4 Initial Setting Procedure of the Output Buffer Amplifier

55.6.6 Note on Usage When Measure against Interference between D/A and A/D Conversion is Enabled

When the DAADSCR.DAADST bit is 1 (measure against interference between D/A and A/D conversion is enabled), do not place the 12-bit A/D converter (unit 1) in the module stop state. It may halt D/A conversion in addition to A/D conversion.

56. Temperature Sensor (TEMPS)

56.1 Overview

This MCU includes a temperature sensor. The temperature sensor outputs a voltage which varies with the temperature. The 12-bit A/D converter unit 1 can convert the voltage from the sensor into a digital value. The temperature around the MCU can be obtained by converting the value into the temperature.

Table 56.1 lists the specifications of the temperature sensor, and Figure 56.1 shows a block diagram of the temperature sensor.

Table 56.1 Specifications of Temperature Sensor

Item	Description
Temperature sensor voltage output	Temperature sensor outputs a voltage to the 12-bit A/D converter unit 1.
Low-power consumption function	Module stop state can be set.
Temperature Sensor Calibration Data	Reference data measured for each chip at factory shipment is stored.




Figure 56.1 Block Diagram of Temperature Sensor

56.2 Register Descriptions

56.2.1 Temperature Sensor Control Register (TSCR)

Address(es): TEMPS.TSCR 0008 C500h

	b7	b6	b5	b4	b3	b2	b1	b0
	TSEN	—	—	TSOE	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b3 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b4	TSOE	Temperature Sensor Output Enable	0: Disables output from the temperature sensor to the 12-bit A/D converter unit 1. 1: Enables output from the temperature sensor to the 12-bit A/D converter unit 1.	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	TSEN	Temperature Sensor Enable	0: Stops the temperature sensor. 1: Starts the temperature sensor.	R/W

The settings of TSCR register have the timing restrictions shown in Figure 56.4.

56.2.2 Temperature Sensor Calibration Data Register (TSCDR)

Address(es): TEMPSCONST.TSCDR FE7F 7D7Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—												
Value after reset:	0	0	0	0	Unique value for each chip											

Note: This register is only readable when the SYSCR0.ROME bit is 1 (the on-chip ROM is enabled).

The TSCDR register stores temperature sensor calibration data measured for each chip at factory shipment. The TSCDR register is a 32-bit read-only register and should be read in 32-bit units.
Temperature sensor calibration data is a digital value obtained using the 12-bit A/D converter unit 1 to convert the voltage output by the temperature sensor under the condition of Ta = Tj = 128°C and AVCC1 = 3.3 V.
The voltage V1 output by the temperature sensor under the condition of Ta = Tj = 128°C can be calculated from the value of the TSCDR register according to the formula below.

V1 = 3.3 × value of the TSCDR register/4096 [V]

Note that the AVCC1 voltage does not affect voltage V1.

56.3 Using the Temperature Sensor

The temperature sensor outputs a voltage which varies with the temperature.
This voltage is converted to a digital value by the 12-bit A/D converter unit 1. The temperature around the MCU can be obtained by converting the value into the temperature.

56.3.1 Preparation for Using the Temperature Sensor

Perform a calibration of the temperature sensor as shown below. The voltage output by the temperature sensor is proportional to temperature, which can be calculated according to the following formula.

Formula for the temperature characteristic:
T = (Vs – V1)/Slope + T1

T: Measured temperature (°C)
Vs: Voltage output by the temperature sensor when the temperature is measured (V)
T1: Sample temperature measurement at first point (°C)
V1: Voltage output by the temperature sensor when T1 is measured (V)
T2: Sample temperature measurement at second point (°C)
V2: Voltage output by the temperature sensor when T2 is measured (V)
Slope: Temperature slope of the temperature sensor (V/°C); Slope = (V2 – V1)/(T2 – T1)

Characteristics of the temperature sensor vary from MCU to MCU. Therefore, a two-point calibration (the following experimental measurement at two different temperatures) is recommended.
Use the 12-bit A/D converter unit 1 to measure the voltage V1 output by the temperature sensor at temperature T1. Again, using the 12-bit A/D converter unit 1, measure the voltage V2 output by the temperature sensor at a different temperature T2. Obtain the temperature slope (Slope = (V2 – V1)/(T2 – T1)) from these results.
Subsequently, obtain temperatures by substituting the slope into the formula for the temperature characteristic (T = (Vs – V1)/Slope + T1).

If you are using the temperature slope given in Table 61.57 of section 61, Electrical Characteristics, use the 12-bit A/D converter unit 1 to measure the voltage V1 output by the temperature sensor at temperature T1, and then calculate the temperature characteristic by using the formula below.
However, this calibration gives less accurate temperatures than two-point calibration.

T = (Vs – V1)/Slope + T1

T: Measured temperature (°C)
Vs: Voltage output by the temperature sensor when the temperature is measured (V)
T1: Sample temperature measurement at first point (°C)
V1: Voltage output by the temperature sensor when T1 is measured (V)
Slope: Temperature slope given in Table 61.57 ÷ 1000 (V/°C)

In this MCU, the TSCDR register stores the temperature value (CAL_{128}) of the temperature sensor measured under the condition of Ta = Tj = 128°C and AVCC1 = 3.3 V. By using this value as the sample measurement result at the first point, preparation before using the temperature sensor can be omitted.
If V1 is calculated from CAL_{128},

$V1 = 3.3 \times CAL_{128}/4096$ [V]
Using this, the measured temperature can be calculated according to the formula below.

T = (Vs – V1)/Slope + 128 [°C]

T: Measured temperature (°C)
Vs: Voltage output by the temperature sensor when the temperature is measured (V)
V1: Voltage output by the temperature sensor when Ta = Tj = 128°C and AVCC1 = 3.3 V (V)
Slope: Temperature slope given in Table 61.57 ÷ 1000 (V/°C)

Error in the measured temperature (the range of variation is 3σ) is shown in Figure 56.2.




Figure 56.2 Error in the Measured Temperature

56.3.2 Setting of 12-Bit A/D Converter Unit 1


For A/D conversion of temperature sensor output voltages, 12-bit A/D converter unit 1 registers should be set as follows.

- Selecting the Temperature Sensor Voltage as a Source for A/D Conversion
  Select the temperature sensor voltage as a source for A/D conversion by setting the temperature sensor output A/D conversion select bit in the A/D conversion extended input control register (TSSA or TSSB in the ADEXICR register) to 1.
- Setting Scan Mode
  Select scan mode by setting the scan mode select bits in the A/D control register (ADCSR.ADCS[1:0]).
- Setting Addition/Average Mode
  For A/D conversion of the temperature sensor output, additional or average mode is selectable. To use either additional or average mode, set the temperature sensor output A/D converted value addition mode select bit in the A/D conversion extended input control register (ADEXICR.TSSAD) to 1, and the addition count select bits in the A/D converted value addition count select register (ADADC.ADC[1:0]) to the desired number of addition. Furthermore, clear the AVEE bit in ADADC to 0 to select addition mode; set the AVEE bit in ADADC to 1 to select average mode. In average mode, however, the ADC[1:0] bits in ADADC should not be set to 10b.
- Setting the Sampling Time of the 12-bit A/D converter Unit 1
  The sampling time of the 12-bit A/D converter can be changed at converting the output from the temperature sensor. The initial sampling time is 11 cycles of ADCLK. To change the setting of sampling time from 11 cycles of ADCLK, set the A/D sampling state register T (ADSSTRT) while the ADCSR.ADST bit is 0.

Setting the A/D conversion start bit in the A/D control register (ADCSR.ADST) to 1 starts A/D conversion, and the result is stored in the A/D temperature sensor data register (ADTSDR). If you will be using A/D conversion of the output from the temperature sensor, do so in accord with section 56.3.3, Procedure for Using the Temperature Sensor.

56.3.3 Procedure for Using the Temperature Sensor

Figure 56.3 shows the procedure for using the temperature sensor.



Note 1. When not using the addition/average mode, this setting is not required. To select average mode, do not set the ADADC.ADC[1:0] bits to 10b.
Note 2. When not using the addition/average mode, this setting is not required.
Note 3. The initial sampling time is 11 cycles of ADCLK. If the sampling time is not to be changed, this setting is not required.

Figure 56.3 Procedure for Using the Temperature Sensor

56.3.4 Timing of A/D Conversion of Temperature Sensor Output

Figure 56.4 shows the timing from the start of temperature-sensor operation until the completion of A/D conversion when only the output from the temperature sensor is to be A/D converted and conversion is in single-scan mode. The times shown in the figure are described in Table 56.2.




Figure 56.4 Timing from the Start of Temperature-Sensor Operation until Completion of A/D Conversion

Table 56.2 Time until Completion of A/D Conversion after the Start of Temperature-Sensor Operation

Item	Symbol	Time
Temperature-sensor reference-voltage stabilization wait time	tTSTBL	30 µs (min)
Temperature-sensor output stabilization wait time	tOSTBL	0 µs (min)
12-bit A/D converter unit 1 input sampling time	tSPL	ADSSTRT setting × tC(ADCLK)
A/D conversion time	tCONV	Refer to Table 54.18, Times for Conversion during Scanning (in Numbers of Cycles of ADCLK and PCLK) in section 54.3.7, Analog Input Sampling Time and Scan Conversion Time.
Scan conversion end delay time	tED	Refer to Table 54.18, Times for Conversion during Scanning (in Numbers of Cycles of ADCLK and PCLK) in section 54.3.7, Analog Input Sampling Time and Scan Conversion Time.

56.4 Usage Note

56.4.1 Module-Stop Function Setting

The corresponding bit in module stop control register B (MSTPCRB) can be used to enable and disable the temperature sensor. The initial setting is for the temperature sensor to be stopped. The register becomes accessible by releasing from the module-stop state. For details, refer to section 11, Low Power Consumption.

57. Data Operation Circuit (DOC)

57.1 Overview

The data operation circuit (DOC) is used to compare, add, or subtract 16-bit values.
Table 57.1 lists the specifications of the DOC and Figure 57.1 is a block diagram of the DOC.
An interrupt can be generated if the result of 16-bit comparison meets one of the set interrupt conditions.

Table 57.1 DOC Specifications

Item	Description
Data operation function	16-bit data comparison, addition, and subtraction
Lower power consumption function	The DOC can be placed in a module-stop state.
Interrupts	• The result of data comparison meets the detection condition. • The result of data addition is greater than FFFFh, which is an overflow. • The result of data subtraction is less than 0000h, which is an underflow.
Event link function (output)	• The result of data comparison meets the detection condition. • The result of data addition is greater than FFFFh, which is an overflow. • The result of data subtraction is less than 0000h, which is an underflow.




Figure 57.1 DOC Block Diagram

57.2 Register Descriptions

57.2.1 DOC Control Register (DOCR)

Address(es): DOC.DOCR 0008 B080h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	DOPCFCL	DOPCF	DOPCIE	—	DCSEL	OMS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	OMS[1:0]	Operating Mode Select	b1 b0 0 0: Data comparison mode 0 1: Data addition mode 1 0: Data subtraction mode 1 1: Setting prohibited	R/W
b2	DCSEL	Detection Condition Select*1	0: ‘Not equal to’ is to be detected. 1: ‘Equal to’ is to be detected.	R/W
b3	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b4	DOPCIE	Data Operation Circuit Interrupt Enable	0: Interrupt disabled 1: Interrupt enabled	R/W
b5	DOPCF	Data Operation Result Flag	Indicates the result of an operation.	R
b6	DOPCFCL	Data Operation Result Clear	0: Retain the value of the DOPCF flag. 1: Clears the DOPCF flag.	R/W
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W

Note 1. Valid only when data comparison mode is selected.

The DOCR register specifies the operation of DOC, or enabling or disabling of the interrupt.

OMS[1:0] Bits (Operating Mode Select)

These bits select the operating mode of the DOC.

DCSEL Bit (Detection Condition Select)

This bit is valid only when data comparison mode is selected.

This bit selects the condition for detection in data comparison mode.

DOPCIE Bit (Data Operation Circuit Interrupt Enable)

Setting this bit to 1 enables interrupts from the DOC.

DOPCF Flag (Data Operation Result Flag)

[Setting conditions]

- The condition selected by the DCSEL bit is met
- A result of data addition is greater than FFFFh
- A result of data subtraction is less than 0000h

[Clearing condition]

- Writing 1 to the DOPCFCL bit

DOPCFCL Bit (Data Operation Result Clear)

Writing 1 to this bit clears the DOPCF flag.
This bit is read as 0.

57.2.2 DOC Data Input Register (DODIR)

Address(es): DOC.DODIR 0008 B082h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The DODIR register is a readable and writable register that holds values for use in operations.

57.2.3 DOC Data Setting Register (DODSR)

Address(es): DOC.DODSR 0008 B084h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The DODSR register is a readable and writable register that holds values for use in comparison or the results of other operations.
In data comparison mode, store the standard value for use in comparison in this register.
In data addition or data subtraction mode, this register holds the results of operations.

57.3 Operation

57.3.1 Data Comparison Mode

Figure 57.2 shows an example of the steps involved in data comparison mode operation by the DOC.
An example of operation when DCSEL is set to 0 (‘not equal to’ is to be detected as the result of data comparison) is shown below.

(1) Writing 00b to the DOCR.OMS[1:0] bits places the DOC in the data comparison mode.
(2) Specify the standard value for comparison in the DODSR register.
(3) Write the value for comparison in the DODIR register.
(4) Write all values for use in comparison to the DODIR register.
(5) If the value written to the DODIR register is not equal to the value set in the DODSR register, the DOCR.DOPCF flag becomes 1. If the DOCR.DOPCIE bit is 1, a data operation circuit interrupt is also issued.




Figure 57.2 Example of Operation in Data Comparison Mode

57.3.2 Data Addition Mode

Figure 57.3 shows an example of the steps involved in data addition mode operation by the DOC.

(1) Writing 01b to the DOCR.OMS[1:0] bits selects data addition mode.
(2) Set the initial value in the DODSR register.
(3) Write the value for addition in the DODIR register. The result of the operation is stored in DODSR.
(4) Write all values for use in addition to the DODIR register.
(5) If the result of the operation is greater than FFFFh, the DOCR.DOPCF flag becomes 1. If the DOCR.DOPCIE bit is 1, a data operation circuit interrupt is also issued.




Figure 57.3 Example of Operation in Data Addition Mode

57.3.3 Data Subtraction Mode

Figure 57.4 shows an example of the steps involved in data subtraction mode operation by the DOC.

(1) Writing 10b to the DOCR.OMS[1:0] bits selects data subtraction mode.
(2) Set the initial value in the DODSR register.
(3) Write the value for subtraction in the DODIR register. The result of the operation is stored in DODSR.
(4) Write all values for use in subtraction to the DODIR register.
(5) If the result of the operation is less than 0000h, the DOCR.DOPCF flag becomes 1. If the DOCR.DOPCIE bit is 1, a data operation circuit interrupt is also issued.




Figure 57.4 Example of Operation in Data Subtraction Mode

57.4 Interrupt Requests

The data operation circuit interrupt (DOPCI) is the interrupt request generated by the DOC. The DOCR.DOPCF flag becomes 1 when the interrupt source condition is satisfied.
Table 57.2 lists the details of the interrupt request.

Table 57.2 Interrupt Request from DOC

Interrupt Request	Data Operation Result Flag	Interrupt Generation Timing
Data operation circuit interrupt (DOPCI)	DOPCF	• The result of data comparison meets the detection condition. • The result of data addition is greater than FFFFh. • The result of data subtraction is less than 0000h.

57.5 Event Link Output

The DOC outputs event signals for the event link controller (ELC) under the following conditions, and these can be used to initiate operations by other modules selected in advance.

- The result of data comparison meets the detection condition.
- The result of data addition is greater than FFFFh.
- The result of data subtraction is less than 0000h.

57.5.1 Interrupt Handling and Event Linking

The DOC has a bit to enable or disable interrupts. When an interrupt source condition is satisfied while the interrupt is enabled, the interrupt request signal is issued to the CPU.
In contrast, an event link output signal is sent to other modules as an event signal via the ELC when an interrupt source is generated, regardless of the setting of the corresponding interrupt enable bit.

57.6 Usage Note

57.6.1 Module Stop Function Setting

Operation of the DOC can be enabled or disabled by setting the MSTPB6 bit in module stop control register B (MSTPCRB). The DOC is initially disabled after a reset. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

58. RAM

This MCU has three types of high-speed static RAM (RAM, expansion RAM, and ECCRAM).
The RAM and expansion RAM do not have error correction but do have 1-bit parity checking.
The ECCRAM has 1-bit error correction and 2-bit error detection.

58.1 Overview

Table 58.1 lists the specifications of the RAM, expansion RAM and ECCRAM.

Table 58.1 Specifications of the RAM, Expansion RAM and ECCRAM

Item	RAM	Expansion RAM	ECCRAM
Capacity	512 Kbytes	512 Kbytes	32 Kbytes
Address Range	0000 0000h to 0007 FFFFh	0080 0000h to 0087 FFFFh	00FF 8000h to 00FF FFFFh
Memory Bus	Memory bus 1	Memory bus 3	Memory bus 3
Access	• Enabling or disabling of the RAM is selectable.*1 • Access takes one cycle whether for reading or writing.*2	• Enabling or disabling of the expansion RAM is selectable.*1 • Access takes one cycle whether for reading or writing.*2	• Enabling or disabling of the ECCRAM is selectable.*1 • With the ECC function disabled: Access takes two cycles whether for reading or writing.*2 • With the ECC function enabled (and there are no errors): Access takes two cycles whether for reading or writing.*2 • With the ECC function enabled (and an error is found): Access takes three cycles whether for reading or writing.*2
Data Retention	Data retention is not available on deep software standby.		
Low Power Consumption	The RAM, expansion RAM, and ECCRAM are independently transferrable to the module stop state.		
Error Checking	• Parity checking: 1-bit error detection • When an error is found, a non-maskable interrupt or an interrupt is generated.		• ECC error correction 1-bit error correction and 2-bit error detection • When an error is found, a non-maskable interrupt or an interrupt is generated.

Note 1. This is selectable for the RAM and expansion RAM by the SYSCR1.RAME bit, and for the ECCRAM by the SYSCR1.ECCRAME bit. For details on SYSCR1, refer to section 3.2.3, System Control Register 1 (SYSCR1).
Note 2. When accessing across the 8-byte boundary, the number of cycles is doubled.

58.2 Register Descriptions

58.2.1 RAM Operating Mode Control Register (RAMMODE)

Address(es): 0008 1200h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	RAMMODE[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	RAMMODE[1:0]	RAM Operating Mode Select	b1 b0 0 0: Parity checking is disabled. 0 1: Parity checking is enabled. Settings other than above are prohibited.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R

The RAMMODE register is write-protected by the RAM protection register (RAMPRCR). Before writing to the RAMMODE register, set the RAMPRCR.RAMPRCR bit to 1 to enable writing to it. Set the RAMMODE register before starting access to the RAM. If this register is modified after accessing to the RAM, RAM operation is not guaranteed.

58.2.2 RAM Error Status Register (RAMSTS)

Address(es): 0008 1201h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	RAMERR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RAMERR	RAM Error Status Flag	0: A parity check error has not occurred. 1: A parity check error has occurred.	R/(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R

Note 1. Only 0 can be written to clear the flag.

When parity checking is enabled, the RAMERR flag is set to 1 if a parity check error is detected. The RAM error interrupt request is also generated at this time.
When parity checking is disabled, the RAMERR flag is not set to 1 because no parity check error is detected.
Writing 0 to the RAMERR flag clears the RAM error interrupt request corresponding to the parity check error.

58.2.3 RAM Error Address Capture Register (RAMECAD)

Address(es): 0008 1208h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	READ		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	READ													—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b3	READ	Error Address	The address where an error is found is read.	R
b31 to b19	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

When parity checking is enabled, this register will hold the address where a parity check error was found.
The address of the 8-byte boundary below the location where the error was found is stored in this register at the same time the RAMSTS.RAMERR flag is set to 1.
The error address is not updated when the RAMERR flag is 1 (error has occurred). Its value does not change when parity checking is disabled because no parity check error is detected.
The RAMECAD register is initialized only by a reset.

58.2.4 RAM Protection Register (RAMPRCR)

Address(es): 0008 1204h

	b7	b6	b5	b4	b3	b2	b1	b0
	KW[6:0]							RAMPRCR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RAMPRCR	RAMMODE Register Write Control	0: Disables writing to the RAMMODE register. 1: Enables writing to the RAMMODE register.	R/W
b7 to b1	KW[6:0]	Write Key Word	Enables or disables the rewriting of the RAMPRCR register. When rewriting the RAMPRCR register, write 1111000b to the KW[6:0] bits.	R/W

Writing 1 to the RAMPRCR bit is possible when KW[6:0] = 1111000b. Otherwise writing to RAMPRCR clears the bit to 0. The value of KW[6:0] is read as 0000000b.
The targets for write protection by the RAMPRCR register is the RAM operating mode control register (RAMMODE). Once the RAMPRCR bit is set to 1, writing to RAMMODE register is enabled until the RAMPRCR bit is cleared to 0. Clear the RAMPRCR bit to 0 after writing to RAMMODE register.

58.2.5 Expansion RAM Operating Mode Control Register (EXRAMMODE)

Address(es): 0008 1240h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	EXRAMMODE[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	EXRAMMODE[1:0]	Expansion RAM Operating Mode Select	b1 b0 0 0: Parity checking is disabled. 0 1: Parity checking is enabled. Settings other than above are prohibited.	R/W
b7 to b2	—	Reserved	These bits are read as 0.	R

The EXRAMMODE register is write-protected by the expansion RAM protection register (EXRAMPRCR). Before writing to the EXRAMMODE register, set the EXRAMPRCR.EXRAMPRCR bit to 1 to enable writing to it. Set the EXRAMMODE register before starting access to the expansion RAM. If this register is modified after accessing to the expansion RAM, correct operation is not guaranteed.

58.2.6 Expansion RAM Error Status Register (EXRAMSTS)

Address(es): 0008 1241h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	EXRAMERR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EXRAMERR	Expansion RAM Error Status Flag	0: A parity check error has not occurred. 1: A parity check error has occurred.	R/(W)*1
b7 to b1	—	Reserved	These bits are read as 0.	R

Note 1. Only 0 can be written to clear the flag.

When parity checking is enabled, the EXRAMERR flag is set to 1 if a parity check error is detected. The expansion RAM error interrupt request is also generated at this time.
When parity checking is disabled, the EXRAMERR flag is not set to 1 because no parity check error is detected.
Writing 0 to the EXRAMERR flag clears the expansion RAM error interrupt request corresponding to the parity check error.

58.2.7 Expansion RAM Error Address Capture Register (EXRAMECAD)

Address(es): 0008 1248h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	READ		
Value after reset:	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	READ													—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b18 to b3	READ	Error Address	The address where an error is found is read.	R
b22 to b19	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b23	—	Reserved	This bit is read as 1. The write value should be 1.	R/W
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

When parity checking is enabled, this register will hold the address where a parity check error was found.
The address of the 8-byte boundary below the location where the error was found is stored in this register at the same time the EXRAMSTS.EXRAMERR flag is set to 1.
The error address is not updated when the EXRAMERR flag is 1 (error has occurred). Its value does not change when parity checking is disabled because no parity check error is detected.
The EXRAMECAD register is initialized only by a reset.

58.2.8 Expansion RAM Protection Register (EXRAMPRCR)

Address(es): 0008 1244h

	b7	b6	b5	b4	b3	b2	b1	b0
	KW[6:0]							EXRAMPRCR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	EXRAMPRCR	EXRAMMODE Register Write Control	0: Disables writing to the EXRAMMODE register. 1: Enables writing to the EXRAMMODE register.	R/W
b7 to b1	KW[6:0]	Write Key Word	Enables or disables the rewriting of the EXRAMPRCR register. When rewriting the EXRAMPRCR register, write 1111000b to the KW[6:0] bits.	R/W

Writing 1 to the EXRAMPRCR bit is possible when KW[6:0] = 1111000b. Otherwise writing to EXRAMPRCR clears the bit to 0. The value of KW[6:0] is read as 0000000b.
The targets for write protection by the EXRAMPRCR register is the expansion RAM operating mode control register (EXRAMMODE). Once the EXRAMPRCR bit is set to 1, writing to EXRAMMODE register is enabled until the EXRAMPRCR bit is cleared to 0. Clear the EXRAMPRCR bit to 0 after writing to EXRAMMODE register.

58.2.9 ECCRAM Operating Mode Control Register (ECCRAMMODE)

Address(es): 0008 12C0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	RAMMOD[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	RAMMOD[1:0]	RAM Operating Mode Select	b1 b0 0 0: ECCs are disabled. 0 1: Setting prohibited. 1 0: ECCs are enabled without error checking. 1 1: ECCs are enabled with error checking.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ECCRAMMODE register is write-protected by the ECCRAM protection register (ECCRAMPRCR). Before writing to the ECCRAMMODE register, set the corresponding bit in the ECCRAMPRCR register to 1 to enable writing to it. Be sure to read this register immediately after writing to it, and then compare the read and written values. If this operation is not performed, access to the ECCRAM is not guaranteed.
Also, do not write to this register while accessing to the ECCRAM.

58.2.10 ECCRAM 2-Bit Error Status Register (ECCRAM2STS)

Address(es): 0008 12C1h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	ECC2ERR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ECC2ERR	2-Bit ECC Error Status	0: A 2-bit ECC error has not occurred. 1: A 2-bit ECC error has occurred.	R/(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the bit.

When the ECCRAMMODE.RAMMOD[1:0] bits are set to 11b, the ECC2ERR flag is set to 1 if a 2-bit error is found. The RAM error interrupt is also generated at this time. Writing of 0 to the ECC2ERR flag leads to clearing of the RAM error interrupt having the 2-bit ECC error as its source.

58.2.11 ECCRAM 1-Bit Error Information Update Enable Register (ECCRAM1STSEN)

Address(es): 0008 12C2h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	ECC1STSEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ECC1STSEN	1-Bit ECC Error Information Update Enable	0: Disables updating of the 1-bit ECC error information. 1: Enables updating of the 1-bit ECC error information.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The ECCRAM1STSEN register enables or disables updating of the ECCRAM 1-bit error status register (ECCRAM1STS) in response to a 1-bit error in the ECCRAM.
The ECCRAMPRCR register can protect this register against writing. Accordingly, change the effective bit in the ECCRAMPRCR register to the enabled setting before attempting to write to the ECCRAM1STSEN register.
Always be sure to read this register immediately after writing to it, and then compare the read and written values. Do not attempt access to the ECCRAM during this process. Also, do not write to this register while accessing to the ECCRAM.

58.2.12 ECCRAM 1-Bit Error Status Register (ECCRAM1STS)

Address(es): 0008 12C3h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	ECC1ERR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ECC1ERR	1-Bit ECC Error Status	0: A 1-bit ECC error has not occurred. 1: A 1-bit ECC error has occurred.	R/(W)*1
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the bit.

The ECC1ERR bit becomes 1 when an ECC 1-bit error is detected in response to an ECC 1-bit error being encountered while the setting of the ECCRAM1STSEN.ECC1STSEN bit is 1 and the ECCRAMMODE.RAMMOD[1:0] bits are set as ECCs are enabled with error checking. The RAM error interrupt is also generated at this time. Writing of 0 to the ECC1ERR bit leads to clearing of the RAM error interrupt having the 1-bit ECC error as its source.

58.2.13 ECCRAM Protection Register (ECCRAMPRCR)

Address(es): 0008 12C4h

	b7	b6	b5	b4	b3	b2	b1	b0
	KW[6:0]							PRCR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PRCR	ECCRAMMODE and ECCRAM1STSEN Registers Write Control	0: Disables writing to the ECCRAMMODE and ECCRAM1STSEN registers. 1: Enables writing to the ECCRAMMODE and ECCRAM1STSEN registers.	R/W
b7 to b1	KW[6:0]	Write Key Word	Enables or disables the rewriting of the ECCRAMPRCR register. When rewriting the ECCRAMPRCR register, write 1111000b to the KW[6:0] bits.	R/W

Writing 1 to the PRCR bit is possible when KW[6:0] = 1111000b.
Otherwise writing to PRCR clears the bit to 0. KW[6:0] is read as 0000000b.
The targets for write protection by the ECCRAMPRCR register are the ECCRAMMODE and ECCRAM1STSEN registers. Once the PRCR bit is set to 1, writing to ECCRAMMODE and ECCRAM1STSEN registers is enabled until the PRCR bit is cleared to 0. Clear the PRCR bit to 0 after writing to ECCRAMMODE and ECCRAM1STSEN registers.

58.2.14 ECCRAM 2-Bit Error Address Capture Register (ECCRAM2ECAD)

Address(es): 0008 12C8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	ECC2EAD												—	—	—
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0.	R
b14 to b3	ECC2EAD	2-Bit ECC Error Address	The address where a 2-bit ECC error was found is read.	R
b23 to b15	—	Reserved	These bits are read as 1.	R
b31 to b24	—	Reserved	These bits are read as 0.	R

When the ECCRAMMODE.RAMMOD[1:0] bits are set to 11b, this register will hold the address where a 2-bit ECC error was found. Specifically, the address of the 8-byte boundary below the location where the error was found is written to the ECC2EAD bits of this register at the same time as the ECCRAM2STS.ECC2ERR flag is set. The address is not updated whenever the ECC2ERR flag is set to 1 to indicate an error. Its value does not change if ECCs are disabled. The value is initialized by a reset, and this is the only condition that leads to clearing of the register.

58.2.15 ECCRAM 1-Bit Error Address Capture Register (ECCRAM1ECAD)

Address(es): 0008 12CCh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	ECC1EAD												—	—	—
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0.	R
b14 to b3	ECC1EAD	1-Bit ECC Error Address	The address where a 1-bit ECC error was found is read.	R
b23 to b15	—	Reserved	These bits are read as 1.	R
b31 to b24	—	Reserved	These bits are read as 0.	R

When an ECC 1-bit error is found while the setting of the ECCRAM1STSEN.ECC1STSEN bit is 1 and the setting of the ECCRAMMODE.RAMMOD[1:0] bits are “ECCs are enabled with error checking”, the effective bits of this register retain the address where the error was found. Specifically, the address of the 8-byte boundary below the location where the error was found is written to the effective bits of this register at the same time as the ECCRAM1STS.ECC1ERR bit is set.
The address is not updated whenever the ECC1ERR bit is set to 1 to indicate an error. Its value does not change if ECCs are disabled. The value is initialized by a reset, and this is the only condition that leads to clearing of the register.

58.2.16 ECCRAM Protection Register 2 (ECCRAMPRCR2)

Address(es): 0008 12D0h

	b7	b6	b5	b4	b3	b2	b1	b0
	KW2[6:0]							PRCR2
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	PRCR2	ECCRAMETST Register Write Control	0: Writing to ECCRAMETST is disabled. 1: Writing to ECCRAMETST is enabled.	R/W
b7 to b1	KW2[6:0]	Write Keyword	Enables or disables the rewriting of the ECCRAMPRCR2 register. When rewriting the ECCRAMPRCR2 register, write 1111000b to the KW2[6:0] bits.	R/W

When KW2[6:0] = 1111000b, writing 1 to the PRCR2 bit is enabled.
Otherwise writing to PRCR2 clears the bit to 0. The KW2[6:0] bits are read as 0000000b.
The target for write protection by the PRCR2 bit is the ECCRAM test control register (ECCRAMETST). Once the PRCR2 bit is set to 1, writing to the ECCRAMETST register is enabled until the PRCR2 bit is cleared to 0. After writing to the ECCRAMETST register, clear the PRCR2 bit to 0.

58.2.17 ECCRAM Test Control Register (ECCRAMETST)

Address(es): 0008 12D4h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	TSTBYP
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	TSTBYP	ECC Bypass Select	0: ECC bypass is disabled. 1: ECC bypass is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

The protection register 2 (ECCRAMPRCR2) protects this register against writing. Accordingly, change the effective bit in the ECCRAMPRCR2 register to the enabled setting before attempting to write to the ECCRAMETST register. Do not write to ECCRAMETST while access to ECCRAM is in progress.

Eight of the 72 bits of data in the ECCRAM are used for the ECC. When the TSTBYP bit is set to 1 to select bypassing of the ECC circuit, the 8 bits for the ECC become directly accessible. Setting the TSTBYP bit for bypassing of the ECC is only possible when the ECC is disabled by setting the ECCRAMMODE.RAMMOD[1:0] bit to 00b.

58.3 Operation

58.3.1 Correction of ECC Errors

Enabling and disabling of ECC error correction can be selected through the ECCRAMMODE register setting. In the initial state, ECC error correction is disabled. The ECC used in this device is SEC-DED (Single-Error Correction and Double-Error Detection Code).
When ECCs are enabled, an 8-bit ECC code is appended to 64-bit data for writing. For reading, 72-bit (data: 64 bits, ECC code: 8 bits) data is read out from the ECCRAM.

58.3.1.1 ECC Enabled and Error Checking Selected

If a 1-bit error is found, the error is corrected, and if the setting of the ECCRAM1STSEN.ECC1STSEN bit is 1, the ECCRAM1STS.ECC1ERR bit is set to 1. When an error is detected, the address of the 8-byte boundary including the location where the error was found is set to the ECCRAM1ECAD register. If a 2-bit error occurs, error detection is done and the ECCRAM2STS.ECC2ERR flag is set to 1, though error correction is not performed. When an error is detected, the address of the 8-byte boundary including the location where the error was found is set to the ECCRAM2ECAD register. In addition, there is no way to confirm the location where the error was found within the 8-byte boundary. Therefore, when the correct data is written after the occurrence of an error, update all the data in the 8-byte boundary.

58.3.1.2 ECC Enabled and Error Checking not Selected

In reading, the error is corrected if a 1-bit error is found, but the corrected value is not written to the ECCRAM, and the ECC code is neither generated nor written back. In writing, the corrected value is written, and the ECC code is generated and written back.
In writing, write data is replaced and ECC codes are generated then written back.
Since the ECCRAM data is undefined after power on and release from deep software standby mode, accessing the ECCRAM when ECCs are enabled and error checking is selected causes an ECC error to occur. Therefore, when using ECC error correction, initial writing to the area to be used in the ECCRAM should be done beforehand when ECCs are enabled but error checking is not selected. Since the ECC error correction is done in 8-byte units, the initial write must be done for the 8 × N byte area including the area to be used.

58.3.2 Parity Checking

Enabling and disabling of parity checking for the RAM or expansion RAM can be selected through the RAMMODE or EXRAMMODE register setting. In the initial state, parity checking is disabled. Even parity checking is used in this device.
1-bit parity check code is added to each 1-byte data for writing, and the parity is checked for reading.
If a 1-bit error is detected in the 1 byte when the parity is checked for reading, a RAM error interrupt can be generated. If a 2-bit error or more is detected in the 1 byte, errors cannot be correctly detected.
After power-on, parity check code is undefined until data is written. To use parity checking, write the initial value to all areas while parity checking is enabled before accessing to the RAM immediately after a reset.
Operation cannot be guaranteed if access is made to an area where the initial value is not written.

58.3.3 RAM Error Interrupt Function

With ECCs enabled and error checking selected, if any of the ECCRAM2STS.ECC2ERR bit that indicates an ECC 2-bit error, ECCRAM1STS.ECC1ERR bit that indicates an ECC 1-bit error, EXRAMSTS.EXRAMERR bit that indicates a parity error, or RAMSTS.RAMERR bit that indicates a parity error when parity checking is enabled for the normal RAM changes to 1, a RAM error interrupt is generated.
Writing 0 to a bit that has been set clears the RAM error interrupt due to the corresponding source.
If the error from the other source is still occurring at this time, the RAM error interrupt will remain generated.
When the ECC 1-bit error interrupt is to be masked, set the ECCRAM1STSEN.ECC1STSEN bit to 0 to disable updating of the ECC1ERR bit. A RAM error interrupt will not be generated while ECCs are disabled and when ECCs are enabled but error checking is not selected.

58.3.4 Interrupt Source

Interrupt sources from the RAM are the RAM error interrupt generated by the RAM or expansion RAM when a parity error is found, and the RAM error interrupt generated by the ECCRAM when an ECC error is found, both of which can be set up for use as non-maskable interrupts or normal interrupts. For details, refer to section 15, Interrupt Controller (ICUD).

Table 58.2 RAM Interrupt Source

Name	Interrupt Source	DTC Activation	DMAC Activation
RAMERR	Parity check error or ECC error	Not possible	Not possible

58.3.5 ECC Decoder Testing

In this MCU, the user can test the ECC code control circuit for the ECCRAM.
Figure 58.1 shows the flow for testing of the ECC code control circuit.




Figure 58.1 Flow for Testing of the ECC Code Control Circuit

58.4 Usage Notes

58.4.1 Low Power Consumption Function

Power consumption can be reduced by setting module stop control register C (MSTPCRC) to stop supply of the clock signal to the RAM, expansion RAM and ECCRAM.
Setting the MSTPCRC.MSTPC0 bit to 1 stops supply of the clock signal to the RAM. Setting the MSTPCRC.MSTPC2 bit to 1, stops supply of the clock signal to the expansion RAM. Setting the MSTPCRC.MSTPC6 bit to 1 stops supply of the clock signal to the ECCRAM.
The RAM, expansion RAM, and ECCRAM can be individually placed in the module stop state, in which the supply of the clock signal to the given module is stopped.
The RAM, expansion RAM, and ECCRAM operate after a reset.
The RAM, expansion RAM, and ECCRAM are not accessible in the module stop state.
Do not allow transitions to the module stop state while accessing to the RAM, expansion RAM, or ECCRAM.
Access to the RAM, expansion RAM, and ECCRAM in the module stop state is prohibited. If access is attempted, correct operation is not guaranteed.
For details on the MSTPCRC register, refer to section 11, Low Power Consumption.

58.4.2 Notes on Using Error Checking of RAM, Expansion RAM and ECCRAM

Data in RAM, ECCRAM, and expansion RAM are undefined when the power is turned on. Therefore, parity check errors or ECC errors occur if the data are read before initialization. The RAM, expansion RAM, and ECCRAM are read in 8-byte (64-bit) units. Initialize them on 8-byte boundaries.
When a program is executed in the RAM, expansion RAM, or ECCRAM with the parity check or the ECC function enabled, initialize the RAMs in consideration of possible instruction prefetching by the CPU. Instruction prefetching can be performed up to 32 bytes. The initialization must thus cover extra 24 to 31 bytes from the last address of the program.

58.4.3 Notes on Self-Diagnosis of the RAM

A write buffer is mounted for the RAM*1. When the same address is read after a write operation, data in the write buffer, rather than in the memory cell of the RAM may be read. When the RAM is self-diagnosed, confirm that the data have been written by following the procedure below so that data will not be read from the write buffer.
(1) Write data to the address targeted for diagnosis.
(2) Write data to an address which is at least 4 addresses away from the that in (1).
(3) Read the data from the address in (1).

Note 1. This does not apply to the expansion RAM and ECCRAM.

59. Standby RAM

This MCU provides an on-chip static RAM that can retain data in deep software standby (standby RAM).

59.1 Overview

Table 59.1 lists the specifications of the standby RAM.

Table 59.1 Specifications of Standby RAM

Item	Description
RAM capacity	8 Kbytes
RAM address	000A 4000h to 000A 5FFFh
Access	• Both read and write operations take 3 or 4 cycles of PCLKB when ICLK ≥ PCLKB; 2 or 3 cycles of ICLK are needed when ICLK < PCLKB. • Enabling or disabling of RAM access is selectable.*1 • Endian conforms to the endian setting of the chip. • Non-aligned access is prohibited. If non-aligned access is attempted, correct operation is not guaranteed.
Data retention function	Data can be retained in deep software standby mode
Low-power consumption function	The module-stop state is selectable.

Note 1. Selectable by the SYSCR1.SBYRAME bit. For details on SYSCR1, refer to section 3.2.3, System Control Register 1 (SYSCR1).

59.2 Operation

59.2.1 Data Retention

Whether or not the supply of internal power to the standby RAM continues in deep software standby mode is selectable by the DPSBYCR.DEEPCUT[1:0] bits.
If continuation of the supply of internal power is selected, data in the standby RAM are retained in deep software standby mode.
For details on the DPSBYCR.DEEPCUT[1:0] bits, refer to section 11, Low Power Consumption.

59.2.2 Low Power Consumption Function

Power consumption can be reduced by setting module stop control register C (MSTPCRC) to stop supply of the clock signal to the standby RAM.
If the MSTPCRC.MSTPC7 bit is set to 1, supply of the clock signal to the standby RAM is stopped.
The standby RAM is thus placed in the module-stop state by stopping supply of the clock signals. The standby RAM operates after a reset.
The standby RAM is not accessible if it is in the module-stop state. A transition to the module-stop state should not be made while access to the standby RAM is in progress.
For details on the MSTPCRC register, refer to section 11, Low Power Consumption.

60. Flash Memory (FLASH)

This MCU incorporates code flash memory, data flash memory, and option-setting memory. The code flash memory stores instructions and operands, and the data flash memory stores data. For option-setting memory, refer to section 7, Option-Setting Memory (OFSM).

60.1 Overview

Table 60.1 lists the specifications of the flash memory, and Figure 60.1 is a block diagram of the flash memory related modules.
The I/O pins used in boot mode, see Table 60.17.
The FCU (flash control unit) controls programming and erasure of the flash memory. The FACI (flash application command interface) controls the FCU according to the specified FACI commands.
Regarding the configuration of the code flash memory, see Figure 60.2 to Figure 60.4, and for the configuration of the data flash memory, see Figure 60.5.

Table 60.1 Specifications of Flash Memory (1/2)

Item	Code Flash Memory	Data Flash Memory
Memory capacity	• User area: 4 Mbytes max.	Data area: 32 Kbytes
ROM cache	• Capacity: 8 Kbytes • Mapping method: direct mapping • Line size: 16 bytes	Not available
Read cycle	• While ROM cache operation is enabled: When the cache is hit, one cycle; When the cache is missed, one to two cycles • When ROM cache operation is disabled: One cycle	Reading proceeds in every cycle of FCLK*1
Value after erasure	FFh	Undefined
Programming/erasing method	• Programming and erasing the code flash memory and data flash memory, and programming the option-setting memory are handled by the FACI commands specified in the FACI command issuing area (007E 0000h) (self-programming). • Programming/erasure through transfer by a serial-programmer via a serial interface (serial programming)	
Security function	Protects against illicit tampering with or reading out of data in flash memory	
Protection	Protects against erroneous rewriting of the flash memory	
Dual bank function	The dual-bank structure makes a safe update possible in cases where programming is suspended. • Linear mode: the code flash memory is used as one area • Dual mode: the code flash memory is divided into two areas	Not available
Trusted memory (TM) function	Protects against illicit reading of the code flash memory • Linear mode: blocks 8 and 9 • Dual mode: blocks 8, 9, 78, and 79	Not available
Background operations (BGOs)	• The code flash memory can be read while the code flash memory is being programmed or erased.*2 • The data flash memory can be read while the code flash memory is being programmed or erased. • The code flash memory can be read while the data flash memory is being programmed or erased.	
Units of programming and erasure	• Units of programming for the user area: 128 bytes • Units of erasure for the user area: Block units	• Unit of programming for the data area: 4 bytes • Unit of erasure for the data area: 64/128/256 bytes

Table 60.1 Specifications of Flash Memory (2/2)

Item	Code Flash Memory	Data Flash Memory
Other functions	Interrupts can be accepted during self-programming.	
	In the initial settings of this MCU, an expansion area of the option-setting memory can be set.	
On-board programming (Serial programming/Self-programming)	Programming/erasure in boot mode (for the SCI interface) • The asynchronous serial interface (SCI1) is used. • The transfer rate is adjusted automatically. Programming/erasure in boot mode (for the USB interface) • USB is used. • Dedicated hardware is not required, so direct connection to a PC is possible. Programming/erasure in boot mode (for the FINE interface) • FINE is used Programming/erasure in single-chip mode • Programming or erasure by a routine for writing to code flash memory or data flash memory within the user program is possible.	
Off-board programming	Programming and erasure of the code flash memory and option-setting memory by using a parallel programmer is possible.	Programming or erasure of the data flash memory by a parallel programmer is not possible.
Unique ID	A 16-byte ID code provided for each MCU	

Note 1. The required number of cycles for access must be set according to the FCLK frequency. For details, refer to section 60.4.22, Data Flash Memory Access Frequency Setting Register (EEPFCLK).

Note 2. Limitations apply to the combinations of the address ranges for programming/erasure process and reading process: see Table 60.25.




Figure 60.1 Block Diagram of Flash Memory Related Modules

60.2 Hardware Interface Area


Using the hardware interface with the flash memory requires accessing to the area containing registers of the hardware, that for the issuing of FACI commands. Table 60.2 summarizes information on all of these areas.

Table 60.2 Information on the Hardware Interface Area

Area	Address	Capacity
Area containing the various registers of the hardware	See section 60.4, Register Descriptions.	See section 60.4, Register Descriptions.
FACI command-issuing area	007E 0000h	4 bytes
Option-setting memory (configuration setting area)	FE7F 5D00h to FE7F 5D7Fh	128 bytes

60.3 Structure of Memory

Figure 60.2 shows the memory map of code flash memory in linear mode. Figure 60.3 and Figure 60.4 show the memory map of code flash memory in dual mode. The code flash memory can be used as 2 bank areas by using the dual bank function. This dual-bank structure allows a safe update of a program while a user program is running.
The user area of the code flash memory in this MCU is divided into 8- and 32-Kbyte blocks, which serve as the units of erasure.
When the TM function is enabled in linear mode, blocks 8 and 9 are the TM target areas. The user area is available as areas for storing the user program.




Code Flash Memory Capacity	Address	Number of Blocks
4 Mbytes	FFC0 0000h to FFFF FFFFh	0 to 133
2 Mbytes	FFE0 0000h to FFFF FFFFh	0 to 69

Note 1. Both blocks 8 and 9 are the target areas for handling as TM. Setting only block 8 or only block 9 is not allowed.


Figure 60.2 Map of the Code Flash Memory in Linear Mode

When the TM function is enabled in dual mode, blocks 8 and 9, and blocks 78 and 79 are the TM target areas. The user area can be used as storage area of the user program.



Note 1. In dual mode, the TM target areas are all of blocks 8 and 9, and blocks 78 and 79. A part of blocks 8, 9, 78, and 79 cannot only be set.

Figure 60.3 Map of the Code Flash Memory in Dual Mode (Products with 4 Mbytes of code flash memory)



Note 2. In dual mode, the TM target areas are all of blocks 8 and 9, and blocks 78 and 79. A part of blocks 8, 9, 78, and 79 cannot only be set.

Figure 60.4 Map of the Code Flash Memory in Dual Mode (Products with 2 Mbytes of code flash memory)

The data area of the data flash memory in this MCU is divided into 64-byte blocks, with each being a unit for erasure. Figure 60.5 shows the mapping of the data flash memory.




Figure 60.5 Map of the Data Flash Memory

60.4 Register Descriptions

60.4.1 ROM Cache Enable Register (ROMCE)

Address(es): FLASH.ROMCE 0008 1000h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ROMCEN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ROMCEN	ROM Cache Enable	0: ROM cache is disabled. 1: ROM cache is enabled.	R/W
b15 to b1	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R

ROMCEN Bit (ROM Cache Enable)

When setting the ROMCEN bit to 1, the ROM cache starts operation. While ROM cache is enabled, the data is served from the cache when a cache hit occurs. Using ROM caching helps to reduce power consumption by the MCU.
Set a non-cacheable area while the ROMCEN bit is 0.

60.4.2 ROM Cache Invalidate Register (ROMCIV)

Address(es): FLASH.ROMCIV 0008 1004h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ROMCIV
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ROMCIV	ROM Cache Invalidate	When reading 0: Invalidation is not started/Invalidation is completed. 1: Invalidation is in progress. When writing Writing 1 invalidates the cache line. Writing 0 has no effect.	R/W
b15 to b1	—	Reserved	These bits are read as 0. Writing to these bits has no effect.	R

ROMCIV Bit (ROM Cache Invalidate)

When writing 1 to the ROMCIV bit, the ROM cache invalidation is performed.

60.4.3 Non-Cacheable Area n Address Register (NCRGn) (n = 0, 1)

Address(es): FLASH.NCRG0 0008 1040h, FLASH.NCRG1 0008 1048h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The NCRGn register specifies the address where an area in which caching is disabled starts (non-cacheable area).
The higher-order 10 bits (b31 to b22), which are fixed to 1 and the lower-order 4 bits (b3 to b0), which are fixed to 0, are reserved. When writing, write 1 and 0 to the respective sets of bits.
Set the NCRGn register while the ROMCE.ROMCEN bit is 0.

60.4.4 Non-Cacheable Area n Setting Register (NCRCn) (n = 0, 1)

Address(es): FLASH.NCRC0 0008 1044h, FLASH.NCRC1 0008 104Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	NCSZ[16:12]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	NCSZ[11:0]												NC3E	NC2E	NC1E	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b1	NC1E	IF Non-Cacheable Area Specification Enable	This bit selects whether an area of memory is non-cacheable by the IF cache. 0: Disabled 1: Enabled	R/W
b2	NC2E	OA Non-Cacheable Area Specification Enable	This bit selects whether an area of memory is non-cacheable by the OA cache. 0: Disabled 1: Enabled	R/W
b3	NC3E	DM Non-Cacheable Area Specification Enable	This bit selects whether an area of memory is non-cacheable by the DM cache. 0: Disabled 1: Enabled	R/W
b20 to b4	NCSZ[16:0]	Non-Cacheable Area Size Specification	These bits specify the size of the given non-cacheable area. b20 b4 0 0000 0000 0000 0000: 16 bytes 0 0000 0000 0000 0001: 32 bytes 0 0000 0000 0000 0011: 64 bytes 0 0000 0000 0000 0111: 128 bytes 0 0000 0000 0000 1111: 256 bytes 0 0000 0000 0001 1111: 512 bytes 0 0000 0000 0011 1111: 1 Kbyte 0 0000 0000 0111 1111: 2 Kbytes 0 0000 0000 1111 1111: 4 Kbytes 0 0000 0001 1111 1111: 8 Kbytes 0 0000 0011 1111 1111: 16 Kbytes 0 0000 0111 1111 1111: 32 Kbytes 0 0000 1111 1111 1111: 64 Kbytes 0 0001 1111 1111 1111: 128 Kbytes 0 0011 1111 1111 1111: 256 Kbytes 0 0111 1111 1111 1111: 512 Kbytes 0 1111 1111 1111 1111: 1 Mbyte 1 1111 1111 1111 1111: 2 Mbytes Settings other than above are prohibited.	R/W
b31 to b21	—	Reserved	These bits are read as 0. The write value should be 0.	R

The NCRCn register specifies enabling or disabling of non-cacheable areas n (n = 0, 1) and the size of the area. Write to the register while the ROMCE.ROMCEN bit is 0.

NC1E Bit (IF Non-Cacheable Area Specification Enable)

The NC1E bit enables or disables the settings of the non-cacheable area in the cache (IF cache) used for fast instruction fetching (IF) by the CPU.

NC2E Bit (OA Non-Cacheable Area Specification Enable)

The NC2E bit enables or disables the settings of the non-cacheable area in the cache (OA cache) used for fast operand access (OA) by the CPU.

NC3E Bit (DM Non-Cacheable Area Specification Enable)

The NC3E bit enables or disables the settings of the non-cacheable area in the cache (DM cache) used for fast access to data by bus masters other than the CPU.

NCSZ[16:0] Bit (Non-Cacheable Area Size Specification)

The NCSZ[16:0] bits specify the size of the non-cacheable area. They are used to mask address bits 4 to 20.
When an address generated by the bus master is compared to the value of the NCRGn register, bits corresponding to NCSZ[16:0] bits with the value 1 are ignored.

60.4.5 Flash P/E Protect Register (FWEPROR)

Address(es): FLASH.FWEPROR 0008 C296h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	FLWE[1:0]	
Value after reset:	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	FLWE[1:0]	Flash Programming and Erasure Enabling	b1 b0 0 0: Prohibits programming/erasure, and blank checking. 0 1: Permits programming/erasure, and blank checking. 1 0: Prohibits programming/erasure, and blank checking. 1 1: Prohibits programming/erasure, and blank checking.	R/W
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

Programming/erasure of the flash memory, and blank checking are prohibited or permitted by hardware.
FWEPROR is initialized by a reset due to the signal on the RES# pin, a power-on reset, a voltage-monitoring 0 reset, an independent watchdog timer reset, a watchdog timer reset, a voltage-monitoring 1 reset, a voltage-monitoring 2 reset, and a software reset, and by transitions to software standby and deep software standby.

60.4.6 Flash Access Status Register (FASTAT)

Address(es): FLASH.FASTAT 007F E010h

	b7	b6	b5	b4	b3	b2	b1	b0
	CFAE	—	—	CMDLK	DFAE	—	—	—
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	DFAE	Data Flash Memory Access Violation Flag	0: No data flash memory access violation has occurred. 1: A data flash memory access violation has occurred.	R/W*1
b4	CMDLK	Command Lock Flag	0: The flash sequencer is not in the command-locked state. 1: The flash sequencer is in the command-locked state.	R
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	CFAE	Code Flash Memory Access Violation Flag	0: No code flash memory access violation has occurred. 1: A code flash memory access violation has occurred.	R/W*1

Note 1. Only 0 can be written to clear the flag after 1 is read.

This register indicates whether a code flash memory or data flash memory access violation has occurred. If either of the CFAE, and DFAE flags is 1, the CMDLK flag is set to 1 and the flash sequencer enters the command-locked state (see section 60.10.2, Error Protection). To release it from the command-locked state, a status clear command or forced stop command must be issued by the FACI.

DFAE Flag (Data Flash Memory Access Violation Flag)

This flag indicates whether a data flash memory access violation has occurred. If this flag is set to 1, the FSTATR.ILGLERR flag is set to 1, placing the flash sequencer in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When 0 is written after reading of 1
- When a status clear command or forced stop command is issued

CMDLK Flag (Command Lock Flag)

This flag indicates that the flash sequencer is in the command-locked state.

[Setting Condition]

- When the flash sequencer detects any of errors listed in Table 60.16, Error Protection Type and transitions to the command-locked state

[Clearing Condition]

- When the flash sequencer starting to process a status clear or forced stop command

CFAE Flag (Code Flash Memory Access Violation Flag)

This flag indicates whether a code flash memory access violation has occurred. If this flag is set to 1, the FSTATR.ILGLERR flag is set to 1, placing the flash sequencer in the command-locked state.

[Setting Conditions]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When 0 is written after reading of 1

- When a status clear command or forced stop command is issued

60.4.7 Flash Access Error Interrupt Enable Register (FAEINT)

Address(es): FLASH.FAEINT 007F E014h

	b7	b6	b5	b4	b3	b2	b1	b0
	CFAEIE	—	—	CMDLKIE	DFAEIE	—	—	—
Value after reset:	1	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b3	DFAEIE	Data Flash Memory Access Violation Interrupt Enable	0: Generation of an FIFERR interrupt request is disabled when FASTAT.DFAE is set to 1. 1: Generation of an FIFERR interrupt request is enabled when FASTAT.DFAE is set to 1.	R/W
b4	CMDLKIE	Command Lock Interrupt Enable	0: Generation of an FIFERR interrupt request is disabled when FASTAT.CMDLK is set to 1. 1: Generation of an FIFERR interrupt request is enabled when FASTAT.CMDLK is set to 1.	R/W
b6, b5	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	CFAEIE	Code Flash Memory Access Violation Interrupt Enable	0: Generation of an FIFERR interrupt request is disabled when FASTAT.CFAE is set to 1. 1: Generation of an FIFERR interrupt request is enabled when FASTAT.CFAE is set to 1.	R/W

This register enables or disables generation of a flash access error (FIFERR) interrupt request.

DFAEIE Bit (Data Flash Memory Access Violation Interrupt Enable)

This bit enables or disables generation of an FIFERR interrupt request when a data flash memory access violation occurs and the FASTAT.DFAE flag is set to 1.

CMDLKIE Bit (Command Lock Interrupt Enable)

This bit enables or disables generation of an FIFERR interrupt request when the flash sequencer enters the command-locked state and the FASTAT.CMDLK flag is set to 1.

CFAEIE Bit (Code Flash Memory Access Violation Interrupt Enable)

This bit enables or disables generation of an FIFERR interrupt request when a code flash memory access violation occurs and the FASTAT.CFAE flag is set to 1.

60.4.8 Flash Ready Interrupt Enable Register (FRDYIE)

Address(es): FLASH.FRDYIE 007F E018h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	FRDYIE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	FRDYIE	Flash Ready Interrupt Enable	0: Generation of an FRDY interrupt request is disabled. 1: Generation of an FRDY interrupt request is enabled.	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register enables or disables generation of a flash ready (FRDY) interrupt request.

FRDYIE Bit (Flash Ready Interrupt Enable)

This bit is used to enable or disable generation of an FRDY interrupt request when the FASTAT.FRDY flag is changed from 0 to 1 upon completion of processing by the flash sequencer of programming, erasure, and blank checking command.

60.4.9 FACI Command Start Address Register (FSADDR)

Address(es): FLASH.FSADDR 007F E030h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	FSADDR[31:16]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FSADDR[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b31 to b0	FSADDR[31:0]	Start Address for FACI Command Processing	Start Address for FACI Command Processing	R/W*1

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored. Note that b0 and b1 are read-only.

This register specifies the address where the target area for command processing starts when the FACI command for programming, block erasure, multi-block erasure, blank checking, or configuration setting is issued.
The FSADDR register is initialized when the FSUINITR.SUINIT bit is set to 1. It is also initialized by a reset.

FSADDR[31:0] Bits (Start Address for FACI Command Processing)

These bits specify the start address for FACI command processing. Bits 31 to 24 are ignored in FACI command processing for the code flash memory. Bits 31 to 17 are ignored in FACI command processing for the data flash memory. Bits 31 to 10 are ignored in processing of the FACI command for the option-setting memory. Bits that do not reach the address boundaries are also ignored. Table 60.3 shows the address boundary for each command.


Table 60.3 Address Boundary for Each of the Commands

Command	Address Boundary
Programming (code flash memory)	128-byte
Programming (data flash memory)	4-byte
Block erase (code flash memory)	8-Kbyte or 32-Kbyte
Block erase (data flash memory)	64-byte
Multi-block erase (data flash memory)	64-, 128-, or 256-byte
Blank check (data flash memory)	4-byte
Configuration setting	16-byte

See Table 60.15, Address Used by Configuration Set Command for the start address of the option-setting memory (configuration setting area).

60.4.10 FACI Command End Address Register (FEADDR)

Address(es): FLASH.FEADDR 007F E034h



Bit	Symbol	Bit Name	Description	R/W
b31 to b0	FEADDR[31:0]	End Address for FACI Command Processing	The end address for FACI command processing	R/W*1

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored. Note that b0 and b1 are read-only.

This register is used to specify the end address of the area targeted for the multi-block erase command and blank checking command handling. When executing the multi-block erase command, the setting value of the register must be the setting of the FEADDR register or lower. If the setting value of the FSADDR register is larger than the FEADDR register setting value, the flash sequencer enters the command locked state.
When the FBCCNT.BCDIR bit is 0, the value of the FSADDR register must be that of this register or less. When the FBCCNT.BCDIR bit is 1, the value of the FSADDR register must be at least that of this register. If the settings of the FBCCNT.BCDIR bit and the FSADDR and FEADDR registers are inconsistent with the above rules, the flash sequencer enters the command-locked state (see section 60.10.2, Error Protection).
The FEADDR register is initialized when the FSUINITR.SUINIT bit is set to 1. It is also initialized by a reset.

FEADDR[31:0] Bits (End Address for FACI Command Processing)

These bits are used to specify the end address for handling of the multi-block erase command and blank checking command. In command processing, bits 31 to 17 and any bits that do not reach the address boundaries listed in Table 60.3, Address Boundary for Each of the Commands are ignored.

60.4.11 Flash Status Register (FSTATR)

Address(es): FLASH.FSTATR 007F E080h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	ILGCOMERR	FESETERR	SECERR	OTERR	—	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FRDY	ILGLERR	ERSERR	PRGERR	SUSRDY	DBFULL	ERSSPD	PRGSPD	—	FLWEERR	—	—	—	—	—	—
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b5 to b0	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b6	FLWEERR	Flash Write/Erase Protect Error Flag	0: An error has not occurred. 1: An error has occurred.	R
b7	—	Reserved	This bit is read as 0. The write value should be 0.	R/W
b8	PRGSPD	Programming Suspend Status Flag	0: The flash sequencer is in a state other than those corresponding to the value 1. 1: The flash sequencer is in the programming suspension processing state or the programming suspended state.	R
b9	ERSSPD	Erasure Suspend Status Flag	0: The flash sequencer is in a state other than those corresponding to the value 1. 1: The flash sequencer is in the erasure suspension processing state or the erasure-suspended state.	R
b10	DBFULL	Data Buffer Full Flag	0: The data buffer is empty. 1: The data buffer is full.	R
b11	SUSRDY	Suspend Ready Flag	0: The flash sequencer cannot receive P/E suspend commands. 1: The flash sequencer can receive P/E suspend commands.	R
b12	PRGERR	Programming Error Flag	0: Programming has been completed successfully. 1: An error has occurred during programming.	R
b13	ERSERR	Erasure Error Flag	0: Erasure has been completed successfully. 1: An error has occurred during erasure.	R
b14	ILGLERR	Illegal Error Flag	0: The flash sequencer has not detected an illegal FACI command or illegal flash memory access. 1: The flash sequencer has detected an illegal FACI command or illegal flash memory access.	R
b15	FRDY	Flash Ready Flag	0: Programming, block erase, multi-block erase, P/E suspend, P/E resume, forced stop, blank check, or configuration setting command processing is in progress. 1: None of the above is in progress.	R
b19 to b16	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b20	OTERR	Other Error Flag	0: An error has not occurred. 1: An error has occurred.	R
b21	SECERR	Security Error Flag	0: Write protection by the FAW.FSPR bit is not violated 1: Write protection by the FAW.FSPR bit is violated	R
b22	FESETERR	FENTRY Setting Error Flag	0: A setting error in the FENTRYR register has not been detected. 1: A setting error in the FENTRYR register has been detected.	R
b23	ILGCOMERR	Illegal Command Error Flag	0: The flash sequencer has not detected an illegal FACI command error. 1: The flash sequencer has detected an illegal FACI command error.	R
b31 to b24	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register indicates the state of the flash sequencer.

FLWEERR Flag (Flash Write/Erase Protect Error Flag)

This flag indicates a violation of the flash memory overwrite protection setting in the FWEPROR register. When this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a forced stop command

PRGSPD Flag (Programming Suspend Status Flag)

This flag indicates that the flash sequencer is in the processing of suspension of programming or has transitioned to the programming suspended state.

[Setting Condition]

- When the flash sequencer starts processing in response to a programming suspend command

[Clearing Conditions]

- When the flash sequencer has received a P/E resume command
  (after write access to the FACI command-issuing area is completed)
- When the flash sequencer starts processing of a forced stop command

ERSSPD Flag (Erasure Suspend Status Flag)

This flag indicates that the flash sequencer is the processing of erasure suspension or has transitioned to the erasure suspended state.

[Setting Condition]

- When the flash sequencer starts processing in response to an erasure suspend command

[Clearing Conditions]

- Reception of the P/E resume command by the flash sequencer
  (after write access to the FACI command-issuing area is completed)
- When the flash sequencer starts processing of a forced stop command

DBFULL Flag (Data Buffer Full Flag)

This flag indicates the state of the data buffer when a programming command or configuration setting command is issued. The FACI incorporates a buffer for write data (data buffer). When data for writing to the flash memory are issued to the FACI command-issuing area while the data buffer is full, the FACI inserts a wait cycle in the peripheral bus 6.

[Setting Condition]

- When the data buffer becomes full while a programming command or configuration setting command is being issued

[Clearing Condition]

- When the data buffer becomes empty

SUSRDY Flag (Suspend Ready Flag)

This flag indicates whether the flash sequencer can receive a P/E suspend command.

[Setting Condition]

- After starting programming/erasure processing and when the flash sequencer enters a state in which P/E suspend commands can be received

[Clearing Conditions]

- When the flash sequencer has accepted the P/E suspend command or forced stop command (after write access to the

FACI command-issuing area is completed)

- When the flash sequencer enters the command-locked state during programming or erasure
- When programming or erasure has been completed

PRGERR Flag (Programming Error Flag)

This flag indicates the result of programming of the flash memory. If this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a status clear or forced stop command

ERSERR Flag (Erasure Error Flag)

This flag indicates the result of erasure of the flash memory. If this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a status clear or forced stop command

ILGLERR Flag (Illegal Error Flag)

This flag indicates that the flash sequencer has detected an illegal FACI command or flash memory access. When this flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a status clear or forced stop command.

FRDY Flag (Flash Ready Flag)

This flag indicates the command processing state of the flash sequencer.

[Setting Conditions]

- When the flash sequencer completes command processing
- When the flash sequencer receives a P/E suspend command and suspends programming or erasure of the flash memory
- When the flash sequencer has received a forced stop command and ended command processing

[Clearing Conditions]

- When the flash sequencer receives the FACI command of the setting of the program and configuration and after the first write access is made to the FACI command-issuing area
- When the flash sequencer receives any FACI command other than of the setting of the program and configuration and after the last write access is made to the FACI command issuing area

OTERR Flag (Other Error Flag)

This flag indicates that an FACI command has been issued when the condition of accepting commands is not satisfied. The OTERR flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a status clear or forced stop command

SECERR Flag (Security Error Flag)

This flag indicates that write protection by the FAW.FSPR bit is violated. When the SECERR flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a status clear or forced stop command

FESETERR Flag (FENTRY Setting Error Flag)

This flag indicates that a value of AA81h is written in the FENTRYR register or the value in the FENTRYR register differs when P/E is suspended and resumed. When the FESETERR flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a status clear or forced stop command

ILGCOMERR Flag (Illegal Command Error Flag)

This flag indicates that the flash sequencer has detected an illegal FACI command. When the ILGCOMERR flag is 1, the flash sequencer is in the command-locked state.

[Setting Condition]

- See Table 60.16, Error Protection Type

[Clearing Condition]

- When the flash sequencer starts processing of a status clear or forced stop command

60.4.12 Flash P/E Mode Entry Register (FENTRYR)

Address(es): FLASH.FENTRYR 007F E084h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	KEY[7:0]								FENTRYD	—	—	—	—	—	—	FENTRYC
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	FENTRYC	Code Flash Memory P/E Mode Entry	0: Code flash memory is in read mode. 1: Code flash memory is in P/E mode.	R/W*1, *2
b6 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b7	FENTRYD	Data Flash Memory P/E Mode Entry	0: Data flash memory is in read mode. 1: Data flash memory is in P/E mode.	R/W*1, *2
b15 to b8	KEY[7:0]	Key Code	Key code	R/W*3

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored.
Note 2. Writing to this bit is possible only when AAh is written to the KEY bits in 16-bit units.
Note 3. Written values are not retained by these bits. These bits are read as 0.

This register is used to specify code flash memory P/E mode and data flash memory P/E mode. To specify code flash memory P/E mode or data flash memory P/E mode so that the flash sequencer can receive FACI commands, set either the FENTRYD or FENTRYC bit to 1 to place the flash sequencer in P/E mode.
Note that writing AA81h in this register causes the FSTATR.ILGLERR and FSTATR.FESETERR flags to be set to 1, and the flash sequencer to enter the command-locked state.
The FENTRYR register is initialized when the FSUINITR.SUINIT bit is set to 1. It is also initialized by a reset.

FENTRYC Bit (Code Flash Memory P/E Mode Entry)

This bit specifies the P/E mode for code flash memory.
[Setting Condition]

- When 1 is written to the FENTRYC bit while writing to the FENTRYR register is enabled and the FENTRYR register is 0000h

[Clearing Conditions]

- When the FENTRYR register is accessed in 8-bit units while the FSTATR.FRDY flag is 1
- When a value other than AAh is specified in the KEY bits and the FENTRYR register is accessed in 16-bit units while the FSTATR.FRDY flag is 1
- When 0 is written to the FENTRYC bit while writing to the FENTRYR register is enabled
- When the FENTRYR register is written while writing to the FENTRYR register is enabled and the value of the FENTRYR register is other than 0000h

FENTRYD Bit (Data Flash Memory P/E Mode Entry)

This bit specifies the P/E mode for data flash memory.
[Setting Condition]

- When 1 is written to the FENTRYR.FENTRYD bit while writing to the FENTRYR register is enabled and the FENTRYR register is 0000h

[Clearing Conditions]

- When the FENTRYR register is written in 8-bit units while the FSTATR.FRDY flag is 1
- When a value other than AAh is specified for the KEY bits while the FSTATR.FRDY flag is 1, and the FENTRYR register is written in 16-bit units

- When 0 is written to the FENTRYD bit while writing to the FENTRYR register is enabled
- When the FENTRYR register is written while writing to FENTRYR register is enabled and the value of the FENTRYR register is other than 0000h

KEY[7:0] Bits (Key Code)

These bits control permission and prohibition of writing to the FENTRYD and FENTRYC bits.

60.4.13 Flash Sequencer Set-Up Initialization Register (FSUINITR)

Address(es): FLASH.FSUINITR 007F E08Ch

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	KEY[7:0]								—	—	—	—	—	—	—	SUINIT
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	SUINIT	Set-Up Initialization	0: The FEADDR, FCPSR, FSADDR, FENTRYR, and FBCCNT flash sequencer set-up registers keep their current values. 1: The FEADDR, FCPSR, FSADDR, FENTRYR, and FBCCNT flash sequencer set-up registers are initialized.	R/W*1, *2
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	KEY[7:0]	Key Code	Key code	R/W*3

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored.
Note 2. Writing to these bits is possible only when 2Dh is written to the KEY bits in 16-bit units.
Note 3. Written values are not retained by these bits. This bit is read as 0.

This register is used for initialization of the flash sequencer set-up.

SUINIT Bit (Set-Up Initialization)

This bit initializes the following flash sequencer set-up registers.


- FEADDR
- FCPSR
- FSADDR
- FENTRYR
- FBCCNT

KEY[7:0] Bits (Key Code)

These bits control permission and prohibition of writing to the SUINIT bit.

60.4.14 FACI Command Register (FCMDR)

Address(es): FLASH.FCMDR 007F E0A0h



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	PCMDR[7:0]	Precommand Flag	The command immediately before the latest command is stored.	R
b15 to b8	CMDR[7:0]	Command Flag	The latest command is stored.	R

This register records the two most recent commands accepted by the FACI.

PCMDR[7:0] Flags (Precommand Flag)

These flags indicate the command received immediately before the last command received by the FACI.

CMDR[7:0] Flags (Command Flag)

These flags indicate the latest command received by the FACI.

Table 60.4 States of FCMDR after Receiving Commands

Command	CMDR	PCMDR
Programming	E8h	Previous command
Block erase	D0h	20h
Multi-block erase	D0h	21h
P/E suspend	B0h	Previous command
P/E resume	D0h	Previous command
Status clear	50h	Previous command
Forced stop	B3h	Previous command
Blank check	D0h	71h
Configuration setting	40h	Previous command

60.4.15 Data Flash Blank Check Control Register (FBCCNT)

Address(es): FLASH.FBCCNT 007F E0D0h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	BCDIR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BCDIR	Blank Check Direction	0: Blank checking is executed from lower addresses to higher addresses (incremental mode). 1: Blank checking is executed from higher addresses to lower addresses (decremental mode).	R/W
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register specifies the addressing mode in processing of a blank check command. The register is initialized when the FSUINITR.SUINIT bit is set to 1. It is also initialized by a reset.

BCDIR Bit (Blank Check Direction)

This bit specifies the addressing mode for blank checking.

60.4.16 Data Flash Blank Check Status Register (FBCSTAT)

Address(es): FLASH.FBCSTAT 007F E0D4h

	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	BCST
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	BCST	Blank Check Status Flag	0: The target area is in the non-programmed state (i.e. is blank; the area has been erased but has not yet been re-programmed). 1: The target area has been programmed with 0s or 1s.	R
b7 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register stores the results of checking in response to a blank check command.

BCST Flag (Blank Check Status Flag)

This flag indicates the results of checking in response to a blank check command.

[Setting condition]

- When the blank checking command is issued and data of 0 or 1 is written to the target area

[Clearing condition]

- When the blank checking command is executed and the target area is blank

60.4.17 Data Flash Programming Start Address Register (FPSADDR)

Address(es): FLASH.FPSADDR 007F E0D8h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	PSADR[16]
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	PSADR[15:0]															
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b16 to b0	PSADR[16:0]	Programmed Area Start Address	The starting address of the programmed area to be found firstly	R
b31 to b17	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register indicates the starting address of the programmed area to be found firstly in processing of a blank check command.

PSADR[16:0] Bits (Programmed Area Start Address)

These bits indicate the starting address of the programmed area to be found firstly in processing of a blank check command. The offset value is stored from the first address of the data flash memory. The value of the bits is valid only while the FBCSTAT.BCST bit is 1.

60.4.18 Flash Sequencer Processing Switching Register (FCPSR)

Address(es): FLASH.FCPSR 007F E0E0h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ESUSPMD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	ESUSPMD	Erasure Suspend Mode	0: Suspension priority mode 1: Erasure priority mode	R/W
b15 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W

This register is for selecting the erasure suspension mode.
The register is initialized when the FSUINITR.SUINIT bit is set to 1. It is also initialized by a reset.

ESUSPMD Bit (Erasure Suspend Mode)

This bit is for selecting the erasure suspension mode when a P/E suspend command is issued while the flash sequencer is executing erasure processing (see section 60.8.3.9, P/E Suspend Command). This bit should be set before issuing a block erase command.

60.4.19 Flash Sequencer Processing Clock Frequency Notification Register (FPCKAR)

Address(es): FLASH.FPCKAR 007F E0E4h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	KEY[7:0]								PCKA[7:0]							
Value after reset:	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

Bit	Symbol	Bit Name	Description	R/W
b7 to b0	PCKA[7:0]	Flash Sequencer Processing Clock Frequency Notification	These bits are used to set the frequency of the FlashIF clock (FCLK) and notify the flash sequencer of the frequency used	R/W*1, *2
b15 to b8	KEY[7:0]	Key Code	Key code	R/W*3

Note 1. Writing to these bits is possible only when the FSTATR.FRDY flag is 1. Writing to these bits while the FSTATR.FRDY flag = 0 is ignored.
Note 2. Writing to these bits is possible only when 1Eh is written to the KEY[7:0] bits in 16-bit units.
Note 3. Written values are not retained by these bits. These bits are read as 0.

This register specifies the frequency of the FlashIF clock (FCLK) generated in the clock generator and notifies the flash sequencer of the frequency used. The flash sequencer determines the FACI command processing time based on the frequency notified by the FPCKAR register. The initial value is set to the maximum operating frequency of the FCLK.

PCKA[7:0] Bits (Flash Sequencer Processing Clock Frequency Notification)

These bits are used to specify the frequency of the FCLK generated in the clock generator and to notify the flash sequencer of the frequency used. Set the desired frequency in these bits before issuing an FACI command. Specifically, convert the frequency represented in MHz into a binary number and set it in these bits.

Example: When frequency is 35.9 MHz (PCKA[7:0] = 24h)
Round up the first decimal place of 35.9 MHz to a whole number (= 36) and convert it into a binary number.

If the value set in these bits is smaller than the frequency of the FCLK, the rewriting characteristics of the flash memory cannot be guaranteed. Conversely, if the value set in these bits is greater than the frequency of the FCLK, the rewriting characteristics of the flash memory can be guaranteed although the FACI command processing time such as time for rewriting will increase (the FACI command processing time becomes the shortest when the frequency of the FCLK is the same as the value set in the bits).

KEY[7:0] Bits (Key Code)

These bits control permission and prohibition of writing to the PCKA[7:0] bits.

60.4.20 Flash Access Window Monitor Register (FAWMON)

Address(es): FLASH.FAWMON 007F E0DCh

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	BTFLG	—	—	—	FAWE[11:0]											
Value after reset:	The value set by the user*1															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	FSPR	—	—	—	FAWS[11:0]											
Value after reset:	The value set by the user*1															

Bit	Symbol	Bit Name	Description	R/W
b11 to b0	FAWS[11:0]	Flash Access Window Start Address	Flash access window start address	R
b14 to b12	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15	FSPR	Access Window Protection Flag	0: With protection (P/E disabled) 1: Without protection (P/E enabled)	R
b27 to b16	FAWE[11:0]	Flash Access Window End Address	Flash access window end address	R
b30 to b28	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b31	BTFLG	Start-Up Area Select Flag*2	0: Startup area 0 is in the range from FFFF C000h to FFFF DFFFh, startup area 1 is in the range from FFFF E000h to FFFF FFFFh. 1: Startup area 1 is in the range from FFFF C000h to FFFF DFFFh, startup area 0 is in the range from FFFF E000h to FFFF FFFFh.	R

Note 1. For products in which the option-setting memory has not been specifically set, the value is FFFF FFFFh. The value will be set by the user.

Note 2. When the FSUACR.SAS[1:0] bits are changed to 1xb, the startup area is dependent on the setting of the FSUACR.SAS[1:0] bits regardless of the setting of the FAW.BTFLG bit.

This register indicates the values of the write protection flag and start-up area select flag for setting the flash access window start/end address, and the access window. When a reset or configuration setting command is executed, the FACI transfers data from the option-setting memory to this register and the setting of the option-setting memory is enabled.

FAWS[11:0] Bits (Flash Access Window Start Address)

These bits are used to verify the access window start address setting value.

FSPR Flag (Access Window Protection Flag)

This flag indicates whether or not protection for a configuration setting command for the access window setting, for a configuration clear command, or for writing to the FSUACR register is available.

FAWE[11:0] Bits (Flash Access Window End Address)

These bits are used to verify the access window end address setting value. The value of these bits indicates the first address of the next P/E-enabled block as configured in the access window.

BTFLG Flag (Start-Up Area Select Flag)

This flag indicates whether the start-up area is switched by using start-up program protection.

60.4.21 Start-Up Area Control Register (FSUACR)

Address(es): FLASH.FSUACR 007F E0E8h

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	KEY[7:0]								—	—	—	—	—	—	SAS[1:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	SAS[1:0]	Start-Up Area Select	b1 b0 0 x: A start-up area is selected based on the setting of the FAW.BTFLG bit. 1 0: The area from FFFF E000h to FFFF FFFFh is selected as the address range for startup area 0, and the area from FFFF C000h to FFFF DFFFh is selected as the address range for startup area 1, regardless of the setting of the FAW.BTFLG bit. 1 1: The area from FFFF E000h to FFFF FFFFh is selected as the address range for startup area 1, and the area from FFFF C000h to FFFF DFFFh is selected as the address range for startup area 0, regardless of the setting of the FAW.BTFLG bit.	R/W*1, *2
b7 to b2	—	Reserved	These bits are read as 0. The write value should be 0.	R/W
b15 to b8	KEY[7:0]	Key Code	Key codes	R/W*3

x: Don't care

Note 1. Writable only when the FAW.FSPR bit is 1. When the FAW.FSPR bit is 0, writing to these bits are ignored.
Note 2. Writing to these bits is possible only when 66h is written to the KEY bit in 16-bit units.
Note 3. Written values are not retained by these bits. These bits are read as 0.

This register is used to switch startup areas 0 and 1 by startup program protection.
Do not use this register in dual mode (the MDE.BANKMD[2:0] bits are 000b). In dual mode, starting up proceeds from startup area 0.

SAS[1:0]Bits (Start-Up Area Select)

These bits are used to switch startup areas 0 and 1.

KEY[7:0] Bits (Key Code)

These bits enables or disable overwriting to the SAS[1:0] bits.

60.4.22 Data Flash Memory Access Frequency Setting Register (EEPFCLK)

Address(es): FLASH.EEPFCLK 007F C040h

	b7	b6	b5	b4	b3	b2	b1	b0
	EEPFCLK[7:0]							
Value after reset:	0	0	1	1	1	1	0	0

This register optimizes the speed of reading the data flash memory.
Set the frequency of the peripheral module clock (FCLK) of internal peripheral bus 6 which is the clock for access to the data flash memory, in MHz units. For example, 35.9 MHz should be rounded up and set the frequency to 36. Number of cycles required for access to the data flash memory are inserted according to the frequency.
When changing the frequency of the FCLK, follow the procedure below to modify the value of the data flash memory access frequency setting register (EEPFCLK) in either of the following ways according to whether operation is at a lower frequency before or after the change.

- When changing the speed from low to high: Modify EEPFCLK. After confirming the change by reading EEPFCLK, change the frequency.
- When changing the speed from high to low: Change the frequency. After the frequency is changed, modify EEPCFLK.

60.4.23 Unique ID Register n (UIDRn) (n = 0 to 3)

Address(es): FLASHCONST.UIDR0 FE7F 7D90h, FLASHCONST.UIDR1 FE7F 7D94h, FLASHCONST.UIDR2 FE7F 7D98h, FLASHCONST.UIDR3 FE7F 7D9Ch

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
Value after reset:	Unique value for each chip															

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset:	Unique value for each chip															

Note: These registers are only readable when the SYSCR0.ROME bit is 1 (the on-chip ROM is enabled).

The UIDRn is a read-only register that stores a 16-byte ID code (unique ID) for identifying the individual MCU. The UIDRn register should be read in 32-bit units.

60.5 Operating Modes Associated with Flash Memory

Figure 60.6 is a diagram of the mode transitions associated with the flash memory. For the procedures for setting the modes, refer to section 3, Operating Modes.




Figure 60.6 Mode Transitions Associated with Flash Memory

The flash memory area where programming and erasure are permitted and the boot program after a reset are different according to each mode. The differences between modes are listed in Table 60.5.

Table 60.5 Differences between Modes

Item	Single-chip Mode	Boot Mode (for the SCI, USB, or FINE Interface)
Programmable and erasable area	Code flash memory Data flash memory Option-setting memory (programming only)	Code flash memory Data flash memory Option-setting memory
Boot program at a reset	Program of the code flash memory	Boot program

60.6 Operating Modes of the Flash Sequencer

The flash sequencer has three operating modes as shown in Figure 60.7. Transitions between modes are initiated by changing the value of the FENTRYR register.

When the value of the FENTRYR register is 0000h, the flash sequencer is in read mode. In this mode, it does not receive FACI commands. The code flash memory and data flash memory are readable.

When the value of the FENTRYR register is 0001h, the flash sequencer is in code flash memory P/E mode where the code flash memory can be programmed or erased by FACI commands. In this mode, reading from the code flash memory is disabled under the conditions where BGO cannot be used. Under the conditions where BGO can be used, reading from the code flash memory is enabled.

When the value of the FENTRYR register is 0080h, the flash sequencer is in data flash memory P/E mode where the data flash memory can be programmed or erased by FACI commands. In this mode, the data flash memory is not readable. However, the code flash memory is readable.




Figure 60.7 Modes of the Flash Sequencer

60.7 Overview of Functions

60.7.1 ROM Cache

This MCU has three types of cache as listed below.

- Instruction fetching cache (IF cache): 8 Kbytes
- Data cache (OA cache): 16 bytes
- Data cache (DM cache): 16 bytes

The IF cache and OA cache are for the CPU, and the DM cache is for bus masters other than the CPU, such as the DMAC and DTC.

After release from a reset, the caches are automatically invalidated following programming and erasure of the flash memory.

The area subject to caching is the 4-Mbyte address range from FFC0 0000h through FFFF FFFFh, in which up to two areas can be set as not within the scope of caching (non-cacheable areas).

60.7.1.1 Setting Non-Cacheable Area

Parts of the flash memory of this MCU that are within the cacheable areas can be set as not in the scope of caching by setting the NCRGn and NCRCn registers (n = 0, 1). Figure 60.8 shows the settings of each register and the non-cacheable areas.




Figure 60.8 Specifying a Non-Cacheable Area (n = 0, 1)

The restrictions shown below in Table 60.6 apply to the settings of the NCRCn.NCSZ[16:0] bits and of the NCRGn register.

Table 60.6 Restrictions Applying to the Settings of the NCRCn.NCSZ[16:0] Bits and of the NCRGn Register

Settings of the NCRCn.NCSZ[16:0] Bits	Restrictions Applying to the Settings of the NCRGn Register
0 0000 0000 0000 0000: 16 bytes	No restriction
0 0000 0000 0000 0001: 32 bytes	Bit 4 in the NCRGn register is ignored.
0 0000 0000 0000 0011: 64 bytes	Bits 5 and 4 in the NCRGn register are ignored.
0 0000 0000 0000 0111: 128 bytes	Bits 6 to 4 in the NCRGn register are ignored.
0 0000 0000 0000 1111: 256 bytes	Bits 7 to 4 in the NCRGn register are ignored.
0 0000 0000 0001 1111: 512 bytes	Bits 8 to 4 in the NCRGn register are ignored.
0 0000 0000 0011 1111: 1 Kbyte	Bits 9 to 4 in the NCRGn register are ignored.
0 0000 0000 0111 1111: 2 Kbytes	Bits 10 to 4 in the NCRGn register are ignored.
0 0000 0000 1111 1111: 4 Kbytes	Bits 11 to 4 in the NCRGn register are ignored.
0 0000 0001 1111 1111: 8 Kbytes	Bits 12 to 4 in the NCRGn register are ignored.
0 0000 0011 1111 1111: 16 Kbytes	Bits 13 to 4 in the NCRGn register are ignored.
0 0000 0111 1111 1111: 32 Kbytes	Bits 14 to 4 in the NCRGn register are ignored.
0 0000 1111 1111 1111: 64 Kbytes	Bits 15 to 4 in the NCRGn register are ignored.
0 0001 1111 1111 1111: 128 Kbytes	Bits 16 to 4 in the NCRGn register are ignored.
0 0011 1111 1111 1111: 256 Kbytes	Bits 17 to 4 in the NCRGn register are ignored.
0 0111 1111 1111 1111: 512 Kbytes	Bits 18 to 4 in the NCRGn register are ignored.
0 1111 1111 1111 1111: 1 Mbyte	Bits 19 to 4 in the NCRGn register are ignored.
1 1111 1111 1111 1111: 2 Mbytes	Bits 20 to 4 in the NCRGn register are ignored.

60.7.2 Methods of Programming/Erasure

By using a dedicated flash-memory programmer to program the flash memory of this MCU, the device can be rewritten regardless of whether this is before or after it is mounted on the target system.
Furthermore, security functions to prohibit rewriting or reading of the user program written to the flash memory are incorporated, and this can prevent falsification and illicit reading of the programs by third parties. TM target areas of the code flash memory can also be protected against reading by using the TM function.
Programming by the user program (self-programming) is available to suit applications where the application on the target system may require updating after manufacturing or shipment. Protection features for the safe rewriting of the flash memory are also incorporated. Furthermore, interrupt processing during self-programming is supported, so programming can proceed at the same time as processing for external communications, etc., and this is the case in various situations.
Table 60.7 lists the overview of the methods of programming and the corresponding operating modes.

Table 60.7 Methods of Programming

Method of Programming	Functional Overview	Operating Mode
Programming by a flash-memory programmer	A serial programmer is capable of on-board programming of the flash memory after the device is mounted on the target system. The TM function can be in enabled or disabled at this time.	Boot mode
	A parallel programmer and dedicated programming adapter board allow off-board programming of the flash memory, i.e. programming of the device before it is mounted on the target system.	
Self-programming	A user program written to the code flash memory in advance by serial or off-board programming may, when executed, rewrite the flash memory. A program to handle rewriting must be transferred to the internal RAM or external memory in advance of execution when BGO is not available.	Single-chip mode

Table 60.8 lists the functions of the flash memory. Serial programmer commands realize each function of serial programming, while reading of the flash memory by an FACI command or the user program realizes each function of self-programming.
For security function settings, see section 7.2.1, Serial Programmer Command Control Register (SPCC), in section 7, Option-Setting Memory (OFSM).

Table 60.8 List of Basic Functions

Function	Functional Overview	Support Status	
		Serial Programming	Self-programming
Blank check	This is used to check a specified block to ensure that writing to it has not already proceeded. Results of reading from data flash memory to which nothing has been written after erasure are not guaranteed, so use blank checking to confirm that programming to memory has not proceeded after erasure.	Supported	Supported
Block erasure	Erases the memory contents in the specified block.	Supported	Supported
Multi-block erasure	Erases the contents of the specified block of the data flash memory.	Not supported	Supported
Programming	Write to the specified address.	Supported	Supported
Verify/Checksum	Compares the data read from flash memory and the data transferred from a serial programmer.	Supported	Not supported (read by user program is possible)
Read	Read data programmed to flash memory.	Supported	Supported
Setting of control or ID codes	Sets the OSIS register.	Supported	Supported
Serial programmer connection disabling	Disables connection of the serial programmer.	Supported	Supported with conditions (Only switching the configuration from enabled to disabled is possible)
Area protection and start-up program protection functions	Configures the area protection and start-up program protection functions.	Supported	Supported
Option function selection	Selects the option function, and modifies the initial settings of this MCU.	Supported	Supported
Configuration clearing	Erases the option-setting memory and the TM target areas.	Supported	Not supported
Dual bank function	Switches different modes (linear or dual).	Supported	Supported
Setting the TM function	Sets the TM function.	Supported	Supported with conditions (Only switching the configuration from disabled to enabled is possible)

60.7.3 Security Functions

The flash memory supports various security functions.
The security function includes protection of ID codes for the serial programmer, protection of ID codes for the on-chip debugger, disabling the connection of serial programmer, and protection of the ROM codes.
In serial programming, protection of ID codes for serial programmer and prohibiting connection of a serial programmer can be used. Protection of ID codes for an on-chip debugger can be used during connection of the on-chip debugger. In off-board programming, protection of ROM codes can be used.
Table 60.9 lists the security functions supported by the flash memory.

Table 60.9 Lists of Security Functions

Function	Description
ID code protection against incorrect serial programming	Connection of a serial programmer can be controlled by judging the control code or ID code.
Prohibition of the connection of a serial programmer	The connection of a serial programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a serial programmer is prohibited, changing a security setting from “disabled” to “enabled” is not possible.
ID code protection against incorrect debugging	Connection of an on-chip debugger can be controlled by judging the ID code.
ROM code protection	This function is to prohibit reading, programming, and erasure of the flash memory when a parallel programmer is in use.

60.8 FACI Commands

60.8.1 List of FACI Commands

Table 60.10 List of FACI Commands

FACI Command	Description
Programming	This is used to program the code or data flash memory. Units of programming are 128 bytes for the code flash memory and 4 bytes for the data flash memory.
Block erase	This is used to erase the code or data flash memory. The unit of erasure is one block. (code flash memory: 8 K or 32 Kbytes, data flash memory: 64 bytes)
Multi-block erase	This is used to erase the data flash memory. The unit of erasure is 64, 128, 256 bytes
P/E suspend	This suspends programming or erasure processing.
P/E resume	This resumes suspended programming or erasure processing.
Status clear	This initializes the ILGLERR, ERSERR, PRGERR, ILGCOMERR, FESETERR, SECERR, and OTERR flags in the FSTATR register and the CMDLK, CFAE, and DFAE flags in the FASTAT releases the flash sequencer from the command-locked state.
Forced stop	This forcibly stops processing of FACI commands and initializes the FASTAT and FSTATR registers.
Blank check	This is used to blank-check the data flash memory. Range of checking: 4 bytes to 64 Kbytes (specified in 4-byte units).
Configuration setting	This is used to set the option-setting memory (configuration setting area). Units of setting: 16 bytes.

The FACI commands are issued by writing to the FACI command-issuing area (see Table 60.2). When write access as shown in Table 60.11 proceeds in the specified state, the flash sequencer executes the processing corresponding to the given command (see section 60.8.2, Relationship between the Flash Sequencer State and FACI Commands).

Table 60.11 FACI Command Formats

FACI Commands	Number of Write Access	Data to be Written to the FACI Command-Issuing Area			
		1st Access	2nd Access	3rd to (N+2)th Access	(N+3)th Access
Programming (code flash memory) 128-byte programming, N = 64	67	E8h	40h (= N)	WD_1 to WD_{64}	D0h
Programming (data flash memory) 4-byte programming, N = 2	5	E8h	02h (= N)	WD_1 to WD_2	D0h
Block erase (code flash memory)	2	20h	D0h	—	—
Block erase (data flash memory 64-byte)	2	20h	D0h	—	—
Multi-block erase (data flash memory 64-byte/128-byte/256-byte)	2	21h	D0h	—	—
P/E suspend	1	B0h	—	—	—
P/E resume	1	D0h	—	—	—
Status clear	1	50h	—	—	—
Forced stop	1	B3h	—	—	—
Blank check	2	71h	D0h	—	—
Configuration setting N = 8	11	40h	08h (= N)	WD_1 to WD_8	D0h

Note: WD_N (N = 1, 2,…): Nth 16-bit data to be programmed.

The flash sequencer clears the FSTATR.FRDY flag to 0 at the start of processing of a command other than the status clear command and sets this bit to 1 upon completion of command processing.
When the setting of the FRDYIE.FRDYIE bit is 1 and when the FSTATR.FRDY flag is set to 1, a flash ready (FRDY) interrupt is generated.

60.8.2 Relationship between the Flash Sequencer State and FACI Commands

Each FACI command can be accepted in a specific mode or state of the flash sequencer. FACI commands should be issued after the transition of the flash sequencer to the code flash memory P/E mode or data flash memory P/E mode and checking of the state of the flash sequencer. Use the FSTATR and FASTAT registers to check the state of the flash sequencer. The value of the FASTAT.CMDLK flag is the logical OR of values of the ILGLERR, ILGCOMERR, FESETERR, SECERR, OTERR, ERSERR, PRGERR, and FLWEERR flags in the FSTATR register. Therefore, the occurrence of errors can be checked by reading the value of the FASTAT.CMDLK flag.

Table 60.12 lists the available commands in each operating mode.

Table 60.12 Operating Mode and Available Commands

Operating Mode	FENTRYR Register Value	Available Commands
Read mode	0000h	None
Code flash memory P/E mode	0001h	Programming Block erase P/E suspend P/E resume Status clear Forced stop Configuration setting
Data flash memory P/E mode	0080h	Programming Block erase Multi-block erase P/E suspend P/E resume Status clear Forced stop Blank check

Table 60.13 shows the state of the flash sequencer and acceptable FACI commands. An appropriate mode is assumed to be set before the commands are executed.

Table 60.13 Acceptable FACI Commands and the State of the Flash Sequencer

	Processing of Programming or Erasure	Processing of Configuration Setting	Processing to Suspend Programming or Erasure	Processing of Blank Checking	Programming Suspended	Erasure Suspended	Programming while Erasure is Suspended	Command-Locked State (FRDY = 1)	Command-Locked State (FRDY = 0)	Processing of Forced Stop Command	Other State
FRDY flag	0	0	0	0	1	1	0	1	0	0	1
SUSRDY flag	1	0	0	0	0	0	0	0	0	0	0
ERSSPD flag	0	0	0/1	0/1	0	1	1	0/1	0/1	0	0
PRGSPD flag	0	0	0/1	0/1	1	0	0	0/1	0/1	0	0
CMDLK flag	0	0	0	0	0	0	0	1	1	0	0
Programming	×	× *4	×	×	×	✓ *3	×	×	×	×	✓
Block erase	×	× *4	×	×	×	×	×	×	×	×	✓
Multi-block erase	×	× *4	×	×	×	×	×	×	×	×	✓
P/E suspend	✓	× *4	×	×	×	×	×	—	×	×	—
P/E resume	×	× *4	×	×	✓	✓	×	×	×	×	×
Status clear	×	× *4	×	×	✓	✓	×	✓	×	×	✓
Forced stop	✓	✓ *4	✓	✓	✓	✓	✓	✓	✓	✓	✓
Blank check	×	×	×	×	✓ *1	✓ *1	×	×	×	×	✓ *1
Configuration setting	×	× *4	×	×	×	×	×	×	×	×	✓ *2

✓: Acceptable
×: Not acceptable (the sequencer in the command-locked state)
—: Ignored
Note 1. Acceptable only in data flash memory P/E mode
Note 2. Acceptable only in code flash memory P/E mode
Note 3. Programming is acceptable only for blocks other than blocks where erasure has been suspended.
Note 4. Do not issue a FACI command when configuration setting is being processed and the FSTATR.DBFULL bit is 1.

60.8.3 Usage of FACI Commands

This section gives an overview of the usage of FACI commands.

60.8.3.1 Transition to Code Flash Memory P/E Mode

To use the FACI commands for the code flash memory, a transition to code flash memory P/E mode is required. To cause shift to code flash memory P/E mode, set the FENTRYR.FENTRYC bit to 1.




Figure 60.9 Procedure for Transition to Code Flash Memory P/E Mode

60.8.3.2 Transition to Data Flash Memory P/E Mode

To use the FACI commands for the data flash memory, a transition to data flash memory P/E mode is required. To shift to data flash memory P/E mode, set the FENTRYR.FENTRYRD bit to 1.





Figure 60.10 Procedure for Transition to Data Flash Memory P/E Mode

60.8.3.3 Transition to Read Mode

To read the flash memory without using the BGO function, a transition to read mode is required. To shift to read mode, set the FENTRYR register to 0000h. The transition to read mode should be made after processing by the flash sequencer is completed and while operation is in other than in the command-locked state. In addition, operation is started in read mode after release from the reset state.



Note 1. Judgment of the timeout is based on 1.1 times the maximum time for processing of the FACI command that is in progress (refer to the Electrical Characteristics chapter).

Figure 60.11 Procedure for Transition to Read Mode

60.8.3.4 Overview Flow when FACI Command is Used

Figure 60.12 shows an overview flow when the FACI command is used.
If BGO is enabled, the jump to the internal RAM or external area (other than code flash memory) is not required because an FACI command can be issued for the code or data flash memory by using the rewriting program in the code flash memory.
When the FCLK is changed, changing the FPCKAR register shortens time for processing the FACI command. For details, refer to section 60.4.19, Flash Sequencer Processing Clock Frequency Notification Register (FPCKAR).





Figure 60.12 Overview Flow when FACI Command is Used

60.8.3.5 Recovery from the Command-Locked State

When the flash sequencer enters the command-locked state, FACI commands cannot be accepted. To release the sequencer from the command-locked state, use the status clear command, or forced stop command.
When the command-locked state is detected by checking for an error before issuing the P/E suspend command, the FSTATR.FRDY flag may hold 0 as the command processing has not been completed. When the processing is not completed even after time equal to the maximum programming or erasure time specified in the section 61, Electrical Characteristics times 1.1 has elapsed, this is considered a time-out and the flash sequencer should be stopped by the forced stop command.




Note 1. Judgment of the timeout is based on 1.1 times the maximum time for processing of the FACI command that is in progress (refer to the Electrical Characteristics chapter).

Figure 60.13 Recovery from the Command-Locked State

60.8.3.6 Programming Command

A programming command is used for programming the code or data flash memory.
Before issuing a programming command, set the first address of the target block in the FSADDR register.
Writing D0h to the FACI command-issuing area at the final access of the FACI command-issuing starts the programming command processing. Completion of command processing can be checked by reading the FSTATR.FRDY flag. If the target area of programming command processing contains the area not for writing, write FFFFh to the corresponding area.
Issuing a programming command consecutively while the FACI internal data buffer is full leads to a wait on the peripheral bus 6 and this may affect on the bus accesses of the other peripheral IP modules. To avoid the generation of such a wait, issue an FACI command while the FSTATR.DBFULL flag is 0.
In addition, the data buffer never becomes full during programming of the data flash memory.




Note 1. Judgment of the timeout is based on 1.4 µs elapsing (when FCLK ≥ 20 MHz)
Note 2. Judgment of the timeout is based on 1.1 times 128-byte programming time (max) for code flash memory.
For data flash memory, judgment is based on 1.1 times 4-byte programming time (max).
For the 128-byte programming time and 4-byte programming time, refer to the Electrical Characteristics chapter.

Figure 60.14 Usage of the Programming Command

60.8.3.7 Block Erase Command

A block erase command is used to erase the code or data flash memory in single-block units.
Before issuing a block erase command, set the first address of the target block in the FSADDR register. Writing 20h and D0h to the FACI command-issuing area starts processing of a block erase command. Completion of command processing can be confirmed by reading the FSTATR.FRDY flag.
The FCPSR register must be set before issuing the block erase command. The setting of the FCPSR register must be changed to switch the suspending method (suspension priority mode/erasure priority mode) by the P/E suspend command.



Note 1. Judgment of the timeout is based on 1.1 times 32-Kbyte erasure time (max) for code flash memory.
For data flash memory, judgment is based on 1.1 times 64-byte erasure time (max).
For the 32-Kbyte erasure time and 64-byte erasure time, refer to the Electrical Characteristics chapter.

Figure 60.15 Usage of the Block Erase Command

60.8.3.8 Multi-Block Erase Command


The multi-block erase command can also be issued to erase data in the data flash memory. The unit for erasure is 64, 128, or 256 bytes.

Set the first address of the target area for erasure to the FSADDR register and the end address to the FEADDR register before issuing a multi-block erase command. When 21h and D0h are written to the FACI command issuing area, the process of the multi-block erase command proceeds. The end of command processing can be confirmed by the FSTATR.FRDY flag.

The FCPSR register must be set before issuing the multi-block erase command. The setting of the FCPSR register must be changed when P/E suspension command is used to switch the handling of suspension of erasure (between suspension priority and erasure priority).

Table 60.14 Size Setting for Erasure

Erasure Size	FSADDR	FEADDR
64 bytes	FSA0 to FSA5 = 0 (64-byte boundary)	FSADDR + 3Ch
128 bytes	FSA0 to FSA6 = 0 (128-byte boundary)	FSADDR + 7Ch
256 bytes	FSA0 to FSA7 = 0 (256-byte boundary)	FSADDR + FCh



Note 1. Judgement of the timeout is based on 1.1 times 64-, 128-, or 256-byte erasure time (max). For each erasure time, refer to the Electrical Characteristics chapter.

Figure 60.16 Usage of the Multi-Block Erase Command


60.8.3.9 P/E Suspend Command

The P/E suspend command is used to suspend programming or erasure. Before issuing a P/E suspend command, check that the FASTAT.CMDLK flag is 0, and the execution of programming/erasure is normally performed. To confirm that the P/E suspend command can be received, also check that the FSTATR.SUSRDY flag is 1. After issuing a P/E suspend command, read the FASTAT.CMDLK flag to confirm that its value is not 1 (the flash sequencer is not in the command-locked state).

If an error occurs during programming or erasure processing, the FASTAT.CMDLK flag is set to 1. When P/E processing is completed between the FSTATR.SUSRDY flag having been confirmed to be 1 and acceptance of the P/E suspension command, the P/E suspension command is ignored and the flash sequencer does not enter the suspended state (the FSTATR.FRDY flag is 1 and the ERSSPD and PRGSPD flags in the FSTATR register are 0).

When a P/E suspend command is received and then the programming/erasure suspend processing finishes normally, the flash sequencer enters the suspended state, the FSTATR.FRDY flag is set to 1, and the ERSSPD or PRGSPD flag in the FSTATR register is 1. After issuing a P/E suspend command, check that the ERSSPD or PRGSPD flag in the FSTATR register is 1 and the suspended state is entered, and then decide the subsequent flow. If a P/E resume command is issued in the subsequent flow although the suspended state is not entered, an illegal command error occurs and the flash sequencer shifts to the command-locked state (see section 60.10.2, Error Protection).

If the erasure suspended state is entered, programming to blocks targeted for other than erasure can be performed. Additionally, the programming and erasure suspended states can shift to read mode by clearing the FENTRYR register.



Note 1. Judgment of the timeout is based on 1.1 times the suspend delay time during erasure (max) for both code flash memory and data flash memory.
Note 2. Judgment of the timeout is based on 1.1 times the erasure time (max) for both code flash memory and data flash memory.

For the suspend delay time during erasure and erasure time, refer to the Electrical Characteristics chapter.

Figure 60.17 Usage of the P/E Suspend Command

(1) Suspension during Programming

When issuing a P/E suspend command during the flash memory programming, the flash sequencer suspends programming processing. Figure 60.18 shows the suspend operation of programming. When receiving a programming-related command, the flash sequencer clears the FSTATR.FRDY flag to 0 to start programming. When the flash sequencer enters the state in which the P/E suspend command can be received after starting programming, it sets the FSTATR.SUSRDY flag to 1. When a P/E suspend command is issued, the flash sequencer receives the command and clears the FSTATR.SUSRDY flag to 0. When the flash sequencer receives a P/E suspend command while a programming pulse is being applied, the flash sequencer continues applying the pulse. After the specified pulse application time, the flash sequencer finishes pulse application, and starts the programming suspend processing and sets the FSTATR.PRGSPD flag to 1.

When the suspend processing finishes, the flash sequencer sets the FSTATR.FRDY flag to 1 to enter the programming suspended state. When receiving a P/E resume command in the programming suspended state, the flash sequencer clears the FSTATR.FRDY and FSTATR.PRGSPD flags to 0 and resumes programming.




Figure 60.18 Suspension during Programming

(2) Suspension during Erasure (Suspension Priority Mode)

This MCU has a suspension priority mode for the suspension of erasure. Figure 60.19 shows the suspend operation of erasure in suspension priority mode (the FCPSR.ESUSPMD bit is 0).

When receiving an erasure-related command, the flash sequencer clears the FSTATR.FRDY flag to 0 to start erasure. When the flash sequencer enters the state in which the P/E suspend command can be received after starting erasure, it sets the FSTATR.SUSRDY flag to 1. When a P/E suspend command is issued, the flash sequencer receives the command and clears the FSTATR.SUSRDY flag to 0. When receiving a suspend command during erasure, the flash sequencer starts the suspend processing and sets the FSTATR.ERSSPD flag to 1 even if it is applying an erasure pulse. When the suspend processing is completed, the flash sequencer sets the FSTATR.FRDY flag to 1 to enter the erasure suspended state. When receiving a P/E resume command in the erasure suspended state, the flash sequencer clears the FRDY and ERSSPD flags in the FSTATR register to 0 and resumes erasure. Operations of the FRDY, SUSRDY, and ERSSPD flags in the FSTATR register at the suspension and resumption of erasure are the same, regardless of the erasure suspend mode.

The setting of the erasure suspend mode affects the control method of erasure pulses. In suspension priority mode, when receiving a P/E suspend command while erasure pulse A that has never been suspended in the past is being applied, the flash sequencer suspends the application of erasure pulse A and enters the erasure suspended state. When receiving a P/E suspend command while reapplying erasure pulse A after erasure is resumed by a P/E resume command, the flash sequencer continues applying erasure pulse A. After the specified pulse application time, the flash sequencer finishes erasure pulse application and enters the erasure suspended state. When the flash sequencer receives a P/E resume command next and erasure pulse B starts to be newly applied, and then the flash sequencer receives a P/E suspend command again, the application of erasure pulse B is suspended. In suspension priority mode, delay due to suspension can be minimized because the application of an erasure pulse is suspended one time per pulse and priority is given to the suspend processing.




Figure 60.19 Suspension during Erasure (Suspension Priority Mode)

(3) Suspension during Erasure (Erasure Priority Mode)

This MCU has an erasure priority mode for the suspension of erasure.
Figure 60.20 shows the suspend operation of erasure when the erasure suspend mode is set to the erasure priority mode (the FCPSR.ESUSPMD bit is 1). The control method of erasure pulses in erasure priority mode is the same as that of programming pulses for the programming suspend processing.
When the flash sequencer receives a P/E suspend command while an erasure pulse is being applied, the flash sequencer definitely continues applying the pulse. In this mode, the required time for the whole erasure processing can be reduced as compared with the suspension priority mode because the reapplication of erasure pulses does not occur when a P/E resume command is issued.





Figure 60.20 Suspension during Erasure (Erasure Priority Mode)

60.8.3.10 P/E Resume Command

To resume suspended programming or erasure, use the P/E resume command. When the settings of the FENTRYR register are changed during suspension, reset the setting of the FENTRYR register to the value immediately before the P/E suspend command was issued, and then issue a P/E resume command. Completion of processing of the resumed command can be confirmed by reading the FSTATR.FRDY flag.



Note 1. Judgment of the timeout is based on 1.1 times the maximum time for halted processing of the FACI command (refer to the Electrical Characteristics chapter).

Figure 60.21 Usage of the P/E Resume Command

60.8.3.11 Status Clear Command

When one of the ILGLERR, ILGCOMERR, FESETERR, SECERR, OTERR, ERSERR, PRGERR, and FLWEERR flag bits in the FSTATR register is set to 1, the flash sequencer enters the command-locked state. When one of the CFAE and DFAE flags in the FASTAT register is set to 1, the flash sequencer also enters the command lock state. In the command-locked state, the flash sequencer can accept only status clearing command or forced end command.
The status clear command is used to clear the command-locked state (see section 60.8.3.5, Recovery from the Command-Locked State). To clear the CFAE, DFAE, and CMDLK flags in the FASTAT register, and the ILGLERR, ILGCOMERR, FESETERR, SECERR, OTEERR, ERSERR, and PRGERR flags in the FSTATR register in the command-locked state, the status clear command is available.
The FLWEERR flag cannot only be cleared by the status clearing command, but can only be cleared by the forced end command.





Figure 60.22 Usage of the Status Clear Command

60.8.3.12 Forced Stop Command

The forced stop command forcibly ends command processing by the flash sequencer. Although this command halts command processing in higher speed than the P/E suspension command, values from the area where programming or erasure was in progress are not guaranteed. Furthermore, resumption of processing is not possible. Processing of programming or erasure that was terminated by the forced stop command is also defined as one round of programming. Executing a forced stop command also initializes the whole FCU and a part of the FACI, and the FASTAT and FSTATR registers. Accordingly, this command can be used in the procedure for recovery from the command-locked state and in processing in response to a time-out of the flash sequencer (see section 60.8.3.5, Recovery from the Command-Locked State).



Note 1. Judgment of the timeout is based on 1.1 times the maximum time for the forced stop command (refer to the Electrical Characteristics chapter).

Figure 60.23 Usage of the Forced Stop Command

How to Use the Forced Stop Command when a Command is being issued

When processing is terminated by the forced stop command while a timeout is generated based on the DBFULL bit judgment of the program command, writing to the FACI command issuing area may be handled as the data written by the program command. In this case, read the FACI command issuing area and generate a command lock intentionally, then issue the forced stop command according to the method of returning from the command lock state. A command lock can be generated although the access size for reading the FACI command issuing area is in 8-, 16-, or 32-bit units.

60.8.3.13 Blank Check Command

Values read from data flash memory that has been erased but not yet been programming again (i.e. that is in the non-programmed state) are undefined. Use the blank check command when you need to confirm that an area is in the non-programmed state.


Before issuing a blank check command, set addressing mode, start and end addresses of the target area for blank checking to the FBCCNT, FSADDR, and FEADDR registers.

When the FBCCNT.BCDIR bit is 1, the value specified in the FSADDR register must be set at least the value specified in the FEADDR register.

When the FBCCNT.BCDIR bit is 0, the value specified in the FSADDR register must be the value specified in the FEADDR register or less.

When the settings of the FBCCNT.BCDIR bit, FSADDR register, and FEADDR register are inconsistent, the flash sequencer enters the command-locked state. The size of the target area for blank checking is in the range from 4 bytes to 64 Kbytes and is set in units of 4 bytes.

Write 71h and D0h to the FACI command-issuing area to start blank checking. Completion of processing can be confirmed by the FSTATR.FRDY flag. At the end of processing, the result of blank checking is stored in the FBCSTAT.BCST flag. If the target area for blank checking includes areas where programming has been completed, the flash sequencer stores the address of the programmed data that it first detected in the FPSADDR register.




Note 1. Judgment of the timeout is based on 1.1 times the blank checking time (max.) for the entire target area. For the blank checking time, refer to the Electrical Characteristics chapter.

Figure 60.24 Usage of the Blank Check Command

60.8.3.14 Configuration Set Command

The configuration set command is used to set the option-setting memory (configuration setting area).
Before issuing a configuration set command, set the specified address (shown in Table 60.15) in the FSADDR register.
Writing D0h to the FACI command-issuing area in the final access for issuing the FACI command starts processing of the configuration set command.



Note 1. Timeout is judged to be after 185 ms (when FCLK ≥ 20 MHz), 205 ms (when FCLK = 15 MHz), or 340 ms (when FCLK = 4 MHz).

Figure 60.25 Usage of the Configuration Set Command

The correspondence between the possible target data for configuration setting and the address value set in the FSADDR register is shown in Table 60.15. For details on the FSADDR register, see section 60.4.9, FACI Command Start Address Register (FSADDR).

Table 60.15 Address Used by Configuration Set Command

Address	FSADDR Register Value	Setting Data	Operation of additional writing		Timing when the Setting is Enabled
			FAW.FSPR bit is 1	FAW.FSPR bit is 0	
FE7F 5D00h	00FF 5D00h	Option function select register 0 (OFS0), option function select register 1 (OFS1), endian select register (MDE)	Writable	Writable	At a reset
FE7F 5D10h	00FF 5D10h	TM identification data register (TMINF)	Writable	Writable	At a reset
FE7F 5D20h	00FF 5D20h	Bank select register (BANKSEL)	Writable	Writable	At a reset
FE7F 5D40h	00FF 5D40h	Serial programmer command control register (SPCC), TM enable flag register (TMEF)	Writable*1 (from 1 to 0 only)	Writable*1 (from 1 to 0 only)	When a reset or command is executed*3
FE7F 5D50h	00FF 5D50h	OCD/serial programmer ID setting register (OSIS)	Writable	Writable	At a reset
FE7F 5D64h	00FF 5D60h	Flash access window setting register (FAW)*2	Writable	Not writable*2	When a reset or command is executed
FE7F 5D70h	00FF 5D70h	ROM code protect register (ROMCODE)	Writable	Writable	At a reset

Note 1. Once these bits are set to 0, the bits cannot be restored to 1 by using the configuration setting command.
Note 2. The FAW.FSPR bit cannot be restored to 1 by using the configuration setting command once it is set to 0. Therefore, setting the access window and start-up area select flags again becomes impossible. (when the configuration setting command is issued to the address of FE7F 5D64h, the command is locked.) Exercise extra caution when handling the FAW.FSPR bit.
Note 3. The setting in the serial programmer command control register (SPCC) is enabled after a reset. The setting of the TM enable flag register (TMEF) is enabled when a reset or command is executed.

60.9 Suspend Operation

Reading from the flash memory is not possible during programming or erasure if the conditions for background operation given in Table 60.25 are not satisfied. When a P/E suspend command is issued to suspend the programming or erasure of the flash memory, reading from the flash memory is enabled. Regarding P/E suspend commands, there are one suspend command mode for programming and two suspend command modes for erasure (suspension priority mode and erasure priority mode). To resume suspended programming or erasure, the P/E resume command is available.

60.10 Protection Functions

60.10.1 Software Protection

Software protection disables programming and erasure for the flash memory through the settings of control registers. If an attempt is made to issue an FACI command against software protection, the flash sequencer enters the command-locked state.

60.10.1.1 Protection through FWEPROR

Programming cannot proceed in any mode unless the FWEPROR.FLWE[1:0] bits are set to 01b.

60.10.1.2 Protection through FENTRYR

When the FENTRYR register is set to 0000h, the flash sequencer enters read mode. In read mode, FACI commands cannot be accepted. If an attempt is made to issue an FACI command in read mode, the flash sequencer enters the command-locked state.

60.10.2 Error Protection

Error protection detects erroneous issuance of FACI commands, unauthorized access, and flash sequencer malfunction. FACI command acceptance is disabled (command-locked state) in response to the detection of these errors. The flash memory cannot be programmed or erased while the flash sequencer is in the command-locked state. For release from the command-locked state, issue a status clear or forced stop command. The status clear command can only be used while the FSTATR.FRDY flag is 1. The forced stop command can be used regardless of the value of the FSTATR.FRDY flag. Generation of a flash access error (FIFERR) interrupt detects malfunction. An FIFERR interrupt is generated under any of the following conditions.

- When the flash sequencer enters the command lock state (when the FASTAT.CMDLK flag is 1) while the FAEINT.CMDLKIE bit is 1
- When violation in access to the data flash memory occurred (the FASTAT.DFAE flag is 1) while the FAEINT.DFAEIE bit is 1
- When violation in access to the code flash memory occurred (when the FASTAT.CFAE flag is 1) while the FAEINT.CFAEIE bit is 1

When the flash sequencer enters the command-locked state in response to a command other than the P/E suspend command during programming or erasure processing, the flash sequencer continues the processing for programming or erasure. In this state, the P/E suspend command cannot be used to suspend the processing for programming or erasure. If a command is issued in the command-locked state, the ILGLERR and ILGCOMERR flags in the FSTATR register becomes 1 and the other flags retain the values set due to previous error detection.
Table 60.16 shows error protection types and status bit values after error detection.

Table 60.16 Error Protection Type (1/2)

Error Type	Description	ILGCOMERR	FESETERR	SECERR	OTERR	ILGLERR	ERSERR	PRGERR	FLWEERR	CFAE	DFAE
FENTRYR setting error	The FENTRYR setting is AA81h	0	1	0	0	1	0	0	0	0	0
	The FENTRYR setting at suspension disagrees with that at resumption	0	1	0	0	1	0	0	0	0	0
Illegal command error	Access with an undefined unit was attempted in the first access by the FACI command (not writing of a byte)	1	0	0	0	1	0	0	0	0	0
	Access with an undefined code was attempted in the first access by the FACI command	1	0	0	0	1	0	0	0	0	0
	The value specified in the last access of the multiple-access FACI command is not D0h.	1	0	0	0	1	0	0	0	0	0
	The value “N” (see Table 60.11) specified in the second write access of an FACI command in the programming or configuration setting command is wrong.	1	0	0	0	1	0	0	0	0	0
	When a blank check command has been issued under one of the following conditions • When the FBCCNT.BCDIR bit is 0, and the value in FSADDR > that in FEADDR • When the FBCCNT.BCDIR bit is 1, and the value in FEADDR > that in FSADDR • The setting range of bits 16 to 0 in FEADDR is between 0 8000h and 1 FFFFh	1	0	0	0	1	0	0	0	0	0/1 *1
	When a multi-block erasure command has been issued under one of the following settings. • The value in FSADDR > that in FEADDR • The setting range of bits 16 to 0 in FEADDR is between 0 8000h and 1 FFFFh	1	0	0	0	1	0	0	0	0	0/1 *1
	An FACI command not acceptable in each mode has been issued (see Table 60.12)	1	0	0	0	1	0	0	0	0	0
	Program or block erase command has been issued to the area protected by the area protection	1	0	0	0	1	0	0	0	0	0
	A program command has been issued to the area where the erasure has been suspended during the processing of erase suspension	1	0	0	0	1	0	0	0	0	0
	An FACI command has been issued when command acceptance conditions are not satisfied (see Table 60.13)	0/1 *2	0/1 *2	0/1 *2	0/1 *2	1	0/1 *2	0/1 *2	0/1 *2	0/1 *2	0/1 *2
Erasure error	An error occurs during erasure	0	0	0	0	0	1	0	0	0	0
Programming error	An error occurs during programming	0	0	0	0	0	0	1	0	0	0
Code flash memory access violation	When a program command or block erase command has been issued under the following settings in code flash memory P/E mode • The setting value of bits 23 to 0 in FSADDR is within the range from 00 0000h to BF FFFFh	0	0	0	0	1	0	0	0	1	0
	When a configuration program command has been issued under the following settings in code flash memory P/E mode • The setting value of bits 9 to 0 in the FSADDR register ranges from 000h to 0FFh, or from 180h to 3FFh	0	0	0	0	1	0	0	0	1	0


Table 60.16 Error Protection Type (2/2)

Error Type	Description	ILGCOMERR	FESETERR	SECERR	OTERR	ILGLERR	ERSERR	PRGERR	FLWEERR	CFAE	DFAE
Data flash memory access violation	When a program command or block erase command has been issued under the following settings in data flash memory P/E mode • The setting value of bits 16 to 0 in FSADDR is within the range from 0 8000h to 1 FFFFh	0	0	0	0	1	0	0	0	0	1
	When a multi-block erase command or blank check command has been issued under the following settings in data flash memory P/E mode • The setting value of bits 16 to 0 in FSADDR is within the range from 0 8000h to 1 FFFFh	1	0	0	0	1	0	0	0	0	1
Security error	When the FAW.FSPR bit is 0, a configuration setting command is issued for the settings of access window and the FAW.BTFLG bit	0	0	1	0	1	0	0	0	0	0
Others	The FACI command-issuing area has been accessed in read mode	0	0	0	1	1	0	0	0	0	0
	The FACI command-issuing area has been read in code flash memory P/E mode or data flash memory P/E mode	0	0	0	1	1	0	0	0	0	0
FLWE error	When the FACI command is processed, disable programming or erasure by using the FWEPROR register*3	0	0	0	0	0	0/1	0/1	1	0	0

Note 1. If the setting value in the FSADDR register matches the condition for violations in access to the data flash memory, the FASTAT.DFAE bit is set to 1.
Note 2. This is the value when a command is executed.
Note 3. For details on the FWEPROR register, see section 60.4.5, Flash P/E Protect Register (FWEPROR).

60.10.3 Start-Up Program Protection

Protection of the startup program is for protection of the program to be started after a reset (the startup program). This function provides a way to safely update the startup program when rewriting is suspended during a reset.
The startup area is 8 Kbytes in size and is assigned to the user area in the code flash memory. This function uses the values of the FAW.BTFLG bit and the FSUACR.SAS[1:0] bits to change the area where the startup program is stored in block units (see Figure 60.26 to Figure 60.29).
In protection of the startup program, the state of the selection of the startup area can be fixed by the access window protection bit (FAW.FSPR). However, the FAW.FSPR bit never be restored to 1 once the flag is set to 0. Exercise extra caution when handling the FAW.FSPR bit.
In addition, this protection cannot be used when dual mode is selected by the bank mode switching function (when the MDE.BANKMD[2:0] bits are 000b).



Note: The addresses are used for reading, programming, and erasure. Startup area 0 is erased when a block erase command is issued for the address FFFF C000h with allocation shown under (3).

(1) Before the startup program is updated
When the FAW.BTFLG bit is 1 and the SAS[1:0] bits are 0xb, the address range from FFFF C000h to FFFF DFFFh is selected as startup area 1 and the address range from FFFF E000h to FFFF FFFFh is selected as startup area 0.

(2) After the startup program has been updated
A new startup program can be written to startup area 1. At this time, startup area 0 will still contain the previous startup program, so rewriting by starting up from startup area 0 remains possible if rewriting to the startup area 1 fails.

(3) After a reset (when startup areas 0 and 1 are switched)
When rewriting startup area 1 is successfully completed, switch the assignment of startup areas 0 and 1 by rewriting the startup area selection bit (the FAW.BTFLG bit) with the configuration setting command. Afterwards, the program is started up from startup area 1 after a reset.

Figure 60.26 Concept of Protection of the Startup Program




Figure 60.27 Example 1 of Transitions for Startup Program Protection Settings




Figure 60.28 Example 2 of Transitions for Startup Program Protection Settings




Figure 60.29 Example of Flowchart for Selecting Startup Area

60.10.4 Protection by Area Protection

Issuing an FACI command that programs or erases the area set outside the access window leads to the command-locked state. The access window is valid only in the user area of the code flash memory. The access window is valid in self-programming mode or serial programming mode.
The access window can be set in block units.
Figure 60.30 shows the Area Protection Overview.





Figure 60.30 Area Protection Overview (When Blocks 4 to 6 are Set as the Access Window in Products with 4 Mbytes of Code Flash Memory)

60.10.5 Dual Bank Function

This protection uses the functions of bank mode switching and startup bank selection to update a program while a user program is running and to provide a safe method of updating in cases where programming is suspended during a reset.

60.10.5.1 Switching Bank Modes

The bank mode switching function selects either linear mode in which the user area in the code flash memory is used as one area, or dual mode in which the user area is divided into two bank areas. Figure 60.31 shows an example of flow of switching bank modes. A reset after setting the MDE.BANKMD[2:0] bits in the option setting memory determines the mode of the bank mode switching function. Selecting dual mode enables the startup bank selection function.
When dual mode is selected by bank mode switching function (the MDE.BANKMD[2:0] bits are 000b), start-up program protection function cannot be used.



Note 1. For products without setting of the option-setting memory, the MDE.BANKMD[2:0] bits are 111b.

Figure 60.31 Example of Flow of Switching Bank Modes (For Products with 4 Mbytes of Code Flash Memory)

60.10.5.2 Selecting the Startup Bank

Startup bank selection provides a way to safely update the program by selecting a bank area to be started in dual mode (when the MDE.BANKMD[2:0] bits are 000b) when programming is suspended during a reset. Figure 60.32 is a schematic view of startup bank selection and Figure 60.33 shows an example of the flow of startup bank selection. A reset after setting the value of the BANKSEL.BANKSWP[2:0] bits in the option-setting memory changes the addresses of banks 0 and 1 and booting up a program proceeds from the updated area. When the address is switched by using startup bank selection, the P/E target for the FACI commands is also switched. This function is invalid in linear mode.





Figure 60.32 Example of Startup Bank Selection (For Products with 4 Mbytes of Code Flash Memory)



Note 1. Set the inverse of the read value of the BANKSEL.BANKSWP[2:0] bits (000b or 111b).

Figure 60.33 Example of Startup Bank Selection Flow (For Products with 4 Mbytes of Code Flash Memory)

60.11 Boot Mode

There are three serial programming modes; the boot mode (for the SCI interface) with SCI, the boot mode (for the USB interface) with USB, and the boot mode (for the FINE interface) with FINE. Table 60.17 lists the I/O pins used in boot mode.

Table 60.17 I/O Pins Used in Boot Mode

Pin Name	I/O	Mode to be Used	Use
MD	Input	Boot mode (for the SCI interface) Boot mode (for the USB interface)	Selection of operating mode
PC7/UB	Input		Selection of boot mode (for the SCI interface) or boot mode (for the USB interface)
PF2/RXD1 (224- and 176-pin products) P30/RXD1 (145-, 144-, and 100-pin products)	Input	Boot mode (for the SCI interface)	For host communication (to receive data through SCI)
PF0/TXD1 (224- and 176-pin products) P26/TXD1 (145-, 144-, and 100-pin products)	Output		For host communication (to transmit data through SCI)
USB0_DP, USB0_DM	I/O	Boot mode (for the USB interface)	Data input/output of USB
P16/USB0_VBUS	Input		Detection of connection and disconnection of USB cables
P35/UPSEL	Input		Selection of USB bus-powered mode or self-powered mode
MD/FINED	I/O	Boot mode (for the FINE interface)	Selection of operating mode, FINE data I/O

60.11.1 Boot Mode (for the SCI Interface)

In boot mode (for the SCI interface), the host sends control commands and data for programming, and the flash memory is programmed or erased accordingly. An on-chip SCI handles transfer between the host and this MCU in asynchronous mode. Tools for transmission of control commands and the data for programming must be prepared in the host.
When this MCU is activated in boot mode (for the SCI interface), the program on the dedicated area the MCU is executed. The boot program automatically adjusts the bit rate of the SCI and controls programming/erasure by receiving control commands from the host.
Figure 60.34 shows the system configuration for operations in boot mode (for the SCI interface).




Figure 60.34 System Configuration for Operations in Boot Mode (for the SCI Interface)

60.11.2 Boot Mode (for the USB Interface)

In boot mode (with the USB interface), the flash memory can be programmed or erased by sending control commands and program data from the host. An on-chip USB is used for communications between the host and this MCU. The host requires tools for sending control commands and data for programming. Figure 60.35 shows the configuration of a system for use in boot mode (for the USB interface).




Figure 60.35 System Configuration in Boot Mode (for the USB Interface)

In boot mode (for the USB interface), self-powered mode or bus-powered mode is selected for operation. Release from the reset state while the low level is being applied to the MD and UPSEL pins and the high level is being applied to the UB pin selects self-powered mode. Release from the reset state while the low is being applied to the MD pin and the high level is being applied to the UB and UPSEL pins are high selects bus-powered mode.
Table 60.18 shows the enumeration information for each mode, and Table 60.19 shows the device class information.

Table 60.18 Enumeration Information

USB Specification	Ver.2.0 (Full-Speed)	
Maximum current	Self-powered mode (pins P35 and UPSEL = Low)	100 mA
	Bus-powered mode (pins P35 and UPSEL = High)	500 mA

Table 60.19 Device Class Information

Device Class	Communication Device Class (CDC)
Sub class	Abstract Control Model (ACM)

60.11.3 Boot Mode (FINE Interface)

The flash memory can be programmed and erased using the FINE in boot mode (FINE interface). The flash memory can be rewritten.

60.11.3.1 Operating Conditions in Boot Mode (FINE Interface)

FINE is used to communicate with the serial programmer in boot mode (FINE Interface).
Figure 60.36 shows an Example of Pin Connections in Boot Mode (FINE Interface). Table 60.20 lists Pin Handling in Boot Mode (FINE Interface).
The example of pin connections shown in Figure 60.36 is a simplified circuit. Operations are not guaranteed in all systems.




Figure 60.36 Example of Pin Connections in Boot Mode (FINE Interface)

Table 60.20 Pin Handling in Boot Mode (FINE Interface)

Pin Name	Name	I/O	Function
VCC, VSS	Power supply input	Input	Input 2.7 V or higher to the VCC pin. Input 0 V to the VSS pin.
VCL	Decoupling capacitor connect pin	—	Connect to the VSS pin via a 0.22-µF multilayer ceramic capacitor for stabilizing the internal voltage.
MD	Operating mode control/ data I/O	I/O	Connect the VCC pin via a resistor (pull up).
RES#	Reset input	Input	Reset pin. Connect to the reset circuit.

60.12 ID Code Protection on Connection of the On-Chip Debugger

This function is used to prohibit connection with the on-chip debugger (OCD). When an OCD is connected, the ID code of the OSIS register, which is written on the option-setting memory, is used for judging the ID codes.
The ID code sent from the OCD is judged if it matches the ID code in the OSIS register. If the codes match, connection with the OCD proceeds. If they do not match, the OCD cannot be connected.

60.13 ID Code Protection against Incorrect Serial Programming

This function is used to prohibit connection with the serial programmer. When a serial programmer is connected, the control and ID codes of the OSIS register, which are written on the option-setting memory, are used for judgment of the ID codes.
Control or ID codes sent from serial programmers are checked to see if they match the control or ID code in the OSIS register. If the codes match, connection to the serial programmer proceeds. If they do not match, connection with the serial programmer does not proceed. If the control code is 45h and the codes do not match three times in a row, all data in the flash memory are erased.*1

Note 1. When the FAW.FSPR bit is 0, data in the flash memory are not erased.

60.14 ROM Code Protection

ROM code protection is a function to prohibit reading from or programming/erasure to the flash memory when the parallel programmer is used.
For details, see section 7.2.10, ROM Code Protection Register (ROMCODE).

60.15 Boot Mode Communications Protocol

This section describes the communications protocol for use in boot mode. When developing a serial programmer, use this communications protocol to control it.

60.15.1 How to Start the Chip Up in Boot Mode

(1) How to Start the Chip Up in Boot Mode (for the SCI Interface)

The chip starts up in boot mode (for the SCI interface) if both the MD and UB pins are at the low level on release from the reset state (i.e. when the level on the RES# pin changes from low to high). A waiting time of at least 400 ms is required while the RES# pin is held at the high level after the chip starts up in boot mode (for the SCI interface) until communications with the MCU can proceed.
Figure 60.37 shows the states of pins up to communications (through the SCI interface) in boot mode becoming possible.




Figure 60.37 States of Pins Up to Communications (through the SCI Interface) in Boot Mode Becoming Possible

(2) How to Start the Chip Up in Boot Mode (for the USB Interface)

The chip starts up in boot mode (for the USB interface) if the MD pin is at the low level and UB pin is at the high level on release from the reset state (i.e. when the level on the RES# pin changes from low to high).

60.15.2 State Transitions in Boot Mode

60.15.2.1 State Transitions in Boot Mode (for the SCI Interface)

Figure 60.38 shows a flowchart for transition to boot mode (with the SCI interface).




Figure 60.38 Flowchart for Transition to Boot Mode (with SCI Interface)

(1) Matching the bit rates

When this MCU is activated in boot mode, the bit rate of the SCI is automatically adjusted to match that of the host. On completion of this automatic bit rate adjustment, this MCU transmits the value 00h to the host. On subsequent correct reception of the value 55h sent from the host, this MCU enters the communications establishment phase. For details on matching of the bit rates, see section 60.15.3, Automatic Adjustment of the Bit Rate.

(2) Communications establishment phase

The device, endian, frequency, and bit rate are selected in this phase. The ID code from the serial programmer is judged in this phase to see if protection should be applied. For the commands to use in the communications establishment phase, see section 60.15.5, Communications Establishment Phase.

(a) Waiting for a device type acquisition command

In this state, the MCU is waiting for a device type acquisition command to be sent from the host. When it receives a device type acquisition command, the state shifts to waiting for an endian notification command. For details of the device type acquisition command, see section 60.15.9, Device Type Acquisition Command.

(b) Waiting for an endian notification command

In this state, the MCU is waiting for an endian notification command to be sent from the host. When it receives an endian notification command, the state shifts to waiting for a frequency setting command. For details of the endian notification command, see section 60.15.10, Endian Notification Command.

(c) Waiting for a frequency setting command

In this state, the MCU is waiting for a frequency setting command to be sent from the host. When it receives a frequency setting command, the state shifts to waiting for a bit-rate setting command. For details of the frequency setting command, see section 60.15.11, Frequency Setting Command.

(d) Waiting for a bit-rate setting command

In this state, the MCU is waiting for a bit-rate setting command to be sent from the host. When it receives a bit-rate setting command, the state shifts to waiting for a synchronization command. For details of the bit-rate setting command, see section 60.15.12, Bit-Rate Setting Command.

(e) Waiting for a synchronization command

In this state, the MCU is waiting for a synchronization command to be sent from the host. When it receives a synchronization command, it transitions to the waiting state of the serial programming ID code check command. If the MCU has been set to prohibit the connection of a serial programmer, this MCU transmits an error code to indicate that connecting a serial programmer is prohibited and remains in the state of waiting for a synchronization command. For details of the synchronization command, see section 60.15.13, Synchronization Command.

(f) Waiting for a serial programming ID code check command

Wait for the serial programming ID code check command to be sent from the host. The control code or ID code that was sent is compared with the control code or ID code in the OSIS register. The device enters the command waiting phase if they match. If they do not match, the next transition is back to the state of waiting for a serial programming ID code check command.
If the control code is 45h and the codes do not match three times in a row, all data in the flash memory are erased.*1
For details of the ID code check command, see section 60.15.15, Serial Programming ID Code Check Command.

Note 1. When the FAW.FSPR bit is 0, the blocks in those areas are not erased.

(g) Waiting for a serial programming ID code check command (after erasure)

After all blocks in the flash memory are erased, reboot the MCU in boot mode.

(3) Phase of waiting for commands

In this state, programming and erasure proceed in accord with commands from the host. For details of the commands that can be issued in the command waiting phase, see section 60.15.6, Command Waiting Phase.

60.15.2.2 State Transitions in Boot Mode (for the USB Interface)

Figure 60.39 shows a flowchart for transition to boot mode (with the USB interface).




Figure 60.39 Flowchart for Transition to Boot Mode (with USB Interface)

(1) Initial Communications

Enumeration starts when this MCU is activated in boot mode (with the USB interface).
Once the process of enumeration between the host and this MCU is completed, send the value 00h from the host to this MCU three times.
This MCU ignores transmission of the value 00h from the host from the fourth time and onward.
This MCU returns 00h to the host when receiving the value 00h three times. On subsequent correct reception of the value 55h sent from the host, this MCU enters the communications establishment phase.




Figure 60.40 Initial Communications Between the Host and This MCU

(2) Communications establishment phase

The device, endian, frequency, and bit rate are selected in this phase. In this phase, protection of ID codes for the serial programmer is judged. For the commands to use in the communications establishment phase, see section 60.15.5, Communications Establishment Phase.

(a) Waiting for a device type acquisition command

In this state, the MCU is waiting for a device type acquisition command to be sent from the host. When it receives a device type acquisition command, the state shifts to waiting for an endian notification command. For details of the device type acquisition command, see section 60.15.9, Device Type Acquisition Command.

(b) Waiting for an endian notification command

In this state, the MCU is waiting for an endian notification command to be sent from the host. When it receives an endian notification command, the state shifts to waiting for a frequency setting command. For details of the endian notification command, see section 60.15.10, Endian Notification Command.

(c) Waiting for a frequency setting command

In this state, the MCU is waiting for a frequency setting command to be sent from the host. When it receives a frequency setting command, the state shifts to waiting for a bit-rate setting command. For details of the frequency setting command, see section 60.15.11, Frequency Setting Command.

(d) Waiting for a bit-rate setting command

In this state, the MCU is waiting for a bit-rate setting command to be sent from the host. When it receives a bit-rate setting command, the state shifts to waiting for a synchronization command. For details of the bit-rate setting command, see section 60.15.12, Bit-Rate Setting Command.

(e) Waiting for a synchronization command

In this state, the MCU is waiting for a synchronization command to be sent from the host. When it receives a synchronization command, it transitions to the waiting state of the serial programming ID code check command. If the MCU has been set to prohibit the connection of a serial programmer, this MCU transmits an error code to indicate that connecting a serial programmer is prohibited and remains in the state of waiting for a synchronization command. For details of the synchronization command, see section 60.15.13, Synchronization Command.

(f) Waiting for a serial programming ID code check command

In this state, the MCU is waiting for a serial programming ID code check command to be sent from the host. The control code or ID code that was sent is compared with the control code or ID code in the OSIS register. The device enters the command waiting phase if they match. If they do not match, the next transition is back to the state of waiting for a serial programming ID code check command.
If the control code is 45h and the codes do not match three times in a row, all data in the flash memory are erased.*1
For details of the ID code check command, see section 60.15.15, Serial Programming ID Code Check Command.

Note 1. When the FAW.FSPR bit is 0, the blocks in those areas are not erased.

(g) Waiting for a serial programming ID code check command (after erasure)

After all blocks in the flash memory are erased, reboot the MCU in boot mode.

(3) Phase of waiting for commands

In this state, programming and erasure proceed in accord with commands from the host. For details of the commands that can be issued in the command waiting phase, see section 60.15.6, Command Waiting Phase.

60.15.3 Automatic Adjustment of the Bit Rate

When this MCU is booted up in boot mode (for the SCI interface), asynchronous transfer by the SCI is used to measure the periods at low level of consecutive bytes with value 00h that are sent from the host. While the period at low level is being measured, set the host's SCI transfer format to 8-bit data, one stop bit, no parity, and a transfer rate of 9,600 bps. This MCU measures the periods at low level in the signal from the host, adjusts the bit rate of its SCI, and then sends the value 00h to the host.

If reception of the value 00h by the host is successful, the host responds by sending the value 55h to this MCU. If successful reception of 00h by the host is not possible, reboot this MCU in boot mode, and then repeat the process of automatically adjusting the bit rate. If reception of the value 55h by this MCU is successful, it responds by sending C2h to the host, and if successful reception of 55h by this MCU is not possible, it responds by sending FFh to the host.

If this MCU is started up in boot mode (USB interface), the bit rate is not automatically adjusted.




Figure 60.41 Transfer Format Used by SCI in Automatic Adjustment of Bit Rate




Figure 60.42 Sequence of Transfer between Host and This MCU

For the host's SCI bit rate, ensure that SCI communications proceed under the conditions given in Table 60.21.

Table 60.21 Conditions for Automatic Bit-Rate Adjustment

Bit Rate of SCI in Host
9,600 bps

60.15.4 Packet Format

(1) Command packet

The host sends commands to this MCU in the format below.

SOH	LNH	LNL	COM	Command information (variable length) (up to 255 bytes)	SUM	ETX

Symbol	Code	Description
SOH	01h	Start of a packet (1 byte)
LNH	—	Packet length (length of COM and the command information) (8 to 15 bits) (1 byte)
LNL	—	Packet length (length of COM and the command information) (0 to 7 bits) (1 byte)
COM	—	Command code (1 byte)
Command information	—	Command information (up to 255 bytes)
SUM*1	—	Two's complement of the sum of values of LNH, LNL, COM, and the command information (1 byte)
ETX	03h	End of a packet (1 byte)

Note 1. SUM indicates the 1 byte of data that produces 00h as the result of adding LNH, LNL, COM, the command information, and SUM itself.

(2) Status packet and data packet

Data transmission proceeds between the host and this MCU in the format below.

SOD	LNH	LNL	RES	Data (variable length) (up to 1024 bytes)	SUM	ETB or ETX

Symbol	Code	Description
SOD	81h	Start of a packet (1 byte)
LNH	—	Packet length (length of RES and the data) (8 to 15 bits) (1 byte)
LNL	—	Packet length (length of RES and the data) (0 to 7 bits) (1 byte)
RES	—	Response code (1 byte)
Data	—	Data (up to 1024 bytes)
SUM*1	—	Two's complement of the sum of values of LNH, LNL, RES, and the data (1 byte)
ETB	17h	End of a packet (1 byte)
ETX	03h	End of the last packet (1 byte)

Note 1. SUM indicates the 1 byte of data that produces 00h as the result of adding LNH, LNL, RES, the data, and SUM itself.

60.15.5 Communications Establishment Phase

Table 60.22 lists the commands available in the commands establishment phase.
The synchronization command and ID authentication mode acquisition command can also be used in the command waiting phase.

Table 60.22 Commands Available in the Communications Establishment Phase

Command Name	Function
Device type acquisition	Transmits the oscillation frequency and CPU operating frequency (in Hz) supported by boot mode to the host.
Endian notification	Indicates whether big-endian or little-endian is to be used.
Frequency setting	Sets the values of the oscillation frequency and CPU operating frequency (in Hz).
Bit-rate setting	Changes the bit rate.
Synchronization	This command is used in processing for communications synchronization. It is also used when confirming whether the MCU can accept commands.
ID authentication mode acquisition	This command sends the enabled state of ID code protection for serial programmers to the host.
Serial programming ID code check	Determines whether the control code and ID code written in the option-setting memory matches the control code and ID code sent by the host.

In the communications establishment phase, send commands from the host in the order of the device type acquisition, endian notification, frequency setting, bit-rate setting, and synchronization commands according to the responses to commands. Send the ID authentication mode acquisition or serial programming ID code check command following the synchronization command.
If commands are issued in an incorrect order or other commands are issued, this MCU returns a response indicating a flow error.

60.15.6 Command Waiting Phase

Table 60.23 lists the commands available in the command waiting phase.
The synchronization command and ID authentication mode acquisition command can also be used in the communications establishment phase.

Table 60.23 Commands Available in the Command Waiting Phase

Command Name	Function
Synchronization	See Table 60.22.
Blank check	Check that a selected area is blank.
Block erase	Erases a selected single block.
Area erasure	Erases the specified area.
Programming	Programs the selected area.
Read	Reads data from a selected area.
ID authentication mode acquisition	See Table 60.22.
Simple addition checksum	Calculates the sum of values in a selected area.
Configuration clearing	Erases the set value of the option-setting memory and the TM target areas.
Configuration programming	Programs the set value in the option-setting memory.
Configuration reading	Reads the set value of the option-setting memory.
Acquisition of the number of the area information	Obtains the number of area information of the flash memory.
Acquisition of the area information	Obtains the area information of the flash memory.

If the host has sent an undefined command, this MCU returns a response indicating an error in the form of a non-supported command.

60.15.7 Command Transfer Sequence

Though the sequence of transfer differs from command to command, common transfer sequences are used for the commands that only make settings for this MCU and for the commands that obtain information on the settings in this MCU. However, as the contents of the command packet, status packet, and data packet differ for each command, see the sections on the individual commands for details.

(1) Common transfer sequence for the commands that only make settings




Figure 60.43 Common Transfer Sequence for the Commands that Only Make Settings

(2) Common transfer sequence for the commands that obtain information on settings




Figure 60.44 Common Transfer Sequence for the Commands that Obtain Information on Settings

Table 60.24 Common Transfer Sequence

Command Name	Common Transfer Sequence Type
Device type acquisition	Command that obtains information on settings
Endian notification	Command that only makes a setting
Frequency setting	Command that obtains information on settings
Bit rate setting	Not in a common transfer sequence
Synchronization	Command that only makes a setting
ID authentication mode acquisition	Command that obtains information on settings
Serial programming ID code check	Command that only makes a setting
Blank check	Command that only makes a setting
Block erase	Command that only makes a setting
Area erasure	Command that only makes a setting
Programming	Not in a common transfer sequence
Read	Not in a common transfer sequence
Simple addition checksum	Command that obtains information on settings
Configuration clearing	Command that only makes a setting
Configuration programming	Not in a common transfer sequence
Configuration reading	Command that obtains information on settings
Acquisition of the number of the area information	Command that obtains information on settings
Acquisition of the area information	Command that obtains information on settings

For the command transfer sequences that are not in a common transfer sequence, see the sections on the individual commands.

60.15.8 Non-supported Commands

When this MCU receives an undefined command packet, it returns an unsupported error (C0h) and enters the command waiting state.

(1) Command packet structure

SOH	LNH	LNL	COM	SUM	ETX

SOH: 01h
LNH: Packet length (8 to 15 bits)
LNL: Packet length (0 to 7 bits)
COM: Command code*1
SUM: Sum of values
ETX: 03h

Note 1. Command code other than those specified in Table 60.23.

(2) Status packet structure

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 80h | COM (command code)
ERR: Error code
C0h (“non-supported” error)
C1h (packet error)
C2h (checksum error)
C3h (flow error)
SUM: Sum of values
ETX: 03h

60.15.9 Device Type Acquisition Command

This command is used to make the MCU send the input frequency and system clock frequency (in Hz) supported by boot mode (for the SCI interface).
This command can only be accepted in the communications establishment phase.

(1) Command packet structure

SOH	LNH	LNL	COM	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 01h
COM: 38h
SUM: C7h
ETX: 03h

(2) Data packet structure

SOD	LNH	LNL	RES	TYP	OSA	OSI	CPA	CPI	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 19h
RES: 38h (OK)
TYP: Type code (8 bytes)*1
OSA: Maximum input frequency (4 bytes)
OSI: Minimum input frequency (4 bytes)
CPA: Maximum system clock frequency (4 bytes)
CPI: Minimum system clock frequency (4 bytes)
SUM: Sum of values
ETX: 03h

An example of the values sent is given below.

Maximum input frequency = 16,000,000 Hz
- OSA (1st byte): 00h
- OSA (2nd byte): F4h
- OSA (3rd byte): 24h
- OSA (4th byte): 00h

Minimum input frequency = 16,000,000 Hz
- OSI (1st byte): 00h
- OSI (2nd byte): F4h
- OSI (3rd byte): 24h
- OSI (4th byte): 00h

Maximum system clock (ICLK) = 120,000,000 Hz
- CPA (1st byte): 07h
- CPA (2nd byte): 27h
- CPA (3rd byte): 0Eh
- CPA (4th byte): 00h

Minimum system clock: (ICLK) = 120,000,000 Hz
- CPI (1st byte): 07h
- CPI (2nd byte): 27h
- CPI (3rd byte): 0Eh
- CPI (4th byte): 00h

In boot mode (for the USB interface), transfer is at the input frequency when the value of OSA or OSI is in use (20 MHz or 24 MHz).

Note 1. Reserved data

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 38h (OK)
SUM: C7h
ETX: 03h

(4) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: B8h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: B8h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.10 Endian Notification Command

This command is used to inform the MCU of the endian (big or little).
Specify either endian as the endian information according to the data to be programmed.
This command can only be accepted in the communications establishment phase.

(1) Command packet structure

SOH	LNH	LNL	COM	END	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 02h
COM: 36h
END: Endian information
00h (big-endian)
01h (little-endian)
SUM: Sum of values
ETX: 03h

(2) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 36h (OK)
SUM: C9h
ETX: 03h

(3) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: B6h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D7h (endian error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.11 Frequency Setting Command

This command is used to set the values of oscillation frequency and CPU operating frequency (in Hz).
In boot mode (for the SCI or FINE interface), the HOCO runs at 16 MHz and the ICLK runs at 120 MHz, so set the input frequency to 16 MHz and the system clock frequency to 120 MHz. Additionally, in boot mode (for the SCI or FINE interface), the FCLK and PCLKB run at 60 MHz, so the MCU returns the hexadecimal value corresponding to 60,000,000 to indicate the frequency of the peripheral module clock.
In boot mode (for the USB interface), the input frequency in use is 20 MHz or 24 MHz and the ICLK runs at 120 MHz, so set the input frequency to 20 MHz or 24 MHz and the system clock frequency to 120 MHz. Additionally, in boot mode (for the USB interface), the FCLK runs at 60 MHz and the UCLK runs at 48 MHz, so the MCU returns the hexadecimal value corresponding to 48,000,000 to indicate the frequency of the peripheral module clock.
This command can only be accepted in the communications establishment phase.

(1) Command packet structure

SOH	LNH	LNL	COM	OC1	OC2	OC3	OC4	CC1	CC2	CC3	CC4	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 09h
COM: 32h
OC1: Input frequency
OC2: Input frequency
OC3: Input frequency
OC4: Input frequency
CC1: System clock frequency
CC2: System clock frequency
CC3: System clock frequency
CC4: System clock frequency
SUM: Sum of values
ETX: 03h

Ex. When the input frequency is 16,000,000 Hz and the system clock frequency is 120,000,000 Hz, send the values as below.

OC1: 00h	CC1: 07h
OC2: F4h	CC2: 27h
OC3: 24h	CC3: 0Eh
OC4: 00h	CC4: 00h

(2) Data packet structure

SOD	LNH	LNL	RES	FQ1	FQ2	FQ3	FQ4	PF1	PF2	PF3	PF4	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 09h
RES: 32h
FQ1: System clock frequency
FQ2: System clock frequency
FQ3: System clock frequency
FQ4: System clock frequency
PF1: Peripheral clock frequency
PF2: Peripheral clock frequency
PF3: Peripheral clock frequency
PF4: Peripheral clock frequency
SUM: Sum of values
ETX: 03h

Ex. An example of the values sent is given below.
System clock frequency = 120,000,000 Hz
Peripheral clock frequency = 60,000,000 Hz

FQ1: 07h	PF1: 03h
FQ2: 27h	PF2: 93h
FQ3: 0Eh	PF3: 87h
FQ4: 00h	PF4: 00h

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 32h (OK)
SUM: CDh
ETX: 03h

(4) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: B2h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D1h (input frequency error)
D2h (system clock (ICLK) frequency error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.12 Bit-Rate Setting Command

This command is used to change the bit rate after receiving bit rate data (in bps).
If an error occurs, the bit rate is not changed.
This command can only be accepted in the communications establishment phase.
In boot mode (for the USB or FINE interface), the bit rate is not changed. The bit rate should be any desired value.

(1) Procedure




Figure 60.45 Bit-Rate Setting Command Transfer Sequence

(2) Command packet structure

SOH	LNH	LNL	COM	BR1	BR2	BR3	BR4	SUM	ETX

When the bit rate is 2,000,000 bps, send the values as below.
BR1: 00h
BR2: 1Eh
BR3: 84h
BR4: 80h

SOH: 01h
LNH: 00h
LNL: 05h
COM: 34h
BR1: Bit rate
BR2: Bit rate
BR3: Bit rate
BR4: Bit rate
SUM: Sum of values
ETX: 03h

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 34h (OK)
SUM: CBh
ETX: 03h

(4) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: B4h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D4h (bit rate error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.13 Synchronization Command

This command is used in processing to synchronize communications.
It is also used when checking whether the MCU is ready to accept commands. If a serial programmer connection is prohibited, a serial programmer connection prohibition error is returned.
This command can be accepted in both the communications establishment and command waiting phases.

(1) Command packet structure

SOH	LNH	LNL	COM	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 01h
COM: 00h
SUM: FFh
ETX: 03h

(2) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 00h (OK)
SUM: FFh
ETX: 03h

(3) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 80h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
DCh (serial programmer connection prohibition error)
SUM: Sum of values
ETX: 03h

60.15.14 ID Authentication Mode Acquisition Command

This command sends the enabled state of ID code protection for serial programmers to the host.
This command can be accepted in both the communications establishment and command waiting phases.

(1) Command packet structure

SOH	LNH	LNL	COM	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 01h
COM: 2Ch
SUM: D3h
ETX: 03h

(2) Data packet structure

SOD	LNH	LNL	RES	MOD	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 2Ch (OK)
MOD: ID authentication information (1 byte)
00h (ID code protection for a serial programmer is enabled)
SUM: Sum of values
ETX: 03h

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 2Ch (OK)
SUM: D3h
ETX: 03h

(4) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: ACh (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: ACh (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.15 Serial Programming ID Code Check Command

This command sends the result when the control and ID codes set in the OSIS register match those received from the host.

This command can be accepted in the communications establishment phase. When ID code protection for a serial programmer is enabled, the MCU does not enter the command waiting phase unless processing in response to this command ends normally.

If the control code is 45h, the codes do not match three times in a row, all data in the flash memory are erased.*1

Note 1. When the FAW.FSPR bit is 0, data in the flash memory are not erased.

(1) Command packet structure

SOH	LNH	LNL	COM	IDC	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 11h
COM: 30h
IDC: Control code and ID code (16 bytes)*1
SUM: Sum of values
ETX: 03h

Note 1. Send the values as below.
<ID code>
ID = 128'h0F0E0D0C0B0A09080706050403020100
(Control code: 00h, ID code 2: 01h, ID code 3: 02h, ... , ID code 16: 0Fh)
<Data for transmission>

1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	…
00h	01h	02h	03h	04h	05h	06h	07h	…

(2) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 30h (OK)
SUM: CFh
ETX: 03h

(3) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: B0h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
DBh (ID code mismatch error)
E1h (Error of erasure)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.16 Blank Check Command

This command checks whether the specified area is blank.
Specify addresses aligned with 128-byte boundaries for the code flash memory and with 4-byte boundaries for the data flash memory. The option-setting memory cannot be specified. When trusted memory (TM) is enabled, an error occurs if the area for blank-checking include any part of the area being handled as TM.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	SHH	SHL	SLH	SLL	EHH	EHL	ELH	ELL	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 09h
COM: 10h
SHH: Blank check start address (24 to 31 bits)
SHL: Blank check start address (16 to 23 bits)
SLH: Blank check start address (8 to 15 bits)
SLL: Blank check start address (0 to 7 bits)
EHH: Blank check end address (24 to 31 bits)
EHL: Blank check end address (16 to 23 bits)
ELH: Blank check end address (8 to 15 bits)
ELL: Blank check end address (0 to 7 bits)
SUM: Sum of values
ETX: 03h

(2) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 10h (OK)
SUM: EFh
ETX: 03h

(3) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 90h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D0h (address error)
E0h (non-blank error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.17 Block Erase Command

This command is used to erase a specified single block.
Specify the block for erasure as the first address in the block.
When the TM function is enabled, blocks targeted for TM area cannot be erased. The option-setting memory cannot be erased.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	SHH	SHL	SLH	SLL	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 05h
COM: 12h
SHH: First address in the block for erasure (24 to 31 bits)
SHL: First address in the block for erasure (16 to 23 bits)
SLH: First address in the block for erasure (8 to 15 bits)
SLL: First address in the block for erasure (0 to 7 bits)
SUM: Sum of values
ETX: 03h

(2) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 12h (OK)
SUM: EDh
ETX: 03h

(3) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 92h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D0h (address error)
DAh (protection error)
E1h (erase error)
E7h (flash sequencer error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.18 Area Erase Command

The area erase command erases the specified area successively, block by block, in ascending order of addresses.
The target area can be selected from the code flash memory or data flash memory.
When the TM function is enabled, blocks other than those being handled as TM are erased.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	ARE	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 02h
COM: 50h
ARE: Area
00h (code flash memory)
20h (data flash memory)
SUM: Sum of values
ETX: 03h

(2) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 50h (OK)
SUM: AFh
ETX: 03h

(3) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	SUM	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D0h (Error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D5h (area error)
DAh (protection error)
E1h (erase error)
E7h (flash sequencer error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.19 Programming Command

This command sets up the MCU for data to be programmed to its flash memory and specifies the area where the data are to be programmed.
Specify the data length in 128-byte units for the code flash memory and 4-byte units for the data flash memory. In addition, the program start address must be specified in 128-byte aligned for the code flash memory and 4-byte aligned for data flash memory. When the TM function is enabled, areas including the TM target area cannot be programmed.
This command can only be accepted in the command waiting phase.

(1) Procedure




Figure 60.46 Programming Command Transfer Sequence

(2) Command packet structure

SOH	LNH	LNL	COM	SHH	SHL	SLH	SLL	EHH	EHL	ELH	ELL	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 09h
COM: 13h
SHH: Program start address (24 to 31 bits)
SHL: Program start address (16 to 23 bits)
SLH: Program start address (8 to 15 bits)
SLL: Program start address (0 to 7 bits)
EHH: Program end address (24 to 31 bits)
EHL: Program end address (16 to 23 bits)
ELH: Program end address (8 to 15 bits)
ELL: Program end address (0 to 7 bits)
SUM: Sum of values
ETX: 03h

(3) Data packet structure

SOD	LNH	LNL	RES	Data	SUM	ETB or ETX

SOD: 81h
LNH: Data length + 1 (8 to 15 bits)
LNL: Data length + 1 (0 to 7 bits)
RES: 13h (OK)
Data: Program data
SUM: Sum of values
ETB: 17h
ETX: 03h

(4) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 13h (OK)
SUM: ECh
ETX: 03h

(5) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 93h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D0h (address error)
DAh (protection error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(6) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 93h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
E2h (program error)
E7h (flash sequencer error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.20 Read Command

This command is used to read data from the specified area in the flash memory and send it to the host.
The minimum unit for reading is 1 byte. When the TM target area is read while the TM function is enabled, 0 is read. The option-setting memory cannot be specified.
This command can only be accepted in the command waiting phase.

(1) Procedure




Figure 60.47 Read Command Transfer Sequence

(2) Command packet structure

SOH	LNH	LNL	COM	SHH	SHL	SLH	SLL	EHH	EHL	ELH	ELL	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 09h
COM: 15h
SHH: Read start address (24 to 31 bits)
SHL: Read start address (16 to 23 bits)
SLH: Read start address (8 to 15 bits)
SLL: Read start address (0 to 7 bits)
EHH: Read end address (24 to 31 bits)
EHL: Read end address (16 to 23 bits)
ELH: Read end address (8 to 15 bits)
ELL: Read end address (0 to 7 bits)
SUM: Sum of values
ETX: 03h

(3) Data packet structure

SOD	LNH	LNL	RES	Data	SUM	ETB	or	ETX

SOD: 81h
LNH: Data length + 1 (8 to 15 bits)
LNL: Data length + 1 (0 to 7 bits)
RES: 15h (OK)
Data: Read data
SUM: Sum of values
ETB: 17h
ETX: 03h

(4) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 15h (OK)
SUM: EAh
ETX: 03h

(5) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 95h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
D0h (address error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(6) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 95h (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.21 Configuration Clearing Command

This command is used to clear the option-setting memory (configuration setting area).
This command also erases the TM target areas. Therefore, when this command is in use, do not set the TM target areas outside the access window when setting an access window. The TM function is disabled after a reset.
While the FAW.FSPR bit is valid, a protection error occurs.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 01h
COM:1Ch
SUM: E3h
ETX: 03h

(2) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 1Ch (OK)
SUM: E3h
ETX: 03h

(3) Status packet structure, error occurrence

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: 9Ch (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
C3h (flow error)
DAh (protection error)
E0h (blank error)
E1h (erase error)
E2h (program error)
E7h (flash sequencer error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.22 Simple Addition Checksum Command

This command is used to calculate the sum of values in the specified area and send the result to the host. While the TM function is enabled, however, the values in the TM target areas are not included in the calculation.
The target area of this command can be selected from the code flash memory or data flash memory. Calculation is by simple addition. If the size of each area is less than 8×2^n Kbytes, the area range from the final address of each area to 8×2^n Kbyte area is supplemented by FFh. The initial value is 0 and the sum of values in the specified area is obtained by adding the values of all bytes. If this command is issued for the data flash memory that includes erased blocks, the result is undefined. When a simple addition checksum is to be executed for the data flash memory, make sure that data have been written throughout the specified area.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	ARE	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 02h
COM: 4Dh
ARE: Area information
- 00h (code flash memory)
- 20h (data flash memory)

SUM: Sum of values
ETX: 03h

(2) Data packet structure

SOD	LNH	LNL	RES	SD1	SD2	SD3	SD4	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 05h
RES: 4Dh (OK)
SD1: Sum of values
SD2: Sum of values
SD3: Sum of values
SD4: Sum of values
- If the sum of values is 01234567h, the settings are as follows.
- SD1 = 01h
- SD2 = 23h
- SD3 = 45h
- SD4 = 67h

SUM: Sum of values
ETX: 03h

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 4Dh (OK)
SUM: B2h
ETX: 03h

(4) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: CDh (error)
ERR: Error code
- C1h (packet error)
- C2h (checksum error)
- C3h (flow error)
- D5h (area error)

SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: CDh (error)
ERR: Error code
C1h (packet error)
C2h (checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.23 Configuration Programming Command

This command is used to receive data to be written to the option-setting memory and to program the data in the specified area.
Programming must be specified in the unit acquired by using the area information acquisition command.
This command can only be accepted in the command waiting phase.
Programming in the area including the FAW register while the FAW.FSPR bit is enabled leads to a protection error.
Once the FAW.FSPR bit has been enabled, the bit cannot be disabled.
For details of the FAW.FSPR bit, refer to section 7.2.9, Flash Access Window Setting Register (FAW) in section 7, Option-Setting Memory (OFSM).
Rewriting the SPCC.SPE bit while the connection of serial programmer is prohibited leads to normal termination, but programming does not proceed.
In addition, this MCU cannot be connected to a serial programmer at a reset while connection to a serial programmer is disabled.
Writing to the TMEF.TMEF[2:0] bits, TMINF register, and MDE.BANKMD[2:0] bits while the TMEF.TMEF[2:0] bits are 000b in linear mode leads to normal termination, but programming does not proceed.
Writing to the TMEF.TMEF[2:0] bits, TMINF register, and MDE.BANKMD[2:0] bits while the TMEF.TMEF[2:0] bits or the TMEF.TMEFDB[2:0] bits are 000b in dual mode leads to normal termination, but programming does not proceed.

(1) Procedure




Figure 60.48 Programming Command Transfer Sequence

(2) Command packet structure

SOH	LNH	LNL	COM	SHH	SHL	SLH	SLL	EHH	EHL	ELH	ELL	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 09h
COM:51h
SHH: Start address (24 to 31 bits)
SHL: Start address (16 to 23 bits)
SLH: Start address (8 to 15 bits)
SLL: Start address (0 to 7 bits)
EHH: End address (24 to 31 bits)
EHL: End address (16 to 23 bits)
ELH: End address (8 to 15 bits)
ELL: End address (0 to 7 bits)
SUM: Sum of values
ETX: 03h

(3) Data packet structure

SOD	LNH	LNL	RES	Data	SUM	ETB	or	ETX

SOD: 81h
LNH: Data length + 1 (8 to 15 bits)
LNL: Data length + 1 (0 to 7 bits)
RES: 51h (OK)
Data: Program data*1
SUM: Sum of values
ETB: 17h
ETX: 03h

Note 1. The data for programming must be sent from the host in order from that for the lowest address to that for the highest address.

<Write data>

Address	0h	1h	2h	3h	4h	5h	6h	7h	...
Data	00h	01h	02h	03h	04h	05h	06h	07h	...

<Program data>

1st byte	**2nd byte**	**3rd byte**	**4th byte**	**5th byte**	**6th byte**	**7th byte**	**8th byte**	**...**
00h	01h	02h	03h	04h	05h	06h	07h	...

(4) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 51h (OK)
SUM: AEh
ETX: 03h

(5) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D1h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
C3h (Flow error)
D0h (address error)
DAh (protection error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(6) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D1h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
E1h (Erase error)
E2h (Program error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.24 Configuration Reading Command

This command is used to read data from the area specified by the option-setting memory and to transmit the data to the host.

The minimum unit for reading is 4 bytes.

This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	SHH	SHL	SLH	SLL	EHH	EHL	ELH	ELL	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 09h
COM:52h
SHH: Start address (24 to 31 bits)
SHL: Start address (16 to 23 bits)
SLH: Start address (8 to 15 bits)
SLL: Start address (0 to 7 bits)
EHH: End address (24 to 31 bits)
EHL: End address (16 to 23 bits)
ELH: End address (8 to 15 bits)
ELL: End address (0 to 7 bits)
SUM: Sum of values
ETX: 03h

(2) Data packet structure

SOD	LNH	LNL	RES	Data	SUM	ETB or ETX

SOD: 81h
LNH: Data length + 1 (8 to 15 bits)
LNL: Data length + 1 (0 to 7 bits)
RES: 52h (OK)
Data: Read data*1
SUM: Sum of values
ETB: 17h
ETX: 03h

Note 1. The data is read in the order from the lower address to the higher address.

<Program data>

Address	0h	1h	2h	3h	4h	5h	6h	7h	...
Data	00h	01h	02h	03h	04h	05h	06h	07h	...

<Read data>

1st byte	**2nd byte**	**3rd byte**	**4th byte**	**5th byte**	**6th byte**	**7th byte**	**8th byte**	**...**
00h	01h	02h	03h	04h	05h	06h	07h	...

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 52h (OK)
SUM: ADh
ETX: 03h

(4) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D2h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
C3h (Flow error)
D0h (address error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D2h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.25 Acquisition of the Number of the Area Information Command

This command is used to transmit the number of area that the MCU has to the host.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 01h
COM:53h
SUM: ACh
ETX: 03h

(2) Data packet structure

SOD	LNH	LNL	RES	NOA	SUM	ETX

SOD: 81h
LNH:00h
LNL: 02h
RES: 53h (OK)
NOA: Number of area information (1 byte)
05h (in linear mode)
08h (in dual mode)
SUM: Sum of values
ETX: 03h

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 53h (OK)
SUM: ACh
ETX: 03h

(4) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D3h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
C3h (Flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D3h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.26 Area Information Acquisition Command

This command is used to transmit information of the specified area to the host.
The address of the erase command, programming command, or configuration program command must be specified according to the range and unit (alignment) returned by this command.
This command can only be accepted in the command waiting phase.

(1) Command packet structure

SOH	LNH	LNL	COM	NUM	SUM	ETX

SOH: 01h
LNH: 00h
LNL: 02h
COM:54h
NUM: Area number [0 to NOA-1]
SUM: C5h
ETX: 03h

(2) Data packet structure

SOD	LNH	LNL	RES	KOA	SAD	EAD	EAU	WAU	SUM	ETX

SOD: 81h
LNH:00h
LNL: 12h
RES: 54h (OK)
Kind of the area
KOA =
00h (code flash memory)
20h (data flash memory)
30h (option-setting memory)
40h (Trusted Memory disabled)
41h (Trusted Memory enabled)
SAD: Start address
EAD: End address
EAU: Erase access unit (alignment) [Byte]
WAU: Write access unit (alignment) [Byte]
SUM: Sum of values
ETX: 03h

Data packet in linear mode

NUM	KOA	SAD	EAD	EAU	WAU	Description
00h	00h	FFFF 0000h	FFFF FFFFh	0000 2000h	0000 0080h	Code flash memory blocks 0 to 7 (8-Kbyte block)
01h	00h	FFC0 0000h	FFFE FFFFh	0000 8000h	0000 0080h	Code flash memory blocks 8 to 133 (32-Kbyte block)
02h	20h	0010 0000h	0010 7FFFh	0000 0040h	0000 0004h	Data flash memory
03h	30h	FE7F 5D00h	FE7F 5D7Fh	0000 0080h	0000 0010h	Option-setting memory
04h	40h	FFFE 0000h	FFFE FFFFh	0000 8000h	0000 0080h	Trusted Memory blocks 8 and 9 disabled
	41h	FFFE 0000h	FFFE FFFFh	0000 8000h	0000 0080h	Trusted Memory blocks 8 and 9 enabled

Settings of the TMEF.TMEF[2:0] bits and TMEF.TMEFDB[2:0] bits and setting of KOA while NUM is 04h in linear mode

TMEF.TMEF[2:0] bits	TMEF.TMEFDB[2:0] bits	KOA while NUM is 04h
111b	Don't care	40h
000b	Don't care	41h

Data packet in dual mode

NUM	KOA	SAD	EAD	EAU	WAU	Description
00h	00h	FFFF 0000h	FFFF FFFFh	0000 2000h	0000 0080h	Code flash memory blocks 0 to 7 (8-Kbyte block)
01h	00h	FFE0 0000h	FFFE FFFFh	0000 8000h	0000 0080h	Code flash memory blocks 8 to 69 (32-Kbyte block)
02h	00h	FFDF 0000h	FFDF FFFFh	0000 2000h	0000 0080h	Code flash memory blocks 70 to 77 (8-Kbyte block)
03h	00h	FFC0 0000h	FFDE FFFFh	0000 8000h	0000 0080h	Code flash memory blocks 78 to 139 (32-Kbyte block)
04h	20h	0010 0000h	0010 7FFFh	0000 0040h	0000 0004h	Data flash memory
05h	30h	FE7F 5D00h	FE7F 5D7Fh	0000 0080h	0000 0010h	Option-setting memory
06h	40h	FFFE 0000h	FFFE FFFFh	0000 8000h	0000 0080h	Trusted Memory blocks 8 and 9 disabled
	41h	FFFE 0000h	FFFE FFFFh	0000 8000h	0000 0080h	Trusted Memory blocks 8 and 9 enabled
07h	40h	FFDE 0000h	FFDE FFFFh	0000 8000h	0000 0080h	Trusted Memory blocks 78 and 79 disabled
	41h	FFDE 0000h	FFDE FFFFh	0000 8000h	0000 0080h	Trusted Memory blocks 78 and 79 enabled

Settings of the TMEF.TMEF[2:0] bits and TMEF.TMEFDB[2:0] bits and setting of KOA while NUM is 06h or 07h in dual mode

TMEF.TMEF[2:0] bits	TMEF.TMEFDB[2:0] bits	KOA while NUM is 06h or 07h
111b	111b	40h
000b	000b	41h

(3) Status packet structure, normal termination

SOD	LNH	LNL	RES	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 01h
RES: 54h (OK)
SUM: ABh
ETX: 03h

(4) Status packet structure, error occurrence 1

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D4h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
C3h (Flow error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

(5) Status packet structure, error occurrence 2

SOD	LNH	LNL	RES	ERR	SUM	ETX

SOD: 81h
LNH: 00h
LNL: 02h
RES: D4h (Error)
ERR: Error code
C1h (Packet error)
C2h (Checksum error)
SUM: Sum of values
ETX: 03h

After the error code is returned, the chip returns to the command waiting state.

60.15.27 Usage Example

(1) Example of the Procedure for Reprogramming

Figure 60.49 shows an example of the procedure for reprogramming. Figure 60.50 shows an example of the method of changing to dual mode.




Figure 60.49 Example of Reprogramming Procedure




Figure 60.50 Rewriting when Switching Between Different Modes (from Linear to Dual)

60.16 Using the Serial Programmer for Rewriting

A dedicated serial programmer can be used to rewrite flash memory in boot mode.

(1) Serial Programming

A serial programmer can program this MCU by providing a connector to the board while the MCU is implemented to the board that the user will use.

60.16.1 Environments for Serial Programming

The recommended environments for rewriting the flash memory of the MCU with data are described below.




Figure 60.51 Environments for Rewriting the Flash Memory

Note: For details of the serial programmers, refer to the manual of each serial programmer; for details of the Renesas Flash Programmer flash programming software, refer to the Renesas Flash Programmer Flash Programming Software User's Manual.

60.17 Programming through Self-Programming

60.17.1 Overview

This MCU supports programming of the flash memory by the user program itself. The FACI commands can be used with user programs for writing to the flash memory. This allows upgrading of user programs and rewriting of constant data fields.
The BGO can be used for rewriting to the data area. The program for rewriting must be transferred to the internal RAM or external memory in advance when the BGO is disabled.




Figure 60.52 Schematic View of Self-Programming

60.17.2 Background Operation

The BGO is can be used to execute the flash rewrite routine on the code flash memory when the data flash memory or other area of code flash memory is rewritten.
Background operations can be used when the combination of the flash memory for rewriting and the flash memory for reading is any of those listed below.

Table 60.25 Conditions under which Background Operation is Usable

		Range for Rewriting	Range for Reading
Common to linear and dual modes		Data flash memory	Code flash memory
Linear mode	Products with 4 Mbytes of code flash memory	First half (2 Mbytes) of the code flash memory (addresses FFC0 0000h to FFDF FFFFh)	Second half (2 Mbytes) of the code flash memory (addresses FFE0 0000h to FFFF FFFFh) Data flash memory
		Second half (2 Mbytes) of the code flash memory (addresses FFE0 0000h to FFFF FFFFh)	First half (2 Mbytes) of the code flash memory (addresses FFC0 0000h to FFDF FFFFh) Data flash memory
	Products with 2 Mbytes of code flash memory	First half (1.0 Mbyte) of the code flash memory (addresses FFE0 0000h to FFEF FFFFh)	Second half (1.0 Mbyte) of the code flash memory (addresses FFF0 0000h to FFFF FFFFh) Data flash memory
		Second half (1.0 Mbyte) of the code flash memory (addresses FFF0 0000h to FFFF FFFFh)	First half (1.0 Mbyte) of the code flash memory (addresses FFE0 0000h to FFEF FFFFh) Data flash memory
Dual mode	When the BANKSEL.BANKSWP[2:0] bits are 111b:	Bank 1 area of the code flash memory	Bank 0 area of the code flash memory Data flash memory
	When the BANKSEL.BANKSWP[2:0] bits are 000b:	Bank 0 area of the code flash memory	Bank 1 area of the code flash memory Data flash memory

60.18 Reading Flash Memory

60.18.1 Reading Code Flash Memory

Special settings are not required to read code flash memory after release from the reset state. Data can simply be read out through access to addresses in the code flash memory.
When reading code flash memory that has been erased but not yet been programming again (i.e. that is in the non-programmed state), all bits are read as 1.

60.18.2 Reading Data Flash Memory

Special settings are not required to read data flash memory after release from the reset state. Data can simply be read out through access to addresses in the data flash memory.
Values read from data flash memory that has been erased but not yet been programming again (i.e. that is in the non-programmed state) are undefined. Use blank checking when you need to confirm that an area is in the non-programmed state.

60.19 Trusted Memory

This MCU has a trusted memory (hereafter called TM) facility to prevent the reading of blocks 8 and 9 and blocks 78 and 79 (in dual mode) in the code flash memory by third party software. When set as trusted memory, these areas are suitable for storing software that handles processing for encryption algorithms, device control software that is associated with proprietary or confidential know-how, purchased middleware, and so on.
Table 60.26 lists the specifications of the TM function, Table 60.27 lists access restrictions within the TM target area when the TM function is enabled, and Figure 60.53 shows the cases where the CPU is able to operate in relation to the TM target area.

Table 60.26 TM Specifications

Item	Description
TM target area	Linear mode: Blocks 8 and 9 in the code flash memory (64 Kbytes in total) Dual mode: Blocks 8 and 9 in the code flash memory (64 Kbytes in total) and blocks 78 and 79 (64 Kbytes in total)
Access restrictions when TM is enabled	See Table 60.27, Restrictions on Access to the TM Area while the TM function is Enabled.
How to run program code when the TM function is enabled	When the TM function is enabled, starting to run program code in an area being handled as TM is only possible with a branch instruction from program code outside the areas being handled as TM.
Interrupt processing during the execution of program code in an area being handled as TM while the TM function is enabled	Both the acceptance of requests for interrupt processing and return from interrupt processing are possible.
Security function	Enabling the TM function restricts access to program code in the areas for handling as TM to instruction fetching only
Protection functions	• Restrictions on data access to the TM target area when the TM function is enabled*1 • Once enabled, the TM function prevents its own disabling until the areas being handled as TM are erased. • Once enabled, the TM function prevents further writing to the areas being handled as TM.

Note 1. Access to data in operations that include the borders of the TM areas is also not allowed.

Table 60.27 Restrictions on Access to the TM Area while the TM function is Enabled

Type of Access	CPU	DMAC/DTC/EXDMAC/ Extended bus master
Instruction fetching	Yes	—
Access to data	No*1	No

Note: The same restrictions apply to on-chip debuggers as to the DMAC in the table above. For the operation of the OCD you are using in relation to the TM area, see the manual of the given OCD.
Note 1. Place data to which access will be required in areas other than the TM areas.




Figure 60.53 Cases where CPU is Allowed to Operate in Relation to the TM Area when the TM Function is Enabled

60.19.1 Allocating Program Code to the TM Area

When the TM function is enabled, implement countermeasures in the form of software for the TM area as required as further measures to prevent the running of programs for access to consecutive addresses in the TM areas from areas outside the TM areas.

60.19.2 How to Enable the TM Function

60.19.2.1 By Self-Programming

After writing to blocks 8 and 9 of the code flash memory, i.e. the TM target areas (after programming blocks 8, 9, 78, and 79 in dual mode), use the configuration setting command of the FACI to enable the TM function.

Figure 60.54 is a flowchart of the procedure for enabling the TM function by self-programming.




Figure 60.54 Flowchart for Enabling the TM Function by Self-Programming

60.19.2.2 By Using Boot Mode

In boot mode, use the configuration program command among the boot commands to enable the TM function after writing to blocks 8 and 9 of the code flash memory (or after writing to blocks 8, 9, 78, and 79 in dual mode).
For the configuration program command among the boot commands, see section 60.15.23, Configuration Programming Command.
Figure 60.55 is a flowchart of enabling the TM function in boot mode.





Figure 60.55 Flowchart for Enabling the TM Function by Using Boot Mode

60.19.3 How to Disable the TM function

The TM function cannot be disabled unless the TM target areas are first erased with the configuration clearing command. Do not use the configuration clearing command for this purpose unless the TM function is to be disabled.
Figure 60.56 is a flowchart of disabling the TM function in boot mode.



Note 1. The TM target area and the option-setting memory are erased by issuing the configuration clearing command.

Figure 60.56 Flowchart for Disabling the TM Function in Boot Mode

60.19.4 Notes on Enabling the TM function

60.19.4.1 Protection against Access to the TM Areas

While the TM function is enabled, the only type of access to the TM areas is instruction fetching by the CPU, so do not allocate data to the TM areas.
If the CPU, DMAC, DTC, EXDMAC, or extended bus master, or OCD attempt access to data in the TM areas while the TM function is enabled, values are always read as 0 instead of the actual values.

60.19.4.2 Further Writing to the TM Areas

Further writing to the TM areas is not allowed as long as the TM function is enabled.
If you do need to write further data, follow the procedure described in section 60.19.3, How to Disable the TM function, to disable the TM function, write the modified or extended data to blocks 8 and 9 of the code flash memory (blocks 8, 9, 78, and 79 in dual mode), and then follow the procedure described in section 60.19.2, How to Enable the TM Function, to enable the TM function.

60.19.4.3 Executing the Configuration Clearing Command

Follow the procedure in section 60.19.3, How to Disable the TM function, before issuing the configuration clearing command.

60.19.4.4 When the MPU Setting is for Access to the TM Areas

When the TM function is enabled, even if the MPU is set to allow access to the TM target areas, the TM function takes priority.

60.19.4.5 FACI Block Erase Command for the TM Areas

There are no special restrictions on block erasure of the TM areas with the FACI block erase command. Accordingly, since each area corresponds to an erase block, the areas can be erased by issuing the block erase command.

60.19.4.6 Conditions for Correct Operation of the TM Function

The TM function operates normally under the conditions prescribed in section 61, Electrical Characteristics.

60.20 Usage Notes

(1) Reading Area Where Programming/Erasure was Interrupted and Area Targeted for Suspension

The data stored in the area where programming or erasure has been suspended or the area where programming or erasure has been suspended by using the suspend command are undefined. To avoid faulty operation caused by reading undefined data, take care not to fetch instructions or read data from areas where programming or erasure was suspended and where programming or erasure was suspended by using the suspend command.

(2) Suspension During Programming/Erasure

When processing of programming/erasure is stopped by issuing the P/E suspend command, the programming/erasure processing can be resumed by issuing the P/E resume command. If the flash sequencer enters the command-locked state for any reason and issues the forced stop command after the suspended processing is normally completed and the ERSSPD flag or PRGSPD flag is set to 1, the suspended processing cannot be resumed. In addition, the values in the area where the processing was suspended are not guaranteed. Erase that area.

(3) Prohibition of Additional Programming

Programming a given area of the code flash memory or data flash memory twice is not possible. To program the code flash memory or data flash memory where has been programed, erase the target area. Programming can be added to the option-setting memory.

(4) Resets During Programming/Erasure, or Blank Checking

In the case of a reset due to the signal on the RES# pin during programming/erasure, or blank checking of the flash memory, wait for at least t_{RESWF} (see section 61, Electrical Characteristics) of the reset input period once the operating voltage is within the range stipulated in the electrical characteristics, then release the device from the reset state.

(5) Allocation of Vectors for Interrupts and Other Exceptions During Programming/Erasure

Generation of an interrupt or other exception during programming/erasure may lead to fetching of the vector from the code flash memory. Under conditions where BGO cannot be used, set the address of the vector to an address that is not in the code flash memory. Alternatively, make sure that no handling of interrupts or exceptions proceeds during programming/erasure.

(6) Items Prohibited During Programming/Erasure, or Blank Checking

High voltage is applied to the flash memory during programming/erasure, or blank checking. To prevent damage to the flash memory, do not perform the following operations.

- Have the operating voltage from the power supply go beyond the permitted range.
- Change the FWEPROR.FLWE[1:0] bits.
- Change the SYSCR0.ROME bit.
- Change the OPCCR.OPCM[2:0] bits.
- Change the SCKCR.FCK[3:0] and PCLKB[3:0] bits.
- Change the SCKCR3.CKSEL[2:0] bits.
- Change the RSTCKCR.RSTCKEN bit.
- Transition to the all module clock stop mode, software standby mode, or deep software standby mode.

(7) Notes on Program Execution in Boot Mode (for the USB Interface)

- An oscillator is usable in boot mode (USB interface) when its frequency is 20 or 24 MHz and when the setting value of the main clock oscillator driving ability 2 switching bits (MOFCR.MODRV2[1:0]) are 00b in the result of the matching test conducted by the oscillator manufacturer (the recommended setting value).

- To ensure that the power supply is stable during programming/erasure of flash memory, do not connect a cable via a bus-powered HUB.

(8) Programming/Erasure in Low-Speed Operating Modes 1 and 2

Do not programming/erasure the flash memory when low-speed operating mode 1 or 2 is selected with the operating power control register (OPCCR).

61. Electrical Characteristics

61.1 Absolute Maximum Ratings

Table 61.1 Absolute Maximum Rating

Conditions: VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V

Item		Symbol	Value	Unit
Power supply voltage		VCC, VCC_USB	–0.3 to +4.0	V
V_{BATT} power supply voltage		V_{BATT}	–0.3 to +4.0	V
Input voltage (except for ports for 5 V tolerant*1)		V_{in}	–0.3 to VCC + 0.3 (up to 4.0)	V
Input voltage (ports for 5 V tolerant*1)		V_{in}	–0.3 to VCC + 4.0 (up to 5.8)	V
Reference power supply voltage		VREFH0	–0.3 to AVCC0 + 0.3 (up to 4.0)	V
Analog power supply voltage		AVCC0, AVCC1*2	–0.3 to +4.0	V
Analog input voltage		V_{AN}	–0.3 to AVCC + 0.3 (up to 4.0)	V
Junction temperature	D version	T_j	–40 to +105	°C
	G version	T_j	–40 to +125	°C
Storage temperature		T_{stg}	–55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. P07, P11 to P17, P20, P21, P30 to P33, P67, and PC0 to PC3 are 5 V tolerant.

Note 2. Connect the AVCC0, AVCC1, and VCC_USB pins to VCC, and the AVSS0, AVSS1, and VSS_USB pins to VSS. When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively. Do not leave these pins open. Insert capacitors of high frequency characteristics between the AVCC0 and AVSS0 pins, or AVCC1 and AVSS1 pins. Place capacitors of about 0.1 µF as close as possible to every power supply pin and use the shortest and heaviest possible traces.

61.2 Recommended Operating Conditions

Table 61.2 Recommended Operating Conditions (1)

Item	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage*1	VCC	2.7	—	3.6	V
	VSS	—	0	—	
V_{BATT} power supply voltage	V_{BATT}	2.0	—	3.6	V
USB power supply voltage	VCC_USB	—	VCC	—	V
	VSS_USB	—	0	—	
Analog power supply voltage*1, *2	AVCC0	—	VCC	—	V
	AVSS0	—	0	—	
	AVCC1	—	VCC	—	
	AVSS1	—	0	—	
	VREFH0	2.7	—	AVCC0	
	VREFL0	—	0	—	
Input voltage (except for 5 V tolerant ports, except for P03, P05 and P40 to P47)*3	V_{in}	–0.3	—	VCC + 0.3	V
Input voltage (P03, P05 and P40 to P47)	V_{in}	–0.3	—	AVCC0 + 0.3	V
Input voltage (5V tolerant ports: P11 to P17, P20, P21, P30 to P33, P67, and PC0 to PC3)*4	V_{in}	–0.3	—	VCC + 3.6 (up to 5.5)	V
Input voltage (5V tolerant port: P07)	V_{in}	–0.3	—	AVCC0 + 3.6 (up to 5.5)	V
Operating temperature (D version)	T_{opr}	–40	—	85	°C
Operating temperature (G version)	T_{opr}	–40	—	105	°C

Note 1. Comply with the following potential condition: VCC = AVCC0 = AVCC1 = VCC_USB
Note 2. For details, refer to section 54.6.11, Voltage Range of Analog Power Supply Pins.
Note 3. P07, P11 to P17, P20, P21, P30 to P33, P67, and PC0 to PC3 are 5 V tolerant.
Note 4. For P30 to P32, input as follows when the V_{BATT} power supply is selected.
V_{in} Min. = –0.3, Max. = V_{BATT} + 0.3 (V_{BATT} = 2.0 to 3.6 V)

Table 61.3 Recommended Operating Conditions (2)

Item	Symbol	Value
Decoupling capacitance to stabilize the internal voltage	C_{VCL}	0.22 µF ± 30%*1

Note 1. Use a multilayer ceramic capacitor whose nominal capacitance is 0.22 µF and a capacitance tolerance is ±30% or better.

61.3 DC Characteristics

Table 61.4 DC Characteristics (1)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	IRQ input pin*1, MTU input pin*1, POE input pin*1, TPU input pin*1, TMR input pin*1, CMTW input pin*1, SCI input pin*1, CAN input pin*1, CAC input pin*1, ADTRG# input pin*1, QSPI input pin*1, SSIE input pin*1, GPTW input pin*1, POEG input pin*1, RES#, NMI, TCK	V_{IH}	0.8 × VCC	—	—	V	
		V_{IL}	—	—	0.2 × VCC		
		ΔV_T	0.06 × VCC	—	—		
	RIIC input pin (except for SMBus)	V_{IH}	0.7 × VCC	—	—		
		V_{IL}	—	—	0.3 × VCC		
		ΔV_T	0.05 × VCC	—	—		
	Ports for 5 V tolerant*2	V_{IH}	0.8 × VCC	—	—		
		V_{IL}	—	—	0.2 × VCC		
	Other input pins excluding ports for 5 V tolerant*3	V_{IH}	0.8 × VCC	—	—		
		V_{IL}	—	—	0.2 × VCC		
High level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V_{IH}	0.9 × VCC	—	—	V	
	EXTAL, RSPI input pin, EXDMAC input pin, WAIT#, SDHI input pin, MMC input pin, PDC input pin, PMGI input pin		0.8 × VCC	—	—		
	ETHERC input pin		2.3	—	—		
	D0 to D31		0.7 × VCC	—	—		
	RIIC (SMBus)		2.1	—	—		
Low level input voltage (except for Schmitt trigger input pin)	MD pin, EMLE	V_{IL}	—	—	0.1 × VCC	V	
	EXTAL, RSPI input pin, ETHERC input pin, EXDMAC input pin, WAIT#, SDHI input pin, MMC input pin, PDC input pin, PMGI input pin		—	—	0.2 × VCC		
	D0 to D31		—	—	0.3 × VCC		
	RIIC (SMBus)		—	—	0.8		

Note 1. This does not include the pins, which are multiplexed as ports for 5 V tolerant.
Note 2. P07, P11 to P17, P20, P21, P30 to P33, P67, and PC0 to PC3 are 5 V tolerant.
Note 3. For P30 to P32, input as follows when the V_{BATT} power supply is selected.
V_{IH} Min. = V_{BATT} × 0.8, V_{IL} Max. = V_{BATT} × 0.2 (V_{BATT} = 2.0 to 3.6 V)

Table 61.5 DC Characteristics (2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Output high voltage	All output pins	V_{OH}	VCC – 0.5	—	—	V	I_{OH} = –1 mA
Output low voltage	All output pins (except for RIIC pins and ETHERC output pin)	V_{OL}	—	—	0.5	V	I_{OL} = 1.0 mA
	RIIC output pin		—	—	0.4		I_{OL} = 3.0 mA
			—	—	0.6		I_{OL} = 6.0 mA
	RIIC output pin (only P12 and P13 in channel 0)	V_{OL}	—	—	0.4	V	I_{OL} = 15.0 mA (ICFER.FMPE = 1)
			—	0.4	—		I_{OL} = 20.0 mA (ICFER.FMPE = 1)
	ETHERC output pin	V_{OL}	—	—	0.4	V	I_{OL} = 1.0 mA
Input leakage current	RES#, MD pin, EMLE*1, BSCANP*1, NMI	$\lvert I_{in} \rvert$	—	—	1.0	µA	V_{in} = 0 V V_{in} = VCC
Three-state leakage current (off state)	Other than ports for 5 V tolerant	$\lvert I_{TSI} \rvert$	—	—	1.0	µA	V_{in} = 0 V V_{in} = VCC
	Ports for 5 V tolerant		—	—	5.0		V_{in} = 0 V V_{in} = 5.5 V
Input pull-up resistor current	Other than P35	I_p	–300	—	–10	µA	VCC = 2.7 to 3.6 V V_{in} = 0 V
Input pull-down resistor current	EMLE, BSCANP	I_p	10	—	300	µA	V_{in} = VCC
Input capacitance	All input pins (except for P03, P05, P12, P13, P16, P17, P20, P21, EMLE, BSCANP, USB0_DP, and USB0_DM)	C_{in}	—	—	8	pF	Vbias = 0 V Vamp = 20 mV f = 1 MHz T_a = 25°C
	P03, P05, P12, P13, P16, P17, P20, P21, EMLE, BSCANP, USB0_DP, and USB0_DM		—	—	16		
Output voltage of the VCL pin		V_{CL}	—	1.18	—	V	

Note 1. The input leakage current value at the EMLE and BSCANP pins are only when V_{in} = 0 V.

Table 61.6 DC Characteristics (3)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item				Symbol	D version		G version		Unit	Test Conditions
					Typ.	Max.	Typ.	Max.		
Supply current *1	High-speed operating mode	Full operation*2		I_{CC}*3	—	211	—	270	mA	ICLK = 120 MHz, PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 60 MHz, PCLKD = 60 MHz, FCLK = 60 MHz, BCLK = 120 MHz, BCLK pin = 60 MHz
		Normal operation	Peripheral module clocks are supplied *4		49	—	49	—		
			Peripheral module clocks are stopped *4, *5		18	—	18	—		
		Core Mark	Peripheral module clocks are stopped *4, *5		23	—	23	—		
		Sleep mode: Peripheral module clocks are supplied*4			42	144	42	196		
		All module clock stop mode (reference value)			14	115	14	167		
		Increased by BGO operation*8	Reading from the code flash memory while the data flash memory is being programmed		6	—	6	—		
			Reading from the code flash memory while the code flash memory is being programmed		7	—	7	—		
		Increased by Trusted Secure IP operation			—	15	—	15		
	Low-speed operating mode 1: Peripheral module clocks are stopped*4				4.2	—	4.2	—		All clocks 1 MHz
	Low-speed operating mode 2: Peripheral module clocks are stopped*4				4.2	—	4.2	—		All clocks 32.768 kHz
	Software standby mode				3.95	107	3.95	155		
	Deep software standby mode	Power is supplied to the standby RAM and USB resume detecting unit (USB0 only)			15.5	70	15.5	98	μA	
		Power is not supplied to the standby RAM and USB resume detecting unit (USB0 only)	Low power consumption function of the power-on reset circuit is disabled*6		11.5	42	11.5	58		
			Low power consumption function of the power-on reset circuit is enabled*7		4.9	32	4.9	47		
		Increase current by operating RTC	When a low C_L crystal is in use		1	—	1	—		
			When a standard C_L crystal is in use		2	—	2	—		
	When the RTC is operating while VCC is not supplied (Only the RTC and sub-clock oscillator operate with the battery backup function)		When a low C_L crystal is in use		0.9	—	0.9	—		V_{BATT} = 2.0 V, VCC = 0 V
					1.6	—	1.6	—		V_{BATT} = 3.3 V, VCC = 0 V
			When a standard C_L crystal is in use		1.7	—	1.7	—		V_{BATT} = 2.0 V, VCC = 0 V
					3.3	—	3.3	—		V_{BATT} = 3.3 V, VCC = 0 V
	Inrush current on returning from deep software standby mode		Inrush current*9	I_{RUSH}	—	211	—	211	mA	

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.
Note 2. Peripheral module clocks are supplied.
Note 3. I_{CC} depends on the f (ICLK) as follows.
(when ICLK : PCLKA : PCLKB/PCLKC/PCLKD : BCLK : BCLK pin = 2 : 2 : 1 : 2 : 1 and EXTAL = 12 MHz)
- D version
  I_{CC} max. = 0.82 × f + 113 (full operation in high-speed operating mode)
  I_{CC} typ. = 0.35 × f + 7 (normal operation in high-speed operating mode)
  I_{CC} typ. = 0.50 × f + 3.7 (ICLK 1 MHz max) (low-speed operating mode 1)
  I_{CC} max. = 0.26 × f + 113 (sleep mode)

- G version
  I_{CC} max. = 0.88 × f + 164 (full operation in high-speed operating mode)
  I_{CC} typ. = 0.35 × f + 7 (normal operation in high-speed operating mode)
  I_{CC} typ. = 0.50 × f + 3.7 (ICLK 1 MHz max) (low-speed operating mode 1)
  I_{CC} max. = 0.27 × f + 164 (sleep mode)

Note 4. Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.
Note 5. When the peripheral module clock is stopped, the settings of the clock frequency are as follows:
ICLK = 120 MHz and PCLKA = PCLKB = PCLKC = PCLKD = FCLK = BCLK = BCLK pin = 3.75 MHz (divided by 64).
Note 6. When the low power consumption function is disabled, the DEEPCUT[1:0] bits are set to 01b.
Note 7. When the low power consumption function is enabled, the DEEPCUT[1:0] bits are set to 11b.
Note 8. These are the increases during programming of the code flash memory after the code flash memory (limitations apply to the combinations of address ranges of the program area and the readable area) or the data flash memory has been programmed or erased.
Note 9. Reference value

Table 61.7 DC Characteristics (4)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item			Symbol	D version			G version			Unit	Test Conditions
				Min.	Typ.	Max.	Min.	Typ.	Max.		
Analog power supply current*1, *3	During 12-bit A/D conversion (unit 0)		AI_{CC}	—	0.8	1	—	0.8	1	mA	IAVCC0_AD
	During 12-bit A/D conversion (unit 0) with channel-dedicated sample-and-hold circuits (3 channels)			—	1.7	2.5	—	1.7	2.5		IAVCC0_AD + SH
	During 12-bit A/D conversion (unit 1)			—	0.6	1	—	0.6	1		IAVCC1_AD
	During 12-bit A/D conversion (unit 1) + temperature sensor			—	0.7	1.1	—	0.7	1.1		IAVCC1_AD + TEMP
	During D/A conversion (2 channels)	Unbuffered output		—	0.25	0.4	—	0.25	0.4		IAVCC1_DA
		Buffered output		—	0.75	1.1	—	0.75	1.1		
	Waiting for A/D, D/A, and temperature sensor conversion (all units)			—	0.9	1.4	—	0.9	1.4		IAVCC0 + IAVCC1
	A/D, D/A, and temperature sensor are in standby mode (all units)			—	1.4	6.7	—	1.4	9.0	µA	IAVCC0 + IAVCC1
Reference power supply current	During 12-bit A/D conversion (unit 0)		AI_{REFH}	—	38	60	—	38	60	µA	IVREFH0
	Waiting for 12-bit A/D conversion (unit 0)			—	0.07	0.5	—	0.07	0.6		IVREFH0
	12-bit A/D converter in module stop mode (unit 0)			—	0.07	0.4	—	0.07	0.5		IVREFH0
USB operating current	Low speed	USB0	$I_{CCUSBLS}$	—	3.7	6.5	—	3.7	6.5	mA	VCC_USB
	Full speed	USB0	$I_{CCUSBFS}$	—	4.2	10	—	4.2	10	mA	VCC_USB
RAM retension voltage			V_{RAM}	2.7	—	—	2.7	—	—	V	
VCC rising gradient			SrVCC	8.4	—	20000	8.4	—	20000	µs/V	
VCC falling gradient*2			SfVCC	8.4	—	—	8.4	—	—	µs/V	

Note 1. The reference power supply current is included in the power supply current value for 12-bit A/D converter (unit 1) and D/A converter.
Note 2. This applies when V_{BATT} is used.
Note 3. Supply current values are measured when all output pins are unloaded.

Table 61.8 Permissible Output Currents

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item			Symbol	Min.	Typ.	Max.	Unit
Permissible output low current (average value per pin)	All output pins*1	Normal drive	I_{OL}	—	—	2.0	mA
	All output pins*2	High drive		—	—	3.8	
	All output pins*3	High-speed interface high-drive		—	—	7.5	
Permissible output low current (max. value per pin)	All output pins*1	Normal drive	I_{OL}	—	—	4.0	mA
	All output pins*2	High drive		—	—	7.6	
	All output pins*3	High-speed interface high-drive		—	—	15	
Permissible output low current (total)	Total of all output pins		ΣI_{OL}	—	—	80	mA
Permissible output high current (average value per pin)	All output pins*1	Normal drive	I_{OH}	—	—	–2.0	mA
	All output pins*2	High drive		—	—	–3.8	
	All output pins*3	High-speed interface high-drive		—	—	–7.5	
Permissible output high current (max. value per pin)	All output pins*1	Normal drive	I_{OH}	—	—	–4.0	mA
	All output pins*2	High drive		—	—	–7.6	
	All output pins*3	High-speed interface high-drive		—	—	–15	
Permissible output high current (total)	Total of all output pins		ΣI_{OH}	—	—	–80	mA

Caution: To protect the MCU's reliability, the output current values should not exceed the values in Table 61.8.

Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.

Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to which high driving ability is fixed.

Note 3. This is the value when high-speed interface high-driving ability is set with a pin for which high-speed interface high-driving ability is selectable.

Table 61.9 Thermal Resistance Value (Reference)

Item	Package	Symbol	Max.	Unit	Test Conditions
Thermal resistance	176-pin LFQFP (PLQP0176KB-C)	θ_{ja}	31.5	°C/W	JESD51-2 and JESD51-7 compliant
	144-pin LFQFP (PLQP0144KA-B)		32.6		
	100-pin LFQFP (PLQP0100KB-B)		34.0		
	224-pin LFBGA (PLBG0224GA-A)		23.1		JESD51-2 and JESD51-9 compliant
	176-pin LFBGA (PLBG0176GA-A)		30.5		
	145-pin TFLGA (PTLG0145KA-A)		22.9		
	176-pin LFQFP (PLQP0176KB-C)	Ψ_{jt}	0.4	°C/W	JESD51-2 and JESD51-7 compliant
	144-pin LFQFP (PLQP0144KA-B)		0.5		
	100-pin LFQFP (PLQP0100KB-B)		0.6		
	224-pin LFBGA (PLBG0224GA-A)		0.2		JESD51-2 and JESD51-9 compliant
	176-pin LFBGA (PLBG0176GA-A)		0.3		
	145-pin TFLGA (PTLG0145KA-A)		0.2		

Note: The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of the board. For details, refer to the JEDEC standards.

61.4 AC Characteristics

Table 61.10 Operating Frequency (High-Speed Operating Mode)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item			Symbol	Min.	Typ.	Max.	Unit
Operating frequency	System clock (ICLK)		f	—	—	120	MHz
	Peripheral module clock (PCLKA)			—	—	120	
	Peripheral module clock (PCLKB)			—	—	60	
	Peripheral module clock (PCLKC)			—	—	60	
	Peripheral module clock (PCLKD)			—	—	60	
	Flash-IF clock (FCLK)			—*1	—	60	
	External bus clock (BCLK)	Package of 144 pins or more		—	—	120	
		100-pin package		—	—	60	
	BCLK pin output	Package of 144 pins or more		—	—	80	
		100-pin package		—	—	30	
	SDRAM clock (SDCLK)	Package of 144 pins or more		—	—	80	
	SDCLK pin output	Package of 144 pins or more		—	—	80	

Note 1. The FCLK must run at a frequency of at least 4 MHz when changing the flash memory contents.

Table 61.11 Operating Frequency (Low-Speed Operating Mode 1)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item			Symbol	Min.	Typ.	Max.	Unit
Operating frequency	System clock (ICLK)		f	—	—	1	MHz
	Peripheral module clock (PCLKA)			—	—	1	
	Peripheral module clock (PCLKB)			—	—	1	
	Peripheral module clock (PCLKC)*1			—	—	1	
	Peripheral module clock (PCLKD)*1			—	—	1	
	Flash-IF clock (FCLK)			—	—	1	
	External bus clock (BCLK)			—	—	1	
	BCLK pin output			—	—	1	
	SDRAM clock (SDCLK)	Package of 144 pins or more		—	—	1	
	SDCLK pin output	Package of 144 pins or more		—	—	1	

Note 1. When the 12-bit A/D converter is used, the frequency must be set to at least 1 MHz.

Table 61.12 Operating Frequency (Low-Speed Operating Mode 2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item			Symbol	Min.	Typ.	Max.	Unit
Operating frequency	System clock (ICLK)		f	32	—	264	kHz
	Peripheral module clock (PCLKA)			—	—	264	
	Peripheral module clock (PCLKB)			—	—	264	
	Peripheral module clock (PCLKC)*1			—	—	264	
	Peripheral module clock (PCLKD)*1			—	—	264	
	Flash-IF clock (FCLK)			32	—	264	
	External bus clock (BCLK)			—	—	264	
	BCLK pin output			—	—	264	
	SDRAM clock (SDCLK)	Package of 144 pins or more		—	—	264	
	SDCLK pin output	Package of 144 pins or more		—	—	264	

Note 1. The 12-bit A/D converter cannot be used.

61.4.1 Reset Timing

Table 61.13 Reset Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	Power-on	t_{RESWP}	1	—	—	ms	Figure 61.1
	Deep software standby mode	t_{RESWD}	0.6	—	—	ms	Figure 61.2
	Software standby mode, low-speed operating mode 2	t_{RESWS}	0.3	—	—	ms	
	Programming or erasure of the code flash memory, or programming, erasure or blank checking of the data flash memory	t_{RESWF}	200	—	—	µs	
	Other than above	t_{RESW}	200	—	—	µs	
Waiting time after release from the RES# pin reset		t_{RESWT}	54	—	55	t_{Lcyc}	Figure 61.1
Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset)		t_{RESW2}	100	—	108	t_{Lcyc}	




Figure 61.1 Reset Input Timing at Power-On





Figure 61.2 Reset Input Timing

61.4.2 Clock Timing

Table 61.14 BCLK Pin Output, SDCLK Pin Output Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BCLK pin output cycle time	Package of 144 pins or more	t_{Bcyc}	12.5	—	—	ns	Figure 61.3
	100-pin package		33.2	—	—		
BCLK pin output high pulse width		t_{CH}	3.25	—	—	ns	
BCLK pin output low pulse width		t_{CL}	3.25	—	—	ns	
BCLK pin output rising time		t_{Cr}	—	—	3	ns	
BCLK pin output falling time		t_{Cf}	—	—	3	ns	
SDCLK pin output cycle time	Package of 144 pins or more	t_{Bcyc}	12.5	—	—	ns	
SDCLK pin output high pulse width		t_{CH}	3.25	—	—	ns	
SDCLK pin output low pulse width		t_{CL}	3.25	—	—	ns	
SDCLK pin output rising time		t_{Cr}	—	—	3	ns	
SDCLK pin output falling time		t_{Cf}	—	—	3	ns	



Test conditions: V_{OH} = 0.7 × VCC, V_{OL} = 0.3 × VCC, C = 30 pF

Figure 61.3 BCLK Pin and SDCLK Pin Output Timing

Table 61.15 EXTAL Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Symbol	f_{EXMAIN} ≤ 24 MHz			f_{EXMAIN} > 24 MHz			Unit	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
EXTAL external clock input cycle time	t_{EXcyc}	41.66	—	—	33.33	—	—	ns	Figure 61.4
EXTAL external clock input frequency	f_{EXMAIN}	—	—	24	—	—	30	MHz	
EXTAL external clock input high pulse width	t_{EXH}	15.83	—	—	13.33	—	—	ns	
EXTAL external clock input low pulse width	t_{EXL}	15.83	—	—	13.33	—	—	ns	
EXTAL external clock rising time	t_{EXr}	—	—	5	—	—	5	ns	
EXTAL external clock falling time	t_{EXf}	—	—	5	—	—	5	ns	




Figure 61.4 EXTAL External Clock Input Timing

Table 61.16 Main Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Main clock oscillation frequency	f_{MAIN}	8	—	24	MHz	
Main clock oscillator stabilization time (crystal)	$t_{MAINOSC}$	—	—	—*1	ms	Figure 61.5
Main clock oscillation stabilization wait time (crystal)	$t_{MAINOSCWT}$	—	—	—*2	ms	

Note 1. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The number of cycles selected by the value of the MOSCWTCR.MSTS[7:0] bits determines the main clock oscillation stabilization wait time in accord with the formula below.
$t_{MAINOSCWT}$ = [(MSTS[7:0] bits × 32) + 10] / f_{LOCO}




Figure 61.5 Main Clock Oscillation Start Timing

Table 61.17 LOCO and IWDT-Dedicated Low-Speed Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
LOCO clock cycle time	t_{Lcyc}	4.63	4.16	3.78	µs	
LOCO clock oscillation frequency	f_{LOCO}	216	240	264	kHz	
LOCO clock oscillation stabilization wait time	t_{LOCOWT}	—	—	44	µs	Figure 61.6
IWDT-dedicated low-speed clock cycle time	t_{ILcyc}	9.26	8.33	7.57	µs	
IWDT-dedicated low-speed clock oscillation frequency	f_{ILOCO}	108	120	132	kHz	
IWDT-dedicated low-speed clock oscillation stabilization wait time	$t_{ILOCOWT}$	—	142	190	µs	Figure 61.7




Figure 61.6 LOCO Clock Oscillation Start Timing




Figure 61.7 IWDT-dedicated Low-Speed Clock Oscillation Start Timing

Table 61.18 HOCO Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
HOCO clock oscillation frequency	f_{HOCO}	15.61	16	16.39	MHz	$T_a \geq -20°C$
		17.56	18	18.44		
		19.52	20	20.48		
		15.52	16	16.48		$-40°C \leq T_a < -20°C$
		17.46	18	18.54		
		19.4	20	20.6		
HOCO clock oscillation stabilization wait time	t_{HOCOWT}	—	105	149	µs	Figure 61.8
HOCO clock power supply stabilization time	t_{HOCOP}	—	—	150	µs	Figure 61.9




Figure 61.8 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)




Figure 61.9 High-Speed On-Chip Oscillator Power Supply Control Timing

Table 61.19 PLL/PPLL Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
PLL/PPLL clock oscillation frequency	f_{PLL}	120	—	240	MHz	
PLL/PPLL clock oscillation stabilization wait time	t_{PLLWT}	—	259	320	µs	Figure 61.10




Figure 61.10 PLL/PPLL Clock Oscillation Start Timing

Table 61.20 Sub-Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
V_{BATT} = 2.0 to 3.6 V, $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Sub-clock oscillation frequency	f_{SUB}	—	32.768	—	kHz	
Sub-clock oscillation stabilization time	t_{SUBOSC}	—	—	*1	s	Figure 61.11
Sub-clock oscillation stabilization wait time	$t_{SUBOSCWT}$	—	—	*2	s	

Note 1. When using a sub-clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The number of cycles selected by the value of the SOSCWTCR.SSTS[7:0] bits determines the sub-clock oscillation stabilization wait time in accord with the formula below.
$t_{SUBOSCWT}$ = [(SSTS[7:0] bits × 16384) + 10] / f_{LOCO}




Figure 61.11 Sub-Clock Oscillation Start Timing

Table 61.21 CLKOUT Pin Output Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
V_{BATT} = 2.0 to 3.6 V, $T_a = T_{opr}$,
High-drive output is selected by the driving ability control register

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
CLKOUT pin output cycle time	t_{Ccyc}	25	—	—	ns	Figure 61.12 t_{Ccyc} = 25 ns
CLKOUT pin output high pulse width*1	t_{CH}	5	—	—	ns	
CLKOUT pin output low pulse width*1	t_{CL}	5	—	—	ns	
CLKOUT pin output rising time	t_{Cr}	—	—	5	ns	
CLKOUT pin output falling time	t_{Cf}	—	—	5	ns	

Note 1. If the main clock oscillator is selected by the CLKOUT output source select bit (CKOCR.CKOSEL[2:0]) and the external clock input is selected by the main clock oscillator switching bit (MOFCR.MOSEL), the pulse width depends on the input clock wave form.




Figure 61.12 CLKOUT Pin Output Timing

Table 61.22 CLKOUT25M Pin Output Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
V_{BATT} = 2.0 to 3.6 V, $T_a = T_{opr}$,
High-speed interface high-drive is selected by the driving ability control register

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
CLKOUT25M pin output cycle time	t_{Ccyc}	—	40	—	ns	Figure 61.13
CLKOUT25M pin output high pulse width	t_{CH}	13	—	—	ns	
CLKOUT25M pin output low pulse width	t_{CL}	13	—	—	ns	
CLKOUT25M pin output rising time	t_{Cr}	—	—	3	ns	
CLKOUT25M pin output falling time	t_{Cf}	—	—	3	ns	




Figure 61.13 CLKOUT25M Pin Output Timing

61.4.3 Timing of Recovery from Low Power Consumption Modes

Table 61.23 Timing of Recovery from Low Power Consumption Modes (1)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item			Symbol	Min.	Typ.	Max.		Unit	Test Conditions
						$t_{SBYOSCWT}$*2	t_{SBYSEQ}*3		
Recovery time from software standby mode *1	Crystal resonator connected to main clock oscillator	Main clock oscillator operating	t_{SBYMC}	—	—	{(MSTS[7:0] bit × 32) + 76} / 0.216	100 + 7 / f_{ICLK} + 2n / f_{MAIN}	µs	Figure 61.14
		Main clock oscillator and PLL circuit operating	t_{SBYPC}			{(MSTS[7:0] bit × 32) + 138} / 0.216	100 + 7 / f_{ICLK} + 2n / f_{PLL}		
	External clock input to main clock oscillator	Main clock oscillator operating	t_{SBYEX}			352	100 + 7 / f_{ICLK} + 2n / f_{EXMAIN}		
		Main clock oscillator and PLL circuit operating	t_{SBYPE}			639	100 + 7 / f_{ICLK} + 2n / f_{PLL}		
	Sub-clock oscillator operating		t_{SBYSC}			{(SSTS[7:0] bit × 16384) + 13} / 0.216 + 10 / f_{FCLK}	100 + 4 / f_{ICLK} + 2n / f_{SUE}		
	High-speed on-chip oscillator operating	High-speed on-chip oscillator operating	t_{SBYHO}			454	100 + 7 / f_{ICLK} + 2n / f_{HOCO}		
		High-speed on-chip oscillator operating and PLL circuit operating	t_{SBYPH}			741	100 + 7 / f_{ICLK} + 2n / f_{PLL}		
	Low-speed on-chip oscillator operating*4		t_{SBYLO}			338	100 + 7 / f_{ICLK} + 2n / f_{LOCO}		

Note 1. The time for recovery from software standby mode is determined by the value obtained by adding the oscillation stabilization waiting time ($t_{SBYOSCWT}$) and the time required for operations by the software standby release sequencer (t_{SBYSEQ}).
Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization waiting time $t_{SBYOSCWT}$ is selected.
Note 3. For n, the greatest value is selected from among the internal clock division settings.
Note 4. This condition applies when f_{ICLK}:f_{FCLK} = 1:1, 2:1, or 4:1.




Figure 61.14 Software Standby Mode Recovery Timing

Table 61.24 Timing of Recovery from Low Power Consumption Modes (2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time from deep software standby mode	t_{DSBY}	—	—	0.9	ms	Figure 61.15
Wait time after recovery from deep software standby mode	t_{DSBYWT}	23	—	24	t_{Lcyc}	




Figure 61.15 Deep Software Standby Mode Recovery Timing

61.4.4 Control Signal Timing

Table 61.25 Control Signal Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = 8 to 60 MHz, $T_a = T_{opr}$

Item	Symbol	Min.*1	Typ.	Max.	Unit	Test Conditions*1
NMI pulse width	t_{NMIW}	200	—	—	ns	t_{PBcyc} × 2 ≤ 200 ns, Figure 61.16
		t_{PBcyc} × 2	—	—		t_{PBcyc} × 2 > 200 ns, Figure 61.16
IRQ pulse width	t_{IRQW}	200	—	—	ns	t_{PBcyc} × 2 ≤ 200 ns, Figure 61.17
		t_{PBcyc} × 2	—	—		t_{PBcyc} × 2 > 200 ns, Figure 61.17

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.16 NMI Interrupt Input Timing




Figure 61.17 IRQ Interrupt Input Timing

61.4.5 Bus Timing

Table 61.26 Bus Timing

Conditions 1: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
ICLK = PCLKA = 8 to 120 MHz, PCLKB = BCLK = SDCLK = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Conditions 2: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 3.0 to 3.6 V, 3.0 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
ICLK = 60 to 120 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, 60 MHz < BCLK = SDCLK ≤ 80 MHz,
$T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC,
C = 15 pF for the SDCLK pin, C = 30 pF for other pins.

To control the drive capacity when using the SDRAM: set the PFBCR3.SDCLKDRV bit in external bus control register 1 to 1 to select the drive capacity of the SDCLK pin, and set the SDRAM pins other than the SDCLK pin as high-speed-interface driving outputs.

Item	Symbol	Conditions 1		Conditions 2		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
Address delay time	t_{AD}	—	12.5	—	12.5	ns	Figure 61.18 to Figure 61.23
Byte control delay time	t_{BCD}	—	12.5	—	12.5	ns	
CS# delay time	t_{CSD}	—	12.5	—	12.5	ns	
ALE delay time	t_{ALED}	—	12.5	—	12.5	ns	
RD# delay time	t_{RSD}	—	12.5	—	12.5	ns	
Read data setup time	t_{RDS}	12.5	—	12.5	—	ns	
Read data hold time	t_{RDH}	0	—	0	—	ns	
WR# delay time	t_{WRD}	—	12.5	—	12.5	ns	
Write data delay time	t_{WDD}	—	12.5	—	12.5	ns	
Write data hold time	t_{WDH}	0	—	0	—	ns	
WAIT# setup time	t_{WTS}	12.5	—	12.5	—	ns	Figure 61.24
WAIT# hold time	t_{WTH}	0	—	0	—	ns	
Address delay time 2 (SDRAM)	t_{AD2}	1	12.5	1	10.0	ns	Figure 61.25 to Figure 61.31
CS# delay time 2 (SDRAM)	t_{CSD2}	1	12.5	1	10.0	ns	
DQM delay time (SDRAM)	t_{DQMD}	1	12.5	1	10.0	ns	
CKE delay time (SDRAM)	t_{CKED}	1	12.5	1	10.0	ns	
Read data setup time 2 (SDRAM)	t_{RDS2}	10	—	6.0	—	ns	
Read data hold time 2 (SDRAM)	t_{RDH2}	0	—	0	—	ns	
Write data delay time 2 (SDRAM)	t_{WDD2}	—	12.5	—	10.0	ns	
Write data hold time 2 (SDRAM)	t_{WDH2}	1	—	1	—	ns	
WE# delay time (SDRAM)	t_{WED}	1	12.5	1	10.0	ns	
RAS# delay time (SDRAM)	t_{RASD}	1	12.5	1	10.0	ns	
CAS# delay time (SDRAM)	t_{CASD}	1	12.5	1	10.0	ns	




Figure 61.18 Address/Data Multiplexed Bus Read Access Timing




Figure 61.19 Address/Data Multiplexed Bus Write Access Timing





Figure 61.20 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)



Note 1. Be sure to specify WDON and WDOFF as at least one cycle of BCLK.

Figure 61.21 External Bus Timing/Normal Write Cycle (Bus Clock Synchronized)




Figure 61.22 External Bus Timing/Page Read Cycle (Bus Clock Synchronized)




Figure 61.23 External Bus Timing/Page Write Cycle (Bus Clock Synchronized)






Figure 61.24 External Bus Timing/External Wait Control




Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 61.25 SDRAM Space Single Read Bus Timing




Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 61.26 SDRAM Space Single Write Bus Timing




Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 61.27 SDRAM Space Multiple Read Bus Timing




Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 61.28 SDRAM Space Multiple Write Bus Timing




Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 61.29 SDRAM Space Multiple Read Line Stride Bus Timing



Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 61.30 SDRAM Space Mode Register Set Bus Timing



Note 1. Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 61.31 SDRAM Space Self-Refresh Bus Timing

61.4.6 EXDMAC Timing

Table 61.27 EXDMAC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
ICLK = PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, BCLK = SDCLK = 8 to 80 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit	Test Conditions
EXDMAC	EDREQ setup time	t_{EDRQS}	13	—	ns	Figure 61.32
	EDREQ hold time	t_{EDRQH}	2	—	ns	
	EDACK delay time	t_{EDACD}	—	13	ns	Figure 61.33, Figure 61.34




Figure 61.32 EDREQ0 and EDREQ1 Input Timing




Figure 61.33 EDACK0 and EDACK1 Single-Address Transfer Timing (for a CS Area)




Figure 61.34 EDACK0 and EDACK1 Single-Address Transfer Timing (for SDRAM)

61.4.7 Timing of On-Chip Peripheral Modules

61.4.7.1 I/O Port

Table 61.28 I/O Port Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
I/O ports	Input data pulse width	t_{PRW}	1.5	—	t_{PBcyc}	Figure 61.35

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.35 I/O Port Input Timing

61.4.7.2 TPU

Table 61.29 TPU Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Max.	Unit*1	Test Conditions
TPU	Input capture input pulse width	Single-edge setting	t_{TICW}	1.5	—	t_{PBcyc}	Figure 61.36
		Both-edge setting		2.5	—		
	Timer clock pulse width	Single-edge setting	t_{TCKWH}, t_{TCKWL}	1.5	—	t_{PBcyc}	Figure 61.37
		Both-edge setting		2.5	—		
		Phase counting mode		2.5	—		

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.36 TPU Input Capture Input Timing




Figure 61.37 TPU Clock Input Timing

61.4.7.3 TMR

Table 61.30 TMR Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Max.	Unit*1	Test Conditions
TMR	Timer clock pulse width	Single-edge setting	t_{TMCWH}, t_{TMCWL}	1.5	—	t_{PBcyc}	Figure 61.38
		Both-edge setting		2.5	—		

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.38 TMR Clock Input Timing

61.4.7.4 CMTW

Table 61.31 CMTW Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Max.	Unit*1	Test Conditions
CMTW	Input capture input pulse width	Single-edge setting	$t_{CMTWTICW}$	1.5	—	t_{PBcyc}	Figure 61.39
		Both-edge setting		2.5	—		

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.39 CMTW Input Capture Input Timing

61.4.7.5 MTU

Table 61.32 MTU Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Max.	Unit*1	Test Conditions
MTU	Input capture input pulse width	Single-edge setting	t_{MTICW}	1.5	—	t_{PAcyc}	Figure 61.40
		Both-edge setting		2.5	—		
	Timer clock pulse width	Single-edge setting	t_{MTCKWH}, t_{MTCKWL}	1.5	—	t_{PAcyc}	Figure 61.41
		Both-edge setting		2.5	—		
		Phase counting mode		2.5	—		

Note 1. t_{PAcyc}: PCLKA cycle




Figure 61.40 MTU Input Capture Input Timing




Figure 61.41 MTU Clock Input Timing

61.4.7.6 POE

Table 61.33 POE Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Typ.	Max.	Unit*1	Test Conditions
POE	POEn# input pulse width (n = 0, 4, 8, 10, 11)		t_{POEW}	1.5	—	—	t_{PBcyc}	Figure 61.42
	Output disable time	Transition of the POEn# signal level	t_{POEDI}	—	—	5 PCLKB + 0.24	µs	Figure 61.43 When detecting falling edges (ICSRm.POEnM[3:0] = 0000 (m = 1 to 5; n = 0, 4, 8, 10, 11))
		Simultaneous conduction of output pins	t_{POEDO}	—	—	3 PCLKB + 0.2	µs	Figure 61.44
		Register setting	t_{POEDS}	—	—	1 PCLKB + 0.2	µs	Figure 61.45 Time for access to the register is not included.
		Oscillation stop detection	t_{POEDOS}	—	—	21	µs	Figure 61.46

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.42 POE# Input Timing





Figure 61.43 Output Disable Time for POE in Response to Transition of the POEn# Signal Level



Note 1. When the active level is set to low.

Figure 61.44 Output Disable Time for POE in Response to the Simultaneous Conduction of Output Pins




Figure 61.45 Output Disable Time for POE in Response to the Register Setting




Figure 61.46 Output Disable Time for POE in Response to the Oscillation Stop Detection

61.4.7.7 POEG

Table 61.34 POEG Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Typ.	Max.	Unit*1	Test Conditions
POEG	GTETRGn input pulse width (n = A to D)		t_{POEGW}	1.5	—	—	t_{PBcyc}	Figure 61.47
	Output disable time	Input level detection of the GTETRGn pin (via flag)	t_{POEGDI}	—	—	3 PCLKB + 0.34	µs	Figure 61.48 When the digital noise filter is not in use (POEGGn.NFEN = 0 (n = A to D))
		Detection of the output stopping signal from GPTW (deadtime error, simultaneous high output, or simultaneous low output)	t_{POEGDE}	—	—	0.5	µs	Figure 61.49
		Register setting	t_{POEGDS}	—	—	1 PCLKB + 0.3	µs	Figure 61.50 Time for access to the register is not included.
		Oscillation stop detection	$t_{POEGDOS}$	—	—	21	µs	Figure 61.51

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.47 POEG Input Timing





Figure 61.48 Output Disable Time for POEG via Detection Flag in Response to the Input Level Detection of the GTETRGn pin



Note 1. GPTWn.GTST.DTEF (dead time error flag), GPTWn.GTST.OABLF (simultaneous low output flag), or GPTWn.GTST.OABHF (simultaneous high output flag)

Figure 61.49 Output Disable Time for POEG in Response to Detection of the Output Stopping Signal from GPTW




Figure 61.50 Output Disable Time for POEG in Response to the Register Setting




Figure 61.51 Output Disable Time of POEG in Response to the Oscillation Stop Detection

61.4.7.8 GPTW

Table 61.35 GPTW Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Max.	Unit*1, *2	Test Conditions
GPTW	Input capture input pulse width	Single-edge setting	t_{GTICW}	1.5	—	t_{PAcyc}	Figure 61.52
		Both-edge setting		2.5	—		
	External trigger input pulse width	Single-edge setting	t_{GTEW}	1.5	—	t_{PBcyc}	Figure 61.53
		Both-edge setting		2.5	—		

Note 1. t_{PAcyc}: PCLKA cycle
Note 2. t_{PBcyc}: PCLKB cycle




Figure 61.52 GPTW Input Capture Input Timing




Figure 61.53 GPTW External Trigger Input Timing

61.4.7.9 SCI

Table 61.36 SCI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Max.	Unit*1	Test Conditions
SCIh, SCIj	Input clock cycle	Asynchronous	t_{Scyc}	4	—	t_{PBcyc}	Figure 61.54
		Clock synchronous		6	—		
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}	
	Input clock rise time		t_{SCKr}	—	5	ns	
	Input clock fall time		t_{SCKf}	—	5	ns	
	Output clock cycle	Asynchronous*2	t_{Scyc}	8	—	t_{PBcyc}	
		Clock synchronous		4	—		
	Output clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}	
	Output clock rise time		t_{SCKr}	—	5	ns	
	Output clock fall time		t_{SCKf}	—	5	ns	
	Transmit data delay time	Clock synchronous	t_{TXD}	—	28	ns	Figure 61.55
	Receive data setup time	Clock synchronous	t_{RXS}	15	—	ns	
	Receive data hold time	Clock synchronous	t_{RXH}	5	—	ns	
SCIi	Input clock cycle	Asynchronous	t_{Scyc}	4	—	t_{PAcyc}	Figure 61.54
		Clock synchronous		12	—		
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}	
	Input clock rise time		t_{SCKr}	—	5	ns	
	Input clock fall time		t_{SCKf}	—	5	ns	
	Output clock cycle	Asynchronous*2	t_{Scyc}	8	—	t_{PAcyc}	
		Clock synchronous		8	—		
	Output clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}	
	Output clock rise time		t_{SCKr}	—	5	ns	
	Output clock fall time		t_{SCKf}	—	5	ns	
	Transmit data delay time	Master	t_{TXD}	—	15	ns	Figure 61.55
		Slave		—	28		
	Receive data setup time	Clock synchronous	t_{RXS}	20	—	ns	
	Receive data hold time	Clock synchronous	t_{RXH}	5	—		

Note 1. t_{PBcyc}: PCLKB cycle; t_{PAcyc}: PCLKA cycle
Note 2. When the SEMR.ABCS and SEMR.BGDM bits are set to 1




Figure 61.54 SCK Clock Input Timing





Figure 61.55 SCI Input/Output Timing: Clock Synchronous Mode

Table 61.37 Simple IIC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit	Test Conditions
Simple IIC (Standard-mode)	SSDA input rise time	t_{Sr}	—	1000	ns	Figure 61.56
	SSDA input fall time	t_{Sf}	—	300	ns	
	SSDA input spike pulse removal time	t_{SP}	0	4 × t_{PBcyc}	ns	
	Data input setup time	t_{SDAS}	250	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SSCL, SSDA capacitive load	C_b*1	—	400	pF	
Simple IIC (Fast-mode)	SSCL, SSDA input rise time	t_{Sr}	—	300	ns	
	SSCL, SSDA input fall time	t_{Sf}	—	300	ns	
	SSCL, SSDA input spike pulse removal time	t_{SP}	0	4 × t_{PBcyc}	ns	
	Data input setup time	t_{SDAS}	100	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SSCL, SSDA capacitive load	C_b*1	—	400	pF	

Note: t_{PBcyc}: PCLKB cycle
Note 1. Cb is the total capacitance of the bus lines.



Note 1. S, P, and Sr indicate the following conditions.
S: Start condition
P: Stop condition
Sr: Restart condition

Test conditions
V_{IH} = 0.7 × VCC, V_{IL} = 0.3 × VCC
V_{OL} = 0.6 V, I_{OL} = 6 mA

Figure 61.56 Simple IIC Bus Interface Input/Output Timing

Table 61.38 Simple SPI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
Simple SPI	SCK clock cycle output (master)	t_{SPcyc}	4	65536	t_{PAcyc}	Figure 61.57
	SCK clock cycle input (slave)		8	65536		
	SCK clock high pulse width	t_{SPCKWH}	0.4	0.6	t_{SPcyc}	
	SCK clock low pulse width	t_{SPCKWL}	0.4	0.6	t_{SPcyc}	
	SCK clock rise/fall time	t_{SPCKr}, t_{SPCKf}	—	20	ns	
	Data input setup time	t_{SU}	33.3	—	ns	Figure 61.58 to Figure 61.61
	Data input hold time	t_H	33.3	—	ns	
	SS input setup time	t_{LEAD}	1	—	t_{SPcyc}	
	SS input hold time	t_{LAG}	1	—	t_{SPcyc}	
	Data output delay time	t_{OD}	—	33.3	ns	
	Data output hold time	t_{OH}	–10	—	ns	
	Data rise/fall time	t_{Dr}, t_{Df}	—	16.6	ns	
	SS input rise/fall time	t_{SSLr}, t_{SSLf}	—	16.6	ns	
	Slave access time	t_{SA}	—	5	t_{PBcyc}	Figure 61.60, Figure 61.61
	Slave output release time	t_{REL}	—	5	t_{PBcyc}	

Note 1. t_{PAcyc}: PCLKA cycle, t_{PBcyc}: PCLKB cycle




Figure 61.57 Simple SPI Clock Timing




Figure 61.58 Simple SPI Timing (Master, CKPH = 1)




Figure 61.59 Simple SPI Timing (Master, CKPH = 0)




Figure 61.60 Simple SPI Timing (Slave, CKPH = 1)




Figure 61.61 Simple SPI Timing (Slave, CKPH = 0)


61.4.7.10 RIIC

Table 61.39 RIIC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.*1	Max.	Unit	Test Conditions
RIIC (Standard-mode, SMBus) ICFER.FMPE = 0	SCL input cycle time	t_{SCL}	6(12) × t_{IICcyc} + 1300	—	ns	Figure 61.62
	SCL input high pulse width	t_{SCLH}	3(6) × t_{IICcyc} + 300	—	ns	
	SCL input low pulse width	t_{SCLL}	3(6) × t_{IICcyc} + 300	—	ns	
	SCL, SDA input rise time	t_{Sr}	—	1000	ns	
	SCL, SDA input fall time	t_{Sf}	—	300	ns	
	SCL, SDA input spike pulse removal time	t_{SP}	0	1(4) × t_{IICcyc}	ns	
	SDA input bus free time	t_{BUF}	3(6) × t_{IICcyc} + 300	—	ns	
	Start condition input hold time	t_{STAH}	t_{IICcyc} + 300	—	ns	
	Restart condition input setup time	t_{STAS}	1000	—	ns	
	Stop condition input setup time	t_{STOS}	1000	—	ns	
	Data input setup time	t_{SDAS}	t_{IICcyc} + 50	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C_b*2	—	400	pF	
RIIC (Fast-mode) ICFER.FMPE = 0	SCL input cycle time	t_{SCL}	6(12) × t_{IICcyc} + 600	—	ns	
	SCL input high pulse width	t_{SCLH}	3(6) × t_{IICcyc} + 300	—	ns	
	SCL input low pulse width	t_{SCLL}	3(6) × t_{IICcyc} + 300	—	ns	
	SCL, SDA input rise time	t_{Sr}	20 × (External pull-up voltage/5.5V)	300	ns	
	SCL, SDA input fall time	t_{Sf}	20 × (External pull-up voltage/5.5V)	300	ns	
	SCL, SDA input spike pulse removal time	t_{SP}	0	1(4) × t_{IICcyc}	ns	
	SDA input bus free time	t_{BUF}	3(6) × t_{IICcyc} + 300	—	ns	
	Start condition input hold time	t_{STAH}	t_{IICcyc} + 300	—	ns	
	Restart condition input setup time	t_{STAS}	300	—	ns	
	Stop condition input setup time	t_{STOS}	300	—	ns	
	Data input setup time	t_{SDAS}	t_{IICcyc} + 50	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C_b*2	—	400	pF	
RIIC (Fast-mode+) ICFER.FMPE = 1	SCL input cycle time	t_{SCL}	6(12) × t_{IICcyc} + 240	—	ns	
	SCL input high pulse width	t_{SCLH}	3(6) × t_{IICcyc} + 120	—	ns	
	SCL input low pulse width	t_{SCLL}	3(6) × t_{IICcyc} + 120	—	ns	
	SCL, SDA input rise time	t_{Sr}	—	120	ns	
	SCL, SDA input fall time	t_{Sf}	—	120	ns	
	SCL, SDA input spike pulse removal time	t_{SP}	0	1(4) × t_{IICcyc}	ns	
	SDA input bus free time	t_{BUF}	3(6) × t_{IICcyc} + 120	—	ns	
	Start condition input hold time	t_{STAH}	t_{IICcyc} + 120	—	ns	
	Restart condition input setup time	t_{STAS}	120	—	ns	
	Stop condition input setup time	t_{STOS}	120	—	ns	
	Data input setup time	t_{SDAS}	t_{IICcyc} + 20	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C_b*2	—	550	pF	

Note: t_{IICcyc}: RIIC internal reference clock (IICφ) cycle
Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by the setting ICFER.NFE = 1.
Note 2. Cb is the total capacitance of the bus lines.



Note 1. S, P, and Sr indicate the following conditions.
S: Start condition
P: Stop condition
Sr: Restart condition

Test conditions
V_{IH} = 0.7 × VCC, V_{IL} = 0.3 × VCC
V_{OL} = 0.6 V, I_{OL} = 6 mA (ICFER.FMPE = 0)
V_{OL} = 0.4 V, I_{OL} = 15 mA (ICFER.FMPE = 1)

Figure 61.62 RIIC Bus Interface Input/Output Timing

61.4.7.11 RSPI

Table 61.40 RSPI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item				Symbol	Min.*1	Max.*1	Unit*1	Test Conditions*2
RSPI	RSPCK clock cycle	Master		t_{SPcyc}	2	—	t_{PAcyc}	Figure 61.63
		Slave			4	—		
	RSPCK clock high pulse width	Master		t_{SPCKWH}	$(t_{SPcyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns	
		Slave			$(t_{SPcyc} - t_{SPCKr} - t_{SPCKf}) / 2$	—		
	RSPCK clock low pulse width	Master		t_{SPCKWL}	$(t_{SPcyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns	
		Slave			$(t_{SPcyc} - t_{SPCKr} - t_{SPCKf}) / 2$	—		
	RSPCK clock rise/fall time	Output		t_{SPCKr}, t_{SPCKf}	—	5	ns	
		Input			—	1	µs	
	Data input setup time	Master		t_{SU}	6	—	ns	Figure 61.64 to Figure 61.69
		Slave			8.3	—		
	Data input hold time	Master	PCLKA division ratio set to 1/2	t_{HF}	0	—	ns	
			PCLKA division ratio set to a value other than 1/2	t_H	t_{PAcyc}	—		
		Slave			8.3	—		
	SSL setup time	Master		t_{LEAD}	1	8	t_{SPcyc}	
		Slave			6	—	t_{PAcyc}	
	SSL hold time	Master		t_{LAG}	1	8	t_{SPcyc}	
		Slave			6	—	t_{PAcyc}	
	Data output delay time	Master		t_{OD}	—	6.3	ns	
		Slave			—	28		
	Data output hold time	Master		t_{OH}	0	—	ns	
		Slave			0	—		
	Successive transmission delay time	Master		t_{TD}	$t_{SPcyc} + 2 \times t_{PAcyc}$	$8 \times t_{SPcyc} + 2 \times t_{PAcyc}$	ns	
		Slave			$6 \times t_{PAcyc}$	—		
	MOSI and MISO rise/fall time	Output		t_{Dr}, t_{Df}	—	5	ns	
		Input			—	1	µs	
	SSL rise/fall time	Output		t_{SSLr}, tSSLf	—	5	ns	
		Input			—	1	µs	
	Slave access time			t_{SA}	—	$2 \times t_{PAcyc} + 28$	ns	Figure 61.68, Figure 61.69
	Slave output release time			t_{REL}	—	$2 \times t_{PAcyc} + 28$	ns	

Note 1. t_{PAcyc}: PCLKA cycle
Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc.) to indicate group membership appended to their names as groups. For the RSPI interface, the AC portion of the electrical characteristics is measured for each group.




Figure 61.63 RSPI Clock Timing




Figure 61.64 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)




Figure 61.65 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to 1/2)




Figure 61.66 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)




Figure 61.67 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to 1/2)




Figure 61.68 RSPI Timing (Slave, CPHA = 0)




Figure 61.69 RSPI Timing (Slave, CPHA = 1)

61.4.7.12 QSPI

Table 61.41 QSPI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions*2
QSPI	QSPCLK clock cycle	t_{QScyc}	2	4080	t_{PBcyc}	Figure 61.70
	Data input setup time	t_{Su}	6.5	—	ns	Figure 61.71, Figure 61.72
	Data input hold time	t_{IH}	5	—	ns	
	SS setup time	t_{LEAD}	1.5	8.5	t_{QScyc}	
	SS hold time	t_{LAG}	1	8	t_{QScyc}	
	Data output delay time	t_{OD}	—	10.0	ns	
	Data output hold time	t_{OH}	–5	—	ns	
	Successive transmission delay time	t_{TD}	1	8	t_{QScyc}	

Note 1. t_{PBcyc}: PCLKB cycle
Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc.) to indicate group membership appended to their names as groups. For the QSPI interface, the AC portion of the electrical characteristics is measured for each group.




Figure 61.70 QSPI Clock Timing




Figure 61.71 Transmit/Receive Timing (CPHA = 0)




Figure 61.72 Transmit/Receive Timing (CPHA = 1)

61.4.7.13 SSIE

Table 61.42 Expansion Serial Sound Interface Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item			Symbol	Min.	Max.	Unit	Test Conditions
AUDIO_CLK	Cycle		t_{EXcyc}	20	—	ns	Figure 61.73
	High/low level		t_{EXL}/t_{EXH}	0.4	0.6	t_{EXcyc}	
SSIBCKn	Cycle	Master	t_O	80	—	ns	Figure 61.74
		Slave	t_I	80	—	ns	
	Output clock high level	Master	t_{HC}	0.35	—	t_O	
	Output clock low level		t_{LC}	0.35	—	t_O	
	Input clock high level	Slave	t_{HC}	0.35	—	t_I	
	Input clock low level		t_{LC}	0.35	—	t_I	
	Output clock rise time	Master	t_{RC}	—	0.15	t_O	
	Output clock fall time		t_{FC}	—	0.15	t_O	
	Input clock rise time	Slave	t_{RC}	—	0.15	t_I	
	Input clock fall time		t_{FC}	—	0.15	t_I	
SSILRCKn,SSITXD0, SSIRXD0, SSIDATA1	Input setup time	Master	t_{SR}	12	—	ns	Figure 61.75, Figure 61.76
		Slave		12	—	ns	
	Input hold time	Master	t_{HR}	8	—	ns	
		Slave		15	—	ns	
	Output delay time	Master	t_{DTR}	–10	5	ns	
		Slave		0	20	ns	
	Output delay time from when an SSILRCK0 signal is changed*1	Slave	t_{DTRW}	—	20	ns	Figure 61.77

n = 0, 1

Note 1. The SSIE has a single path for transmission in slave mode. To generate the data for transmission, the signals input through the SSILRCKn pin through the abovementioned path are used. After that, the data for transmission proceed to be used as the logical outputs to the SSITXD0 or SSIDATA1 pin.




Figure 61.73 Clock Input Timing




Figure 61.74 SSIE Clock Input/Output Timing




Figure 61.75 Transmission and Reception Timing for the SSIE Data When the SSICR.BCKP Bit is 0




Figure 61.76 Transmission and Reception Timing for the SSIE Data When the SSICR.BCKP Bit is 1




Figure 61.77 Output Delay of the SSIE Data from When an SSILRCKn Signal is Changed

61.4.7.14 PMGI

Table 61.43 PMGI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
ICLK = PCLKA = 8 to 120 MHz, PCLKB = BCLK = SDCLK = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit	Test Conditions
PMGI	PMGI0_MDC output cycle	t_{MDC}	80	—	ns	Figure 61.78
	PMGI0_MDIO setup time (relative to PMGI0_MDC↑)	t_{SMDIO}	20	—	ns	
	PMGI0_MDIO hold time (relative to PMGI0_MDC↑)	t_{HMDIO}	0	—	ns	
	PMGI0_MDIO output delay time (relative to PMGI0_MDC↑)	t_{DMDIO}	0	20	ns	




Figure 61.78 Timing of Serial Management Access

61.4.7.15 MMC

Table 61.44 MMC Host Interface Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.*1	Max.	Unit	Test Conditions*2
MMCIF	MMC_CLK clock cycle	t_{MMCPP}	2 × t_{PBcyc}	—	ns	Figure 61.79
	MMC_CLK clock high level width	t_{MMCWH}	6.5	—	ns	
	MMC_CLK clock low level width	t_{MMCWL}	6.5	—	ns	
	MMC_CLK clock rising time	t_{MMCLH}	—	3	ns	
	MMC_CLK clock falling time	t_{MMCHL}	—	3	ns	
	MMC_CMD, MMC_D7 to MMC_D0 output data delay (data transfer mode)	$t_{MMCODLY}$	–6.6	6.6	ns	
	MMC_CMD, MMC_D7 to MMC_D0 input data setup	t_{MMCISU}	8	—	ns	
	MMC_CMD, MMC_D7 to MMC_D0 input data hold	t_{MMCIH}	2.5	—	ns	

Note 1. t_{PBcyc}: PCLKB cycle
Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc.) to indicate group membership appended to their names as groups. For the MMC interface, the AC portion of the electrical characteristics is measured for each group.




Figure 61.79 MMC Interface

61.4.7.16 SDHI

Table 61.45 SDHI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6V, 2.7V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = T_{opr},
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30pF
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit	Test Conditions*1
SDHI	SDHI_CLK output cycle time	$t_{PP(SD)}$	20	—	ns	Figure 61.80
	SDHI_CLK output width at high level	$t_{WH(SD)}$	0.4 × $t_{PP(SD)}$	—	ns	
	SDHI_CLK output width at low level	$t_{WL(SD)}$	0.4 × $t_{PP(SD)}$	—	ns	
	SDHI_CLK output rising time	$t_{TLH(SD)}$	—	3	ns	
	SDHI_CLK output falling time	$t_{THL(SD)}$	—	3	ns	
	SDHI_CMD, SDHI_D3 to SDHI_D0 output data delay (data transfer mode)	$t_{ODLY(SD)}$	–6.5	4	ns	
	SDHI_CMD, SDHI_D3 to SDHI_D0 input data setup time	$t_{ISU(SD)}$	6	—	ns	
	SDHI_CMD, SDHI_D3 to SDHI_D0 input data hold time	$t_{IH(SD)}$	2	—	ns	

Note 1. We recommend using pin names that have a letter (“-A”, “-B”, etc.) to indicate group membership per group in the test. For the SDHI, the AC portion of the electrical characteristics is measured per group.




Figure 61.80 SD Host Interface Input/Output Signal Timing


61.4.7.17 ETHERC

Table 61.46 ETHERC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
RMII: High-drive output for the high-speed interface is selected in the drive capacity selection control register.
MII: High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit	Test Conditions
ETHERC (RMII)	REF50CK cycle time	T_{ck}	20	—	ns	Figure 61.81 to Figure 61.84
	REF50CK frequency Typ. 50 MHz	—	—	50 + 100 ppm	MHz	
	REF50CK duty	—	35	65	%	
	REF50CK rise/fall time	$T_{ckr/ckf}$	0.5	3.5	ns	
	RMII0_xxxx*1 output delay time	T_{co}	2.5	15.0	ns	
	RMII0_xxxx*2 setup time	T_{su}	3	—	ns	
	RMII0_xxxx*2 hold time	T_{hd}	1	—	ns	
	RMII0_xxxx*1, *2 rise/fall time	T_r/T_f	—	5	ns	
	ET0_WOL output delay time	t_{WOLd}	1	23.5	ns	Figure 61.85
ETHERC (MII)	ET0_TX_CLK cycle time	t_{Tcyc}	40	—	ns	—
	ET0_TX_EN output delay time	t_{TENd}	1	20	ns	Figure 61.86
	ET0_ETXD0 to ET0_ETXD3 output delay time	t_{MTDd}	1	20	ns	
	ET0_CRS setup time	t_{CRSs}	10	—	ns	
	ET0_CRS hold time	t_{CRSh}	10	—	ns	
	ET0_COL setup time	t_{COLs}	10	—	ns	Figure 61.87
	ET0_COL hold time	t_{COLh}	10	—	ns	
	ET0_RX_CLK cycle time	t_{TRcyc}	40	—	ns	—
	ET0_RX_DV setup time	t_{RDVs}	10	—	ns	Figure 61.88
	ET0_RX_DV hold time	t_{RDVh}	10	—	ns	
	ET0_ERXD0 to ET0_ERXD3 setup time	t_{MRDs}	10	—	ns	
	ET0_ERXD0 to ET0_ERXD3 hold time	t_{MRDh}	10	—	ns	
	ET0_RX_ER setup time	t_{RERs}	10	—	ns	Figure 61.89
	ET0_RX_ER hold time	t_{RERh}	10	—	ns	
	ET0_WOL output delay time	t_{WOLd}	1	23.5	ns	Figure 61.90

Note 1. RMII0_TXD_EN, RMII0_TXD1, RMII0_TXD0
Note 2. RMII0_CRS_DV, RMII0_RXD1, RMII0_RXD0, RMII0_RX_ER



Note 1. RMII0_TXD_EN, RMII0_TXD1, RMII0_TXD0, RMII0_CRS_DV, RMII0_RXD1, RMII0_RXD0, RMII0_RX_ER

Figure 61.81 Timing with the REF50CK and RMII Signals




Figure 61.82 RMII Transmission Timing




Figure 61.83 RMII Reception Timing (Normal Operation)




Figure 61.84 RMII Reception Timing (Error Occurrence)




Figure 61.85 WOL Output Timing (RMII)




Figure 61.86 MII Transmission Timing (Normal Operation)




Figure 61.87 MII Transmission Timing (Conflict Occurrence)




Figure 61.88 MII Reception Timing (Normal Operation)




Figure 61.89 MII Reception Timing (Error Occurrence)




Figure 61.90 WOL Output Timing (MII)

61.4.7.18 PDC

Table 61.47 PDC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.*1	Max.	Unit	Test Conditions
PDC	PIXCLK input cycle time	t_{PIXcyc}	37	—	ns	Figure 61.91
	PIXCLK input high pulse width	t_{PIXH}	10	—	ns	
	PIXCLK input low pulse width	t_{PIXL}	10	—	ns	
	PIXCLK rising time	t_{PIXr}	—	5	ns	
	PIXCLK falling time	t_{PIXf}	—	5	ns	
	PCKO output cycle time	t_{PCKcyc}	2 × t_{PBcyc}	—	ns	Figure 61.92
	PCKO output high pulse width	t_{PCKH}	(t_{PCKcyc} – t_{PCKr} – t_{PCKf})/2 – 3	—	ns	
	PCKO output low pulse width	t_{PCKL}	(t_{PCKcyc} – t_{PCKr} – t_{PCKf})/2 – 3	—	ns	
	PCKO rising time	t_{PCKr}	—	5	ns	
	PCKO falling time	t_{PCKf}	—	5	ns	
	VSYNC/HSYNC input setup time	t_{SYNCS}	10	—	ns	Figure 61.93
	VSYNC/HSYNC input hold time	t_{SYNCH}	5	—	ns	
	PIXD input setup time	t_{PIXDS}	10	—	ns	
	PIXD input hold time	t_{PIXDH}	5	—	ns	

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.91 PDC Input Clock Timing




Figure 61.92 PDC Output Clock Timing




Figure 61.93 PDC AC Timing

61.4.7.19 GLCDC

Table 61.48 GLCDC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
LCD_EXTCLK Input clock frequency	t_{Ecyc}	—	—	30*1	MHz	Figure 61.94
LCD_EXTCLK Input clock Low pulse width	t_{WL}	0.45	—	0.55	t_{Ecyc}	
LCD_EXTCLK Input clock High pulse width	t_{WH}	0.45	—	0.55	t_{Ecyc}	
LCD_CLK Output clock frequency	t_{Lcyc}	—	—	30*1	MHz	Figure 61.95
LCD_CLK Output clock Low pulse width	t_{LOL}	0.4	—	0.6	t_{Lcyc}	
LCD_CLK Output clock High pulse width	t_{LOH}	0.4	—	0.6	t_{Lcyc}	
LCD_CLK Output clock rise time	t_{LOR}	—	—	5	ns	
LCD_CLK Output clock fall time	t_{LOF}	—	—	5	ns	
LCD data output Delay timing	t_{DD}	–3.5*2	—	4*2	ns	Figure 61.96

Note 1. Parallel RGB888,666,565: Max. 27 MHz
Serial RGB888: Max. 30 MHz (4x speed)

Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc) to indicate group membership appended to their names as groups. For the GLCDC interface, the AC portion of the electrical characteristics is measured for each group. If we use group “-A” and “-B” combination, “LCD data output Delay timing (t_{DD})” is Min = –5.0 ns, Max = 5.5 ns.




Figure 61.94 LCD_EXTCLK Clock Input Timing




Figure 61.95 LCD_CLK Clock Output Timing




Figure 61.96 LCD Output Data Timing

61.4.7.20 A/D Converter Trigger

Table 61.49 A/D Converter Trigger Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item		Symbol	Min.	Max.	Unit*1	Test Conditions
A/D converter	A/D converter trigger input pulse width	t_{TRGW}	1.5	—	t_{PBcyc}	Figure 61.97

Note 1. t_{PBcyc}: PCLKB cycle




Figure 61.97 A/D Converter Trigger Input Timing

61.4.7.21 CAC

Table 61.50 CAC Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, $T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item*1, *2			Symbol	Min.*1, *2	Max.	Unit	Test Conditions
CAC	CACREF input pulse width	$t_{PBcyc} \leq t_{cac}$	t_{CACREF}	4.5 t_{cac} + 3 t_{PBcyc}	—	ns	
		$t_{PBcyc} > t_{cac}$		5 t_{cac} + 6.5 t_{PBcyc}	—		

Note 1. t_{PBcyc}: PCLKB cycle
Note 2. t_{cac}: CAC count clock source cycle

61.5 USB Characteristics

Table 61.51 On-Chip USB Low Speed (Host Only) Characteristics (DP and DM Pin Characteristics)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 3.0 to 3.6 V, 3.0 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
UCLK = 48 MHz, PCLKA = 8 to 120 MHz,
PCLKB = 8 to 60 MHz, $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input characteristics	Input high level voltage	V_{IH}	2.0	—	—	V	
	Input low level voltage	V_{IL}	—	—	0.8	V	
	Differential input sensitivity	V_{DI}	0.2	—	—	V	| DP – DM |
	Differential common mode range	V_{CM}	0.8	—	2.5	V	
Output characteristics	Output high level voltage	V_{OH}	2.8	—	3.6	V	I_{OH} = –200 µA
	Output low level voltage	V_{OL}	0.0	—	0.3	V	I_{OL} = 2 mA
	Cross-over voltage	V_{CRS}	1.3	—	2.0	V	Figure 61.98
	Rise time	t_{LR}	75	—	300	ns	
	Fall time	t_{LF}	75	—	300	ns	
	Rise/fall time ratio	t_{LR} / t_{LF}	80	—	125	%	t_{LR}/ t_{LF}
Pull-down characteristics	DP/DM pull-down resistance (when the host controller function is selected)	R_{pd}	14.25	—	24.80	kΩ	




Figure 61.98 DP and DM Output Timing (Low Speed)




Figure 61.99 Test Circuit (Low Speed)

Table 61.52 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 3.0 to 3.6 V, 3.0 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
UCLK = 48 MHz, PCLKA = 8 to 120 MHz,
PCLKB = 8 to 60 MHz, $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input characteristics	Input high level voltage	V_{IH}	2.0	—	—	V	
	Input low level voltage	V_{IL}	—	—	0.8	V	
	Differential input sensitivity	V_{DI}	0.2	—	—	V	| DP – DM |
	Differential common mode range	V_{CM}	0.8	—	2.5	V	
Output characteristics	Output high level voltage	V_{OH}	2.8	—	3.6	V	I_{OH} = –200 µA
	Output low level voltage	V_{OL}	0.0	—	0.3	V	I_{OL} = 2 mA
	Cross-over voltage	V_{CRS}	1.3	—	2.0	V	Figure 61.100
	Rise time	t_{FR}	4	—	20	ns	
	Fall time	t_{FF}	4	—	20	ns	
	Rise/fall time ratio	t_{FR} / t_{FF}	90	—	111.11	%	t_{FR}/ t_{FF}
	Output resistance	Z_{DRV}	28	—	44	Ω	Rs = 27 Ω included
Pull-up and pull-down characteristics	DP pull-up resistance (when the function controller function is selected)	R_{pu}	0.900	—	1.575	kΩ	Idle state
			1.425	—	3.090		At transmission and reception
	DP/DM pull-down resistance (when the host controller function is selected)	R_{pd}	14.25	—	24.80	kΩ	




Figure 61.100 DP and DM Output Timing (Full-Speed)




Figure 61.101 Test Circuit (Full-Speed)

61.6 A/D Conversion Characteristics

Table 61.53 12-Bit A/D (Unit 0) Conversion Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = PCLKC = 1 MHz to 60 MHz, $T_a = T_{opr}$, Source impedance = 1.0 kΩ

Item		Min.	Typ.	Max.	Unit	Test Conditions
Resolution		8	—	12	Bit	
Analog input capacitance		—	—	30	pF	
Channel-dedicated sample-and-hold circuits in use (AN000 to AN002)	Conversion time*1 (Operation at PCLKC = 60 MHz)	1.06 (0.4 + 0.25) *2	—	—	µs	• Sampling of channel-dedicated sample-and-hold circuits in 24 states • Sampling in 15 states
	Offset error	—	±1.5	±3.5	LSB	AN000 to AN002 = 0.25 V
	Full-scale error	—	±1.5	±3.5	LSB	AN000 to AN002 = VREFH0 – 0.25 V
	Quantization error	—	±0.5	—	LSB	
	Absolute accuracy	—	±3.0	±5.5	LSB	
	DNL differential nonlinearity error	—	±1.0	±2.0	LSB	
	INL integral nonlinearity error	—	±1.5	±3.0	LSB	
	Holding characteristics of sample-and-hold circuits	—	—	20	µs	
	Dynamic range	0.25	—	VREFH0 – 0.25	V	
Channel-dedicated sample-and-hold circuits not in use (AN000 to AN007)	Conversion time*1 (Operation at PCLKC = 60 MHz)	0.48 (0.267)*2	—	—	µs	Sampling in 16 states
	Offset error	—	±1.0	±2.5	LSB	
	Full-scale error	—	±1.0	±2.5	LSB	
	Quantization error	—	±0.5	—	LSB	
	Absolute accuracy	—	±2.5	±4.5	LSB	
	DNL differential nonlinearity error	—	±0.5	±1.5	LSB	
	INL integral nonlinearity error	—	±1.0	±2.5	LSB	

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.
Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.
Note 2. The value in parentheses indicates the sampling time.

Table 61.54 12-Bit A/D (Unit 1) Conversion Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = PCLKD = 1 MHz to 60 MHz, $T_a = T_{opr}$, Source impedance = 1.0 kΩ

Item	Min.	Typ.	Max.	Unit	Test Conditions
Resolution	8	—	12	Bit	
Conversion time*1 (Operation at PCLKD = 60 MHz)	0.88 (0.633)*2	—	—	µs	Sampling in 38 states (ADSAM.SAM = 1)
Conversion time*1 (Operation at PCLKD = 30 MHz)	1 (0.500)*2	—	—	µs	Sampling in 15 states (ADSAM.SAM = 1)
Analog input capacitance	—	—	30	pF	
Offset error	—	±2.0	±3.5	LSB	
Full-scale error	—	±2.0	±3.5	LSB	
Quantization error	—	±0.5	—	LSB	
Absolute accuracy	—	±4.0	±6.0	LSB	
DNL differential nonlinearity error (Operation at PCLKD = 60 MHz)	—	±1.5	±4.0	LSB	
DNL differential nonlinearity error (Operation at PCLKD = 30 MHz)	—	±1.5	±2.5	LSB	
INL integral nonlinearity error (Operation at PCLKD = 60 MHz)	—	±2.0	±4.0	LSB	
INL integral nonlinearity error (Operation at PCLKD = 30 MHz)	—	±2.0	±3.5	LSB	

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.
Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.
Note 2. The value in parentheses indicates the sampling time.

Table 61.55 A/D Internal Reference Voltage Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = PCLKD = 60 MHz, $T_a = T_{opr}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
A/D internal reference voltage	1.13	1.18	1.23	V	

61.7 D/A Conversion Characteristics

Table 61.56 D/A Conversion Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Resolution		—	12	12	12	Bit	
Unbuffered output	Absolute accuracy	—	—	—	±6.0	LSB	2-MΩ resistive load 10-bit conversion
	Differential nonlinearity error	DNL	—	±1.0	±2.0	LSB	2-MΩ resistive load
	Output resistance	R_O	—	8.6	—	kΩ	
	Setting time	t_S	—	—	3	µs	20-pF capacitive load
Buffered output	Load resistance	R_L	5	—	—	kΩ	
	Load capacitance	C_L	—	—	50	pF	
	Output voltage	V_O	0.2	—	AVCC1 – 0.2	V	
	Differential nonlinearity error	DNL	—	±1.0	±2.0	LSB	
	Integral nonlinearity error	INL	—	±2.0	±4.0	LSB	
	Setting time	t_S	—	—	4	µs	

61.8 Temperature Sensor Characteristics

Table 61.57 Temperature Sensor Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
Relative accuracy	—	±1	—	°C	
Temperature slope	—	4	—	mV/°C	
Output voltage	—	1.21	—	V	T_a = 25°C
Temperature sensor start time	—	—	30	µs	
Sampling time*1	4.15	—	—	µs	

Note 1. Set the S12AD1.ADSSTRT register such that the sampling time of the 12-bit A/D converter satisfies this specification.

61.9 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 61.58 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Voltage detection level	Power-on reset (POR)	Low power consumption function disabled*1	V_{POR}	2.5	2.6	2.7	V	Figure 61.102
		Low power consumption function enabled*2		1.8	2.25	2.7		
	Voltage detection circuit (LVD0)		V_{det0_1}	2.84	2.94	3.04		Figure 61.103
			V_{det0_2}	2.77	2.87	2.97		
			V_{det0_3}	2.70	2.80	2.90		
	Voltage detection circuit (LVD1)		V_{det1_1}	2.89	2.99	3.09		Figure 61.104
			V_{det1_2}	2.82	2.92	3.02		
			V_{det1_3}	2.75	2.85	2.95		
	Voltage detection circuit (LVD2)		V_{det2_1}	2.89	2.99	3.09		Figure 61.105
			V_{det2_2}	2.82	2.92	3.02		
			V_{det2_3}	2.75	2.85	2.95		
Internal reset time	Power-on reset time		t_{POR}	—	4.6	—	ms	Figure 61.102
	LVD0 reset time		t_{LVD0}	—	0.70	—		Figure 61.103
	LVD1 reset time		t_{LVD1}	—	0.57	—		Figure 61.104
	LVD2 reset time		t_{LVD2}	—	0.57	—		Figure 61.105
Minimum VCC down time			t_{VOFF}	200	—	—	µs	Figure 61.102, Figure 61.103
Response delay time			t_{det}	—	—	200	µs	Figure 61.102 to Figure 61.105
LVD operation stabilization time (after LVD is enabled)			$t_{d(E-A)}$	—	—	10	µs	Figure 61.104, Figure 61.105
Hysteresis width (LVD1 and LVD2)			V_{LVH}	—	70	—	mV	

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{det1}, and V_{det2} for the POR/ LVD.
Note 1. The low power consumption function is disabled and DEEPCUT[1:0] = 00b or 01b.
Note 2. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.




Figure 61.102 Power-on Reset Timing




Figure 61.103 Voltage Detection Circuit Timing (V_{det0})




Figure 61.104 Voltage Detection Circuit Timing (V_{det1})




Figure 61.105 Voltage Detection Circuit Timing (V_{det2})

61.10 Oscillation Stop Detection Timing

Table 61.59 Oscillation Stop Detection Circuit Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	t_{dr}	—	—	1	ms	Figure 61.106




Figure 61.106 Oscillation Stop Detection Timing


61.11 Battery Backup Function Characteristics

Table 61.60 Battery Backup Function Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
V_{BATT} = 2.0 to 3.6 V, $T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Voltage level for switching to battery backup	$V_{DETBATT}$	2.50	2.60	2.70	V	Figure 61.107
Lower-limit V_{BATT} voltage for power supply switching due to VCC voltage drop	V_{BATTSW}	2.70	—	—		
VCC-off period for starting power supply switching	$t_{VOFFBATT}$	200	—	—	µs	

Note: The VCC-off period for starting power supply switching indicates the period in which VCC is below the minimum value of the voltage level for switching to battery backup ($V_{DETBATT}$).



Note. The V_{BATT} voltage when the supplied power source switches from VCC to V_{BATT} should not be lower than V_{BATTSW}, the lower-limit V_{BATT} voltage for switching between power supplies due to a drop in the VCC voltage.

Figure 61.107 Battery Backup Function Characteristics

61.12 Flash Memory Characteristics

Table 61.61 Code Flash Memory Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Temperature range for programming/erasure: $T_a = T_{opr}$

Item		Symbol	FCLK = 4 MHz			FCLK = 15 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time N_{PEC} ≤ 100 times	128 bytes	t_{P128}	—	0.75	13.2	—	0.38	6.6	—	0.34	6	ms
	8 Kbytes	t_{P8K}	—	49	176	—	25	88	—	22	80	ms
	32 Kbytes	t_{P32K}	—	194	704	—	97	352	—	88	320	ms
Programming time N_{PEC} > 100 times	128 bytes	t_{P128}	—	0.91	15.8	—	0.46	8	—	0.41	7.2	ms
	8 Kbytes	t_{P8K}	—	60	212	—	30	106	—	27	96	ms
	32 Kbytes	t_{P32K}	—	234	848	—	117	424	—	106	384	ms
Erasure time N_{PEC} ≤ 100 times	8 Kbytes	t_{E8K}	—	78	216	—	48	132	—	43	120	ms
	32 Kbytes	t_{E32K}	—	283	864	—	173	528	—	157	480	ms
Erasure time N_{PEC} > 100 times	8 Kbytes	t_{E8K}	—	94	260	—	58	158	—	52	144	ms
	32 Kbytes	t_{E32K}	—	341	1040	—	208	632	—	189	576	ms
Reprogramming/erasure cycle*1		N_{PEC}	10000 *2	—	—	10000 *2	—	—	10000 *2	—	—	Times
Suspend delay time during programming		t_{SPD}	—	—	264	—	—	132	—	—	120	µs
First suspend delay time during erasing (in suspend priority mode)		t_{SESD1}	—	—	216	—	—	132	—	—	120	µs
Second suspend delay time during erasure (in suspend priority mode)		t_{SESD2}	—	—	1.7	—	—	1.7	—	—	1.7	ms
Suspend delay time during erasure (in erasure priority mode)		t_{SEED}	—	—	1.7	—	—	1.7	—	—	1.7	ms
Forced stop command		t_{FD}	—	—	32	—	—	22	—	—	20	µs
Data hold time*3		t_{DRP}	10	—	—	10	—	—	10	—	—	Year

Note 1. Definition of reprogram/erase cycle:
The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 128-byte program is performed 64 times for different addresses in 8-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).

Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.

Note 3. This shows the characteristics when the program/erase cycle does not exceed the specified value.

Table 61.62 Data Flash Memory Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Temperature range for programming/erasure: $T_a = T_{opr}$

Item		Symbol	FCLK = 4 MHz			FCLK = 15 MHz			20 MHz ≤ FCLK ≤ 60 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	4 bytes	t_{DP4}	—	0.36	3.8	—	0.18	1.9	—	0.16	1.7	ms
Erasure time	64 bytes	t_{DP64}	—	3.1	18	—	1.9	11	—	1.7	10	ms
	128 bytes	t_{DP128}	—	4.7	27	—	2.9	16	—	2.6	15	ms
	256 bytes	t_{DP256}	—	8.9	50	—	5.4	31	—	4.9	28	ms
Blank check time	4 bytes	t_{DBC4}	—	—	84	—	—	33	—	—	30	µs
	64 bytes	t_{DBC64}	—	—	280	—	—	110	—	—	100	µs
	2 Kbytes	t_{DBC2K}	—	—	6160	—	—	2420	—	—	2200	µs
Reprogramming/erasure cycle*1		N_{DPEC}	100000 *2	—	—	100000 *2	—	—	100000 *2	—	—	Times
Suspend delay time during programming		t_{DSPD}	—	—	264	—	—	132	—	—	120	µs
First suspend delay time during erasure (in suspend priority mode)	64 bytes	—	—	—	216	—	—	132	—	—	120	µs
	128 bytes	—	—	—	216	—	—	132	—	—	120	µs
	256 bytes	—	—	—	216	—	—	132	—	—	120	µs
Second suspend delay time during erasure (in suspend priority mode)	64 bytes	—	—	—	300	—	—	300	—	—	300	µs
	128 bytes	—	—	—	390	—	—	390	—	—	390	µs
	256 bytes	—	—	—	570	—	—	570	—	—	570	µs
Suspend delay time during erasing (in suspend priority mode)	64 bytes	—	—	—	300	—	—	300	—	—	300	µs
	128 bytes	—	—	—	390	—	—	390	—	—	390	µs
	256 bytes	—	—	—	570	—	—	570	—	—	570	µs
Forced stop command		t_{FD}	—	—	32	—	—	22	—	—	20	µs
Data hold time*3		t_{DDRP}	10	—	—	10	—	—	10	—	—	Year

Note 1. Definition of reprogram/erase cycle:
The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 4-byte program is performed 512 times for different addresses in 2-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).

Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.

Note 3. This shows the characteristics when the program/erase cycle does not exceed the specified value.




Figure 61.108 Flash Memory Programming/Erasure Suspension Timing

61.13 Boundary Scan

Table 61.63 Boundary Scan Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
$T_a = T_{opr}$,
Output load conditions: V_{OH} = 0.5 × VCC, V_{OL} = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
TCK clock cycle time	t_{TCKcyc}	100	—	—	ns	Figure 61.109
TCK clock high pulse width	t_{TCKH}	45	—	—	ns	
TCK clock low pulse width	t_{TCKL}	45	—	—	ns	
TCK clock rise time	t_{TCKr}	—	—	5	ns	
TCK clock fall time	t_{TCKf}	—	—	5	ns	
TRST# pulse width	t_{TRSTW}	20	—	—	t_{TCKcyc}	Figure 61.110
TMS setup time	t_{TMSS}	20	—	—	ns	Figure 61.111
TMS hold time	t_{TMSH}	20	—	—	ns	
TDI setup time	t_{TDIS}	20	—	—	ns	
TDI hold time	t_{TDIH}	20	—	—	ns	
TDO data delay time	t_{TDOD}	—	—	40	ns	




Figure 61.109 Boundary Scan TCK Timing




Figure 61.110 Boundary Scan TRST# Timing




Figure 61.111 Boundary Scan Input/Output Timing

Appendix 1. Port States in Each Processing Mode

Table 1.1 Port States in Each Processing State (1/6)

Port Name/ Pin Name	Operating Mode According to Registers Setting		Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
				OPE = 1	OPE = 0		IOKEEP = 1*1	IOKEEP = 0
P00/IRQ8, P01/IRQ9, P02/IRQ10	All		Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
P03/DA0/ IRQ11	All	DA0 output (DAOE0 = 1)	Hi-Z	DA output retained		Hi-Z	Hi-Z	Hi-Z
		Other than the above (DAOE0 = 0)		Keep-O*2		Keep	Keep	
P05/DA1/ IRQ13	All	DA1 output (DAOE1 = 1)	Hi-Z	DA output retained		Hi-Z	Hi-Z	Hi-Z
		Other than the above (DAOE1 = 0)		Keep-O*2		Keep	Keep	
P07/IRQ15	All		Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
P10/ IRQ0-DS/ ALE	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[ALE output] H [Other than the above] Keep-O*2	[ALE output] Hi-Z [Other than the above] Keep-O*2			
P11/ IRQ1-DS	All		Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
P12/IRQ2/ WR3#/BC3#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O*2		Keep-O	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[WR3#/BC3# output] H [Other than the above] Keep-O*2	[WR3#/BC3# output] Hi-Z [Other than the above] Keep-O*2			
P13/IRQ3/ WR2#/BC2#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O*2		Keep-O	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[WR2#/BC2# output] H [Other than the above] Keep-O*2	[WR2#/BC2# output] Hi-Z [Other than the above] Keep-O*2			
P14/IRQ4/ USB0_OVRCURA, P15/IRQ5/ CRX1-DS, P16/IRQ6/ SCL2-DS/ USB0_VBUS/ USB0_OVRCURB, P17/IRQ7/ SDA2-DS	All		Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
P20/IRQ8, P21/IRQ9, P22/USB0_ OVRCURB, P23	All		Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
P24/CS4#, P25/CS5#, P26/CS6#, P27/CS7#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[CSn# output] H [Other than the above] Keep-O	[CSn# output] Hi-Z [Other than the above] Keep-O			

Table 1.1 Port States in Each Processing State (2/6)

Port Name/ Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode IOKEEP = 1/0	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0		IOKEEP = 1*1	IOKEEP = 0
P30/ IRQ0-DS/ RTCIC0, P31/ IRQ1-DS/ RTCIC1, P32/ IRQ2-DS/ RTCIC2, P33/ IRQ3-DS, P34/IRQ4, P35/NMI	All	Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
P36, P37	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z
P40/ IRQ8-DS, P41/ IRQ9-DS, P42/ IRQ10-DS, P43/ IRQ11-DS, P44/ IRQ12-DS, P45/ IRQ13-DS, P46/ IRQ14-DS, P47/ IRQ15-DS	All	Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
P50/WR0#/ WR#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[WR0#/WR# output] H [Other than the above] Keep-O	[WR0#/WR# output] Hi-Z [Other than the above] Keep-O			
P51/WR1#/ BC1#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/disabled extended (EXBE = 1)		[WR1#/BC1# output] H [Other than the above] Keep-O	[WR1#/BC1# output] Hi-Z [Other than the above] Keep-O			
P52/RD#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[RD# output] H [Other than the above] Keep-O	[RD# output] Hi-Z [Other than the above] Keep-O			
P53/BCLK	All	Hi-Z	[Clock output] H [Other than the above] Keep-O		Keep	Keep	Hi-Z
P54/ALE	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[ALE output] L [Data output] Hi-Z [Other than the above] Keep-O	[ALE output] Hi-Z [Data output] Hi-Z [Other than the above] Keep-O			
P55/IRQ10	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Data output] Hi-Z [Other than the above] Keep-O				
P56, P57	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z

Table 1.1 Port States in Each Processing State (3/6)

Port Name/ Pin Name	Operating Mode According to Registers Setting		Reset	Software Standby Mode		Deep Software Standby Mode	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
				OPE = 1	OPE = 0	IOKEEP = 1/0	IOKEEP = 1*1	IOKEEP = 0
P60/CS0#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[CS0# output] H [Other than the above] Keep-O	[CS0# output] Hi-Z [Other than the above] Keep-O			
P61/CS1#/ SDCS#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[CS1# output] H [Data output] Hi-Z [Other than the above] Keep-O	[CS1# output] Hi-Z [Data output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh disabled (SDSELF. SFEN = 0)		[SDCS# output] H [Other than the above] Keep-O	[SDCS# output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh enabled (SDSELF. SFEN = 1)		[SDCS# output] L [Other than the above] Keep-O				
P62/CS2#/ RAS#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[CS2# output] H [Data output] Hi-Z [Other than the above] Keep-O	[CS2# output] Hi-Z [Data output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh disabled (SDSELF. SFEN = 0)		[RAS# output] H [Other than the above] Keep-O	[RAS# output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh enabled (SDSELF. SFEN = 1)		[RAS# output] L [Other than the above] Keep-O				
P63/CS3#/ CAS#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[CS3# output] H [Data output] Hi-Z [Other than the above] Keep-O	[CS3# output] Hi-Z [Data output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh disabled (SDSELF. SFEN = 0)		[CAS# output] H [Other than the above] Keep-O	[CAS# output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh enabled (SDSELF. SFEN = 1)		[CAS# output] L [Other than the above] Keep-O				
P64/CS4#/ WE#	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[CS4# output] H [Data output] Hi-Z [Other than the above] Keep-O	[CS4# output] Hi-Z [Data output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh disabled (SDSELF. SFEN = 0)		[WE# output] H [Other than the above] Keep-O	[WE# output] Hi-Z [Other than the above] Keep-O			
		Self-Refresh enabled (SDSELF. SFEN = 1)						

Table 1.1 Port States in Each Processing State (4/6)

Port Name/ Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0	IOKEEP = 1/0	IOKEEP = 1*1	IOKEEP = 0
P65/CS5#/ CKE	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CS5# output] H [Other than the above] Keep-O	[CS5# output] Hi-Z [Other than the above] Keep-O			
	Self-Refresh disabled (SDSELF. SFEN = 0)		[CKE output] H [Other than the above] Keep-O	[CKE output] Hi-Z [Other than the above] Keep-O			
	Self-Refresh enabled (SDSELF. SFEN = 1)		[CKE output] L [Other than the above] Keep-O				
P66/CS6#/ DQM0	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CS6# output] H [Other than the above] Keep-O	[CS6# output] Hi-Z [Other than the above] Keep-O			
	Self-Refresh disabled (SDSELF. SFEN = 0)		[DQM0 output] DQM0 output retained [Other than the above] Keep-O	[DQM0 output] Hi-Z [Other than the above] Keep-O			
	Self-Refresh enabled (SDSELF. SFEN = 1)						
P67/CS7#/ IRQ15/DQM1	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CS7# output] H [Other than the above] Keep-O*2	[CS7# output] Hi-Z [Other than the above] Keep-O*2			
	Self-Refresh disabled (SDSELF. SFEN = 0)		[DQM1 output] DQM1 output retained [Other than the above] Keep-O*2	[DQM1 output] Hi-Z [Other than the above] Keep-O*2			
	Self-Refresh enabled (SDSELF. SFEN = 1)						
P70/SDCLK	All	Hi-Z	[Clock output] H [Other than the above] Keep-O		Keep	Keep	Hi-Z
P71/CS1#, P72/CS2#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Address output] Address output retained [Other than the above] Keep-O	[CSn# output] Hi-Z [Address output] Hi-Z [Other than the above] Keep-O			
P73/CS3#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CS3# output] H [Other than the above] Keep-O	[CS3# output] Hi-Z [Other than the above] Keep-O			
P74/CS4#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CS4# output] H [Address output] Address output retained [Other than the above] Keep-O	[CS4# output] Hi-Z [Address output] Hi-Z [Other than the above] Keep-O			

Table 1.1 Port States in Each Processing State (5/6)

Port Name/ Pin Name	Operating Mode According to Registers Setting	Reset	Software Standby Mode		Deep Software Standby Mode	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
			OPE = 1	OPE = 0	IOKEEP = 1/0	IOKEEP = 1*1	IOKEEP = 0
P75/CS5#, P76/CS6#, P77/CS7#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[CSn# output] H [Other than the above] Keep-O	[CSn# output] Hi-Z [Other than the above] Keep-O			
Port 8	All	Hi-Z	Keep-O		Keep	Keep	Hi-Z
Port 9	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Data output] Hi-Z [Other than the above] Keep-O	[Address output] Hi-Z [Data output] Hi-Z [Other than the above] Keep-O			
PA0/DQM2	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O	[Address output] Hi-Z [Other than the above] Keep-O			
	Self-Refresh disabled (SDSELF. SFEN = 0)		[DQM2 output] DQM2 output retained [Other than the above] Keep-O	[DQM2 output] Hi-Z [Other than the above] Keep-O			
	Self-Refresh enabled (SDSELF. SFEN = 1)						
PA1/IRQ11/ DQM3	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O*2	[Address output] Hi-Z [Other than the above] Keep-O*2			
	Self-Refresh disabled (SDSELF. SFEN = 0)		[DQM3 output] DQM3 output retained [Other than the above] Keep-O*2	[DQM3 output] Hi-Z [Other than the above] Keep-O*2			
	Self-Refresh enabled (SDSELF. SFEN = 1)						
PA2, PA3/ IRQ6-DS, PA4/ IRQ5-DS, PA5 to PA7	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O*2	[Address output] Hi-Z [Other than the above] Keep-O*2			
PB0/IRQ12, PB1/ IRQ4-DS, PB2 to PB7	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [Other than the above] Keep-O*2	[Address output] Hi-Z [Other than the above] Keep-O*2			
PC0/IRQ14, PC1/IRQ12, PC2, PC3, PC4/CS3#, PC5/CS2#, PC6/IRQ13/ CS1#, PC7/IRQ14/ CS0#	Single-chip mode (EXBE = 0)	Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)		[Address output] Address output retained [CSn# output] H [Other than the above] Keep-O*2	[Address output] Hi-Z [CSn# output] Hi-Z [Other than the above] Keep-O*2			

Table 1.1 Port States in Each Processing State (6/6)

Port Name/ Pin Name	Operating Mode According to Registers Setting		Reset	Software Standby Mode		Deep Software Standby Mode	After Deep Software Standby Mode is Canceled (Return to Start-up Mode)	
				OPE = 1	OPE = 0	IOKEEP = 1/0	IOKEEP = 1*1	IOKEEP = 0
PD0/IRQ0, PD1/IRQ1, PD2/IRQ2, PD3/IRQ3, PD4/IRQ4, PD5/IRQ5, PD6/IRQ6, PD7/IRQ7	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[Data output] Hi-Z [Other than the above] Keep-O*2				
PE0, PE1, PE2/ IRQ7-DS, PE3, PE4, PE5/IRQ5, PE6/IRQ6, PE7/IRQ7	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O*2		Keep-O*3	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)	8 bits in width of bus		[Data output] Hi-Z [Other than the above] Keep-O*2				
		16 bits in width of bus		[Data output] Hi-Z				
PF0, PF1, PF2, PF3, PF4, PF5/IRQ4	All		Hi-Z	Keep-O*2		Keep	Keep	Hi-Z
Port G	Single-chip mode (EXBE = 0)		Hi-Z	Keep-O		Keep	Keep	Hi-Z
	On-chip ROM enabled/ disabled extended (EXBE = 1)			[Data output] Hi-Z [Other than the above] Keep-O				
Port H	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z
Port J	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z
Port K	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z
Port L	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z
Port M	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z
Port N	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z
Port Q	All		Hi-Z	Keep-O		Keep	Keep	Hi-Z
USB0_DM	All		Hi-Z	Keep-O*4		Hi-Z*3	Hi-Z	
USB0_DP	All		Hi-Z	Keep-O*4		Hi-Z*3	Hi-Z	

H: High-level
L: Low-level
Keep-O: Output pins retain their previous values, and input pins become high-impedance.
Keep: Pin states are retained during periods on software standby.
Hi-Z: High-impedance


Note 1. The I/O port state is retained until the DPSBYCR.IOKEEP bit is cleared to 0.
Note 2. Input is enabled if the pin is specified as the software standby cancelling source while it is used as an external interrupt pin.
Note 3. Input is enabled if the pin is specified as the deep software standby cancelling source.
Note 4. Input is enabled while the pin is used as an input pin.

Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas Electronics Corporation website.

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFBGA224-13x13-0.80	PLBG0224GA-A	224FHE	0.4


Unit: mm



Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	12.9	13.0	13.1
E	12.9	13.0	13.1
A	—	—	1.40
A_1	0.30	0.35	0.40
e	—	0.80	—
b	0.40	0.45	0.50
x_1	—	—	0.15
x_2	—	—	0.08
y	—	—	0.10
y_1	—	—	0.20
n	—	224	—
Z_D	—	0.90	—
Z_E	—	0.90	—

Figure A 224-Pin LFBGA (PLBG0224GA-A)


JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LFBGA176-13x13-0.80	PLBG0176GA-A	BP-176/BP-176V	0.45g




Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	13.0	—
E	—	13.0	—
v	—	—	0.15
w	—	—	0.20
A	—	—	1.40
A_1	0.35	0.40	0.45
e	—	0.80	—
b	0.45	0.50	0.55
x	—	—	0.08
y	—	—	0.10
y_1	—	—	0.2
S_D	—	—	—
S_E	—	—	—
Z_D	—	0.90	—
Z_E	—	0.90	—


Figure B 176-Pin LFBGA (PLBG0176GA-A)

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LFQFP176-24x24-0.50	PLQP0176KB-C	——	1.8g



NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.






Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	23.8	24.0	24.2
E	23.8	24.0	24.2
A2	——	1.4	——
HD	25.8	26.0	26.2
HE	25.8	26.0	26.2
A	——	——	1.7
A1	0.05	——	0.15
bp	0.15	0.20	0.27
c	0.09	——	0.20
θ	0°	3.5°	8°
e	——	0.5	——
x	——	——	0.08
y	——	——	0.08
Lp	0.45	0.6	0.75
L1	——	1.0	——

Figure C 176-Pin LFQFP (PLQP0176KB-C)

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-TFLGA145-7x7-0.50	PTLG0145KA-A	145F0G	0.1g




Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	7.0	—
E	—	7.0	—
v	—	—	0.15
w	—	—	0.20
A	—	—	1.05
e	—	0.5	—
b	0.21	0.25	0.29
b_1	0.29	0.34	0.39
x	—	—	0.08
y	—	—	0.08
Z_D	—	0.5	—
Z_E	—	0.5	—


Figure D 145-Pin TFLGA (PTLG0145KA-A)


JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP144-20x20-0.50	PLQP0144KA-B	—	1.2

Unit: mm



NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.






Detail F

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	19.9	20.0	20.1
E	19.9	20.0	20.1
A_2	—	1.4	—
H_D	21.8	22.0	22.2
H_E	21.8	22.0	22.2
A	—	—	1.7
A_1	0.05	—	0.15
b_p	0.17	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L_p	0.45	0.6	0.75
L_1	—	1.0	—

Figure E 144-Pin LFQFP (PLQP0144KA-B)

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP100-14x14-0.50	PLQP0100KB-B	—	0.6

Unit: mm



NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A_2	—	1.4	—
H_D	15.8	16.0	16.2
H_E	15.8	16.0	16.2
A	—	—	1.7
A_1	0.05	—	0.15
b_p	0.15	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L_p	0.45	0.6	0.75
L_1	—	1.0	—

Figure F 100-Pin LFQFP (PLQP0100KB-B)

REVISION HISTORY	RX66N Group User's Manual: Hardware

Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

Rev.	Date	Description		Classification
		Page	Summary	
1.00	May 31, 2019	—	First edition, issued	
1.11	Feb 26, 2021	1. Overview		
		84, 85	Table 1.3 List of Products, changed	
		9. Clock Generation Circuit		
		320	Table 9.1 Specifications of Clock Generation Circuit (1/2), changed	
		359	Table 9.6 Internal Clocks and Supply Destination Modules (1/2), changed	
		366	9.10.2 Note on Rewriting the SCKCR3 Register, added	TN-RX*-A0224B/E
		10. Clock Frequency Accuracy Measurement Circuit (CAC)		
		381	10.3.1 Measuring Clock Frequency, changed	
		13. Register Write Protection Function		
		436	Table 13.1 Association between PRCR Bits and Registers to be Protected, changed	
		15. Interrupt Controller (ICUD)		
		450	Table 15.1 ICU Specifications (2/2), changed	
		479	15.2.26 Software Configurable Interrupt B Request Register k (PIBRk) (k = 0h to Bh), Note1, changed	
		480	15.2.27 Software Configurable Interrupt A Request Register k (PIARk) (k = 0h to Ah, Ch), Note 1, changed	
		485	Table 15.3 Interrupt Sources for Software Configurable Interrupt B (3/3), changed	
		502 to 504	Table 15.7 Group Interrupt Requests, changed	
		521	15.7.7.1 Polling for Software Configurable Interrupts, Note 1, changed	
		16. Buses		
		530	Table 16.6 Pin Configuration of the External Bus (1/2), changed	
		565, 566, 568	16.4.1 Data Alignment Control for CS Area, changed	
		20. Data Transfer Controller (DTCb)		
		769	Figure 20.1 DTC Block Diagram, changed	
		778	20.2.9 DTC Vector Base Register (DTCVBR), changed	
		781	20.2.13 DTC Index Table Base Register (DTCIBR), changed	
		21. Event Link Controller (ELC)		
		821, 822	Table 21.3 Correspondence between Values Set in ELSRn.ELS[7:0] Bits and Event Signals, changed	
		23. Multi-Function Pin Controller (MPC)		
		881 to 883	Table 23.1 Functions Assigned to Each Multiplexed Pin (17/24) to (19/24), changed	
		893	23.2.3 P1n Pin Function Control Register (P1nPFS) (n = 0 to 7) Table 23.4 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-Pin LFQFP, changed	
		894	Table 23.5 Register Settings for Input/Output Pin Function in 145-Pin TFLGA, 144-/100-Pin LFQFP, changed	
		895	23.2.4 P2n Pin Function Control Register (P2nPFS) (n = 0 to 7) Table 23.6 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA, changed	

Rev.	Date	Description		Classification
		Page	Summary	
1.11	Feb 26, 2021	902	23.2.10 P8n Pin Function Control Register (P8nPFS) (n = 0 to 7) Table 23.13 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-Pin LFQFP, changed	
		903	Table 23.14 Register Settings for Input/Output Pin Function in 145-Pin TFLGA, 144-Pin LFQFP, changed	
		907	23.2.14 PCn Pin Function Control Register (PCnPFS) (n = 0 to 7) Table 23.18 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA, changed	
		909	23.2.15 PDn Pin Function Control Register (PDnPFS) (n = 0 to 7) Table 23.19 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA, changed	
		911	23.2.16 PEn Pin Function Control Register (PEnPFS) (n = 0 to 7) Table 23.20 Register Settings for Input/Output Pin Function in 224-/176-Pin LFBGA, 176-/144-Pin LFQFP, 145-Pin TFLGA, changed	
		918	23.2.22 PMn Pin Function Control Register (PMnPFS) (n = 0 to 7) Table 23.29 Register Settings for Input/Output Pin Function in 224-Pin LFBGA, changed	
		24. Multi-Function Timer Pulse Unit 3 (MTU3a)		
		940	Table 24.2 MTU Functions, changed	
		945	Table 24.5 CCLR[2:0] (MTU1 and MTU2), changed	
		957	Table 24.15 TIOR (MTU1), changed	
		964	Table 24.29 TIOR (MTU1), changed	
		982	24.2.16 Timer Longword General Registers (TGRALW, TGRBLW), changed	
		1003	24.2.32 Timer Waveform Control Registers (TWCRA, TWCRB), changed	
		25. Port Output Enable 3 (POE3a)		
		1197	25.2.15 MTU0 Pin Select Register 1 (M0SELR1), changed	
		1198	25.2.16 MTU0 Pin Select Register 2 (M0SELR2), changed	
		1199	25.2.17 MTU3 Pin Select Register (M3SELR), changed	
		1200	25.2.18 MTU4 Pin Select Register 1 (M4SELR1), changed	
		1201	25.2.19 MTU4 Pin Select Register 2 (M4SELR2), changed	
		1202	25.2.20 MTU6 Pin Select Register (M6SELR), changed	
		1208	Table 25.4 Correspondence between MTU Pins, changed	
		1209	25.3.2 Input-Level Detection Operation, changed	
			(1) Falling Edge Detection, changed	
		1210	(2) Low-Level Detection, changed	
		1211	25.3.6 Additional Functions for High-Impedance Control, changed	
		30. 8-Bit Timer (TMRb)		
		All	Terms unified: baud rate clock → base clock	
		1531	Chapter title, changed	
		1536	30.2.1 Timer Counter (TCNT), changed	
		1537	30.2.2 Time Constant Register A (TCORA), changed	
			30.2.3 Time Constant Register B (TCORB), changed	
		1538	30.2.4 Timer Control Register (TCR), changed	
		33. Realtime Clock (RTCd)		
		1612	33.2.17 RTC Control Register 1 (RCR1), changed	
		1614, 1615	33.2.18 RTC Control Register 2 (RCR2), changed	TN-RX*-A0236B/E
		1622	33.2.23 Time Capture Control Register n (RTCCRn) (n = 0 to 2), changed	
		1629	Figure 33.3 Clock and Count Mode Setting Procedure, changed	TN-RX*-A0236B/E
		1630	Figure 33.4 Setting the Time, changed	
		1631	Figure 33.5 30-Second Adjustment, changed	
		1637	33.3.9 Time Capture Function, changed	
		1642	33.6.5 Notes on Writing to and Reading from Registers, changed	
		1643	Figure 33.14 Initialization Procedure, changed	TN-RX*-A0236B/E

Rev.	Date	Description		Classification
		Page	Summary	
1.11	Feb 26, 2021	39. USB 2.0 FS Host/Function Module (USBb)		
		All	Terms unified: PIPEn → Pipe n	
		1755	39.1 Overview, changed	
			Table 39.1 USB Specifications, changed	
		1756	Table 39.2 USB Pin Configuration, changed	
		1759, 1760	39.2.2 System Configuration Status Register 0 (SYSSTS0), changed	
		1761	39.2.3 Device State Control Register 0 (DVSTCTR0), changed	
		1764, 1765	39.2.4 CFIFO Port Register (CFIFO), D0FIFO Port Register (D0FIFO), D1FIFO Port Register (D1FIFO) (2) When the MBW bit is 0, changed	
		1768, 1769	39.2.5 CFIFO Port Select Register (CFIFOSEL), D0FIFO Port Select Register (D0FIFOSEL), D1FIFO Port Select Register (D1FIFOSEL) • D0FIFOSEL, D1FIFOSEL, changed	
		1771	39.2.6 CFIFO Port Control Register (CFIFOCTR), D0FIFO Port Control Register (D0FIFOCTR), D1FIFO Port Control Register (D1FIFOCTR), changed	
		1772	39.2.7 Interrupt Enable Register 0 (INTENB0), Note 1, changed	
		1773	39.2.8 Interrupt Enable Register 1 (INTENB1), Note 1, changed	
		1815	39.2.37 Deep Standby USB Transceiver Control/Pin Monitoring Register (DPUSR0R), changed	
		1816, 1817	39.2.38 Deep Standby USB Suspend/Resume Interrupt Register (DPUSR1R), changed	
		1818	39.3.1.2 Controller Function Selection, changed	
			39.3.1.3 Controlling USB Data Bus Resistors, changed	
		1823	39.3.1.5 Release from Deep Software Standby Mode Due to USB Suspend/ Resume Interrupts, changed	
			Figure 39.6 Overview of Connection between USB Resume Detecting Unit and USB0 I/O Pins, title, changed	
		1824	Table 39.12 USB0 Suspend/Resume Interrupt Sources and Corresponding I/O Pins, title changed	
			Figure 39.7 USB Setting Flowchart for Transition to Deep Software Standby Mode as Host/Function Controller, changed	
		1825	Figure 39.8 USB Setting Flowchart for Canceling Deep Software Standby Mode as Host Controller, changed	
		1826	Figure 39.9 USB Setting Flowchart for Canceling Deep Software Standby Mode as Function Controller, changed	
		1827	Table 39.13 Interrupt Sources, changed	
		1828	Figure 39.10 Circuits Related to Interrupts in USB, changed	
		1863	39.4.1 Setting the Module-Stop Function, changed	
		40. Serial Communications Interface (SCIj, SCIi, SCIh)		
		1868	Table 40.3 SCIh Specifications (2/2), changed	
		1882	40.2.7 Transmit FIFO Data Register (FTDR), changed	
		1883	40.2.9 Serial Mode Register (SMR) (1) Non-Smart Card Interface Mode (SCMR.SMIF = 0), Note 4, changed	
		1885	(2) Smart Card Interface Mode (SCMR.SMIF = 1), Note 2, changed	
		1887, 1888	40.2.10 Serial Control Register (SCR) (1) Non-Smart Card Interface Mode (SCMR.SMIF = 0), changed	
		1898	40.2.11 Serial Status Register (SSR/SSRFIFO) (3) Non-Smart Card Interface Mode and FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 1), changed	
		1899	40.2.12 Smart Card Mode Register (SCMR), changed	
		1915	40.2.15 Serial Extended Mode Register (SEMR), Note 1, changed	
		1929	40.2.24 Line Status Register (LSR), changed	
		1932	40.2.27 Serial Port Register (SPTR), changed	
			Table 40.30 Controlling the TXDn pin, changed	
		1946	40.3.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode, Note 1, changed	
		1948	40.3.5 CTS and RTS Functions, changed	

Rev.	Date	Description		Classification
		Page	Summary	
1.11	Feb 26, 2021	1952	40.3.7 SCI Initialization (Asynchronous Mode), changed	
			Figure 40.11 Sample SCI Initialization Flowchart (Asynchronous Mode) (for SCI0 to SCI6 and SCI12), changed	
		1954	Figure 40.12 Sample SCI Initialization Flowchart (Asynchronous Mode, FIFO enabled) (for SCI7 to SCI11), changed	
		1959	40.3.8 Serial Data Transmission (Asynchronous Mode) (2) SCI7 to SCI11 When FIFO is Enabled, changed	
		1961	Table 40.33 Status Flags in the SSR Register and Receive Data Handling, title changed	
		1972	40.5.2 CTS and RTS Functions, changed	
		1973	40.5.3 SCI Initialization (Clock Synchronous Mode), changed	
			Figure 40.28 Example of SCI Initialization Flowchart (Clock Synchronous Mode), changed	
		1978	40.5.4 Serial Data Transmission (Clock Synchronous Mode) (2) SCI7 to SCI11 When FIFO is Enabled, changed	
		1979, 1980	40.5.5 Serial Data Reception (Clock Synchronous Mode) (1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled, changed	
		1981	Figure 40.35 Example Flowchart of Serial Reception in Clock Synchronous Mode, changed	
		1983	Figure 40.36 Example Flowchart of Simultaneous Serial Transmission and Reception in Clock Synchronous Mode, changed	
		1988	Figure 40.42 Example of SCI Initialization Flowchart (Smart Card Interface Mode), changed	
		1993	40.6.7 Serial Data Reception (Except in Block Transfer Mode), changed	
		2001	Figure 40.55 Example of the Flowchart of SCI Initialization (for Simple I^2C Mode), changed	
		2003	Figure 40.58 Example of the Procedure for Master Transmission Operations in Simple I^2C Mode (with Transmission Interrupts and Reception Interrupts in Use), changed	
		2010	40.8.5 SCI Initialization (Simple SPI Mode), changed	
		2027	Figure 40.79 Block Diagram of Digital Noise Filter, title changed	
		2028	40.12.2 Interrupts in Asynchronous Mode, Clock Synchronous Mode, and Simple SPI Mode (1) SCI0 to SCI6 and SCI12, and SCI7 to SCI11 when FIFO is Disabled, changed	
		2029	(2) SCI7 to SCI11 When FIFO is Enabled, changed	
		2043	40.14.14 Note on Transmit Enable Bit (TE Bit), Note 1, changed	
		41. I^2C-bus Interface (RIICa)		
		All	Term unified Notation unified	
		2044, 2045	Table 41.1 RIIC Specifications, changed	
		2045	Figure 41.1 RIIC Block Diagram (n = 0 to 2), changed	
		2046	Figure 41.2 I/O Pin Connection to the External Circuit (I^2C-bus Configuration Example), changed	
		2047	41.2.1 I^2C-bus Control Register 1 (ICCR1), changed	
		2052	41.2.2 I^2C-bus Control Register 2 (ICCR2), changed	
		2055	41.2.4 I^2C-bus Mode Register 2 (ICMR2), changed	
		2067, 2069	41.2.10 I^2C-bus Status Register 2 (ICSR2), changed	
		2096	Figure 41.25 AASy Flag Set Timing with 10-Bit Address Format Selected, changed	
		2098	41.7.3 Device-ID Address Detection	TN-RX*-A0227A/E
		2099	Figure 41.28 Set/Clear Timing of the AASy and DID Flags during Reception of Device-ID Address, changed	
		2102	41.8.2 NACK Reception Transfer Suspension Function, changed	
			Figure 41.31 Suspension of Data Transmission When NACK is Received (NACKE = 1), changed	
		2113	41.11.2 Additional SCL Output Function, changed	
			Figure 41.40 Additional SCL Output Function (CLO Bit), changed	
		2118	Table 41.7 Reset States of Registers and Functions When a Reset is Applied or a Condition is Detected, changed	

Rev.	Date	Description		Classification
		Page	Summary	
1.11	Feb 26, 2021	43. Serial Peripheral Interface (RSPIc)		
		2176	43.1 Overview, changed	
		2176, 2177	Table 43.1 RSPI Specifications, changed	
		2180, 2181	43.2.1 RSPI Control Register (SPCR), changed	
		2182	43.2.2 RSPI Slave Select Polarity Register (SSLP), changed	
		2183	43.2.3 RSPI Pin Control Register (SPPCR), changed	
		2084 to 2086	43.2.4 RSPI Status Register (SPSR), changed	
		2194	43.2.9 RSPI Data Control Register (SPDCR), changed	
		2199	43.2.13 RSPI Control Register 2 (SPCR2), changed	
		2200	43.2.14 RSPI Command Register m (SPCMDm) (m = 0 to 7), changed	
		2204	Table 43.5 Relationship between RSPI Modes and SPCR Settings and Description of Each Mode, Note, changed	
		2205	43.3.2 Controlling RSPI Pins, changed	
		2214	43.3.4.1 When Parity is Disabled (SPCR2.SPPE = 0) (2) MSB First Transfer (24-Bit Data), changed	
		2216	(4) LSB First Transfer (24-Bit Data), changed	
		2218	43.3.4.2 When Parity is Enabled (SPCR2.SPPE = 1) (2) MSB First Transfer (24-Bit Data), changed	
		2225	43.3.6 Communications Operating Mode, changed	
			43.3.6.1 Full-Duplex Communications (SPCR.TXMD = 0), changed	
			Figure 43.26 Operation Example of SPCR.TXMD = 0, changed	
		2226	43.3.6.2 Transmit-only Simplex Communications (SPCR.TXMD = 1), changed	
		2227	43.3.7 Transmit Buffer Empty/Receive Buffer Full Interrupts, changed	
		2228	43.3.8 Idle Interrupt, added	
		2229	43.3.9 Error Detection, changed	
			Table 43.8 Relationship between Non-Normal Transfer Operations and RSPI Error Detection Function, changed	
		2230	43.3.9.1 Overrun Error, changed	
		2232	43.3.9.2 Parity Error, changed	
		2233	43.3.9.4 Underrun Error, changed	
		2234	43.3.10.1 Initialization by Clearing the SPE Bit, changed	
		2238	43.3.11.1 Master Mode Operation (4) Burst Transfer, changed	
		2241	Figure 43.37 Example of Initialization Flowchart in Master Mode (SPI Operation), changed	
		2242	(9) Software Processing Flow (a) Transmit Processing Flow, changed	
		2243	(b) Receive Processing Flow, changed	
		2244	(c) Flow of Error Processing, changed	
		2247	43.3.11.2 Slave Mode Operation (6) Software Processing Flow (b) Receive Processing Flow, changed	
		2248	(c) Flow of Error Processing, changed	
		2249	43.3.12 Clock Synchronous Operation, changed	
		2253	43.3.12.1 Master Mode Operation (5) Flow of Software Processing, changed	
		2254	43.3.12.2 Slave Mode Operation (4) Flow of Software Processing, changed	
		2256	Figure 43.51 Flowchart for Self-Diagnosis of Parity Circuit, changed	
		2257	43.3.15 Interrupt Sources, changed	
			Table 43.13 Interrupt Sources of RSPI, changed	
		2259	43.4.4 Idle Event Output, changed	
			43.4.5 Transmit End Event Output, changed	
			Table 43.15 Generating Conditions of Transmit End Event (Slave mode), changed	
		46. Enhanced Serial Sound Interface (SSIE)		
		2315	46.1 Overview, changed	
			Table 46.1 Features of SSIE, changed	
		2316	Figure 46.1 Definitions of Terms Related to Data Format, changed	

Rev.	Date	Description		Classification
		Page	Summary	
1.11	Feb 26, 2021	2320, 2321	46.2.1 Control Register (SSICR), changed	
		2322	Table 46.4 The Value of the LRCKP Bit and Responses to the States of the LR clock, changed	
		2341	46.3.2.1 Mute Function, changed	
		2343	Table 46.10 Control Bits Valid in Each Transfer Mode, changed	
		53. Trusted Secure IP (TSIP)		
		2625	Table 53.1 Specifications of Trusted Secure IP (1/2), changed	TN-RX*-A0223A/E
		2626	Figure 53.1 Trusted Secure IP Block Diagram, changed	
		54. 12-Bit A/D Converter (S12ADFa)		
		2642	54.2.1 A/D Data Registers y (ADDRy) (y = 0 to 20), A/D Data Duplication Register (ADDBLDR), A/D Data Duplication Register A (ADDBLDRA), A/D Data Duplication Register B (ADDBLDRB), A/D Temperature Sensor Data Register (ADTSDR), A/D Internal Reference Voltage Data Register (ADOCDR), changed	
		2704, 2705	54.2.36 A/D Comparison Function Window B Channel Select Register (ADCMPBNSR), changed	
		2734	54.3.3.7 A/D Conversion With Temperature Sensor Output/Internal Reference Voltage Selected, changed	
		56. Temperature Sensor (TEMPS)		
		2793	56.3.2 Setting of 12-Bit A/D Converter Unit 1, changed	
		57. Data Operation Circuit (DOC)		
		All	Term unified Notation unified	
		60. Flash Memory (FLASH)		
		2793	Table 60.1 Specifications of Flash Memory, changed	
		2848	60.4.23 Unique ID Register n (UIDRn) (n = 0 to 3), changed	
		2855	Table 60.10 List of FACI Commands, changed	
		2889	Table 60.17 I/O Pins Used in Boot Mode, changed	
		2890	60.11.2 Boot Mode (for the USB Interface), changed	
			Figure 60.35 System Configuration in Boot Mode (for the USB Interface), changed	
			Table 60.18 Enumeration Information, changed	
		2901	60.15.4 Packet Format (1) Command packet, changed	
			(2) Status packet and data packet, changed	
		2934	60.15.26 Area Information Acquisition Command Data packet in linear mode, changed	
		2935	Data packet in dual mode, changed	
		2942	60.18.2 Reading Data Flash Memory, changed	
		2943	Figure 60.53 Cases where CPU is Allowed to Operate in Relation to the TM Area when the TM Function is Enabled, changed	
		61. Electrical Characteristics		
		2954, 2955	Table 61.6 DC Characteristics (3), Note 3, changed	TN-RX*-A0221A/E
		2963	Table 61.18 HOCO Clock Timing, changed	
		2970	Table 61.26 Bus Timing, Conditions 1, Conditions 2, changed	TN-RX*-A0244A/E
		2973	Figure 61.21 External Bus Timing/Normal Write Cycle (Bus Clock Synchronized), changed	
		2974	Figure 61.23 External Bus Timing/Page Write Cycle (Bus Clock Synchronized), changed	
		2983	Table 61.27 EXDMAC Timing, Conditions, changed	
		2984 to 3023	61.4.7 Timing of On-Chip Peripheral Modules, order of tables changed	
		2987	Figure 61.41 MTU Clock Input Timing, changed	TN-RX*-A0244A/E
		2991	Figure 61.51 Output Disable Time of POEG in Response to the Oscillation Stop Detection, changed	
		2995	Figure 61.56 Simple IIC Bus Interface Input/Output Timing, added	
		3020	Table 61.48 GLCDC Timing, changed	

RX66N Group User's Manual: Hardware

Publication Date: Rev.1.00 May 31, 2019
Rev.1.11 Feb 26, 2021

Published by: Renesas Electronics Corporation

RX66N Group

Renesas Electronics Corporation

R01UH0825EJ0111