

*MP28301* Ultra-Low 500nA Iq, Wide Input 2-5.5V, 700mA Step-Down Regulator Plus 300nAlq, 2-5.5V Input, 100mA LDO in a 2x2mm QFN

The Future of Analog IC Technology

### DESCRIPTION

The MP28301 is a monolithic powermanagement unit containing a 700mA, highefficiency, step-down, switching converter and a 100mA LDO regulator. The nA quiescent current provides extremely high efficiency when the load current is in the  $\mu$ A range. With the minimum input voltage as low as 2V, the MP28301 allows the system to operate directly from the battery.

The constant-on-time (COT) control scheme provides fast transient response, high light-load efficiency, and requires minimal capacitance. The regulation is made tight by integrating an error amplifier to correct the output voltage.

A 100mA LDO regulator provides easy system configuration with a clean output voltage.

The CTRL pins control the on/off and output voltage selection functions.

Fault protection features include under-voltage lockout (UVLO), over-current protection (OCP), and thermal shutdown.

The MP28301 requires a minimal number of readily available, standard, external components and is available in a small QFN-12 (2mmx2mm) package.

### FEATURES


- 700mA Buck Switcher
  - o Ultra-Low I<sub>Q</sub>: 500nA
  - Wide 2.0V to 5.5V Operating Input Range
  - o Seven Selectable Output Voltages
  - Up to 700mA Output Current
  - 1.5MHz Switching Frequency in Continuous Conduction Mode (CCM)
  - o 100% Duty Cycle in Dropout
  - $\circ~~0.25\Omega$  and  $0.25\Omega$  Internal Power MOSFET Switches
  - Cycle-by-Cycle Over-Current Protection (OCP)
  - Short-Circuit Protection (SCP) with Hiccup Mode
- 100mA LDO
  - o Ultra-Low I<sub>Q</sub>: 300nA
  - o 2.0V to 5.5V Operating Input Range
  - Three Selectable Output Voltages
  - Over-Temperature Protection (OTP)
- Available in a QFN-12 (2mmx2mm)Package


### **APPLICATIONS**

- Wearables
- IoT Devices
- Portable Instruments
- Battery-Powered Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.







1 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



### **ORDERING INFORMATION**

Part Number*	Package	Top Marking	
MP28301GG	QFN-12 (2mmx2mm)	See Below	


\* For Tape & Reel, add suffix -Z (e.g. MP28301GG-Z)

### **TOP MARKING**

# EGY

#### LLL

EG: Product code of MP28301GG Y: Year code LLL: Lot number



### **PACKAGE REFERENCE**



### ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (VIN1/2).....6V

V <sub>SW1</sub>	
	-0.3V (-5V for <10ns) to
6\	/ (8V for <10ns or 10V for <3ns)
All other pins	

Continuous power dissipation ( $T_A$ =+25°C)

Junction temperature	150°C
Lead temperature	

### Storage temperature .....-65°C to +150°C

Recommended Operating Conditions <sup>(3)</sup>

Supply voltage (VIN1/2)..... 2.0V to 5.5V Operating junction temp. (T<sub>J</sub>)....-40°C to +125°C

#### Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

QFN-12 (2mmx2mm)...... 80 ..... 16 ...°C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



### **ELECTRICAL CHARACTERISTICS**

VIN1 = 3.6V, VIN2 = 3.6V,  $T_J$  = -40°C to +125°C, typical value is tested at  $T_J$  = 25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Buck Section		· · · · ·				
Input voltage range <sup>(5)</sup>	V <sub>IN1</sub>		2.0		5.5	V
Under-voltage lockout threshold rising for buck	VIN1_UVLO_R		1.65	1.8	1.95	V
Under-voltage lockout threshold hysteresis for buck	VIN1_UVLO_H			150		mV
Supply current (shutdown)	ISD_25	CTRL1/2/3=0V, or EN=0		70		nA
Supply current (quiescent)	Іо_виск	No load, CTRL4/5=0V, CTRL1/2/3=H/L/H, OUT1=1.8V, not switching		500		nA
High-side switch on resistance	Rdson1_H			0.25		Ω
Low-side switch on resistance	RDSON1_L			0.25		Ω
Switch leakage current	Ilk_sw1	CTRL1/2/3 = 0V, VIN1=5.5V, V <sub>SW</sub> = 0V and 5.5V, T <sub>J</sub> =25°C	-100	0	100	nA
High-side current limit	ILIM1_H		1000	1200	1400	mA
Low-side switch valley current (sourcing)	Ilimv1_l		750	920		mA
Low-side switch zero crossing current	I <sub>ZCD</sub>		0	20		mA
On time	Ton	V <sub>IN1</sub> =3.6V, V <sub>OUT</sub> =1.8V	280	330	380	ns
Input voltage range for LDO <sup>(5)</sup>	V <sub>IN2</sub>	When VIN1>VIN1_UVLO	2.0		5.5	V
Minimum on time	T <sub>MIN_ON</sub>			60		ns
Minimum off time	Tmin_off			100		ns
Maximum duty cycle <sup>(5)</sup>	DMAX			100		%
	Vout	CTRL1/2/3=H/L/H, T <sub>J</sub> =25°C, Iout=0.1A	1.782	1.800	1.818	V
Output voltage accuracy		CTRL1/2/3=H/L/H, T <sub>J</sub> =-40°C to 85°C, I <sub>OUT</sub> =0.1A	1.773		1.827	
Line/load regulation of buck <sup>(6)</sup>		From 2.5V to 5.5V, from 0A to 700mA	-1		1	%
LDO Section						
Supply current (quiescent)	IQ_LDO	No load, CTRL1/2/3 = 0V, CTRL4/5 = L/H, no load current from VIN2		300		nA
Supply current (shutdown)	ISD_25	CTRL4/5 = 0V, or EN = 0		50		nA
Voltage dropout of LDO	VDP	I <sub>LDO</sub> = 0.1A, V <sub>OUT</sub> = 3.0V		50		mV
Dropout resistance	RDP			0.5		Ω



### ELECTRICAL CHARACTERISTICS(continued)

VIN1 = 3.6V, VIN2 = 3.6V,  $T_J$  = -40°C to +125°C, typical value is tested at  $T_J$  = 25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
Current limit of LDO	ILIM_LDO		150	200		mA	
	Vout	CTRL4/5=H/L, TJ=25°C,	1.188	1.200	1.212	v	
DC output voltage accuracy		CTRL4/5=H/L,TJ=-40°C to 85°C	1.182		1.218		
De output vonage accuracy	VOUT	Internal reference, T <sub>A</sub> =-40°C to 85°C	0.591	0.600	0.609		
Line regulation of LDO		I <sub>OUT</sub> =1mA		0		%	
Load regulation of LDO		IOUT=1mA to 100mA	-1		1	%	
		10Hz, I <sub>OUT</sub> =100mA		40			
Power supply rejection ratio <sup>(6)</sup>	PSRR	100Hz, Iout=100mA		20		dB	
		1kHz, Iout=100mA		15		1	
Both Buck and LDO							
		Buck		110		μs	
Internal soft-start time	T <sub>SS</sub>	LDO: V <sub>OUT</sub> = 3.0V, I <sub>OUT</sub> = 100mA, Co = 1µF	2			ms	
Discharge resistance during enable off	Rdis_off			50		Ω	
CTRL high logic	CTRLH		1.2			V	
CTRL low logic	CTRL∟				0.4	V	
		V <sub>CTRL</sub> = 3.6V		1			
CTRL input current	ICTRL	V <sub>CTRL</sub> = 0		0		nA	
		V <sub>EN</sub> = 0V		0			
CTRL 1/2/3 turn-on delay	T <sub>D123</sub>			200		μs	
CTRL4/5turn-on delay	T <sub>D45</sub>			300			
CTRL pull-down resistor	R <sub>PD</sub>	Not present when CTRL is high to avoid $I_Q$ impact		2		MΩ	
Power good threshold	PG	FB with respect to the regulation		90		%	
Power good hysteresis	PG <sub>Hys</sub>			10		%	
Power good delay	PGTD			75		μs	
Power good sink current capability	V <sub>PG_LO</sub>	Sink 1mA			0.4	V	
Power good leakage current	IPGLK	V <sub>PGBUS</sub> =1.8V			10	nA	
Thermal shutdown (5)	Tsd			150		°C	
Thermal hysteresis <sup>(5)</sup> T <sub>SDHY</sub>				30		°C	

NOTES:


5) Guaranteed by design.

6) Data derived from bench characterization test.



### **TYPICAL PERFORMANCE CHARACTERISTICS**

VIN1=3.6V,  $V_{OUT1}=1.8V$ ,  $L_1=2.2\mu$ H,  $C_{IN1}=10\mu$ F,  $C_{OUT1}=10\mu$ F, VIN2=3.6V,  $V_{OUT2}=1.2V$ ,  $C_{IN2}=1\mu$ F,  $C_{OUT2}=1\mu$ F,  $T_A = +25^{\circ}$ C, unless otherwise noted.




MP28301 Rev. 1.1 6/12/2019

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




VIN1=3.6V,  $V_{OUT1}=1.8V$ ,  $L_1=2.2\mu$ H,  $C_{IN1}=10\mu$ F,  $C_{OUT1}=10\mu$ F, VIN2=3.6V,  $V_{OUT2}=1.2V$ ,  $C_{IN2}=1\mu$ F,  $C_{OUT2}=1\mu$ F,  $T_A = +25^{\circ}$ C, unless otherwise noted.



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




VIN1=3.6V,  $V_{OUT1}=1.8V$ ,  $L_1=2.2\mu$ H,  $C_{IN1}=10\mu$ F,  $C_{OUT1}=10\mu$ F, VIN2=3.6V,  $V_{OUT2}=1.2V$ ,  $C_{IN2}=1\mu$ F,  $C_{OUT2}=1\mu$ F,  $T_A = +25^{\circ}$ C, unless otherwise noted.




1 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




VIN1=3.6V,  $V_{OUT1}=1.8V$ ,  $L_1=2.2\mu$ H,  $C_{IN1}=10\mu$ F,  $C_{OUT1}=10\mu$ F, VIN2=3.6V,  $V_{OUT2}=1.2V$ ,  $C_{IN2}=1\mu$ F,  $C_{OUT2}=1\mu$ F,  $T_A = +25^{\circ}$ C, unless otherwise noted.



### Output Current Derating vs. Ambient Temperature




#### T<sub>RISING</sub>vs. Output Current






VIN1=3.6V,  $V_{OUT1}=1.8V$ ,  $L_1=2.2\mu$ H,  $C_{IN1}=10\mu$ F,  $C_{OUT1}=10\mu$ F, VIN2=3.6V,  $V_{OUT2}=1.2V$ ,  $C_{IN2}=1\mu$ F,  $C_{OUT2}=1\mu$ F,  $T_A = +25^{\circ}$ C, unless otherwise noted.







VIN1=3.6V,  $V_{OUT1}=1.8V$ ,  $L_1=2.2\mu$ H,  $C_{IN1}=10\mu$ F,  $C_{OUT1}=10\mu$ F, VIN2=3.6V,  $V_{OUT2}=1.2V$ ,  $C_{IN2}=1\mu$ F,  $C_{OUT2}=1\mu$ F,  $T_A = +25^{\circ}$ C, unless otherwise noted.







VIN1 = 3.6V,  $V_{OUT1}$  = 1.8V,  $L_1$  = 2.2µH,  $C_{IN1}$  = 10µF,  $C_{OUT1}$  = 10µF, VIN2 = 3.6V,  $V_{OUT2}$  = 1.2V,  $C_{IN2}$  = 1µF,  $C_{OUT2}$  = 1µF,  $T_A$  = +25°C, unless otherwise noted.









### Short-Circuit Steady








VIN1 = 3.6V,  $V_{OUT1}$  = 1.8V,  $L_1$  = 2.2µH,  $C_{IN1}$  = 10µF,  $C_{OUT1}$  = 10µF, VIN2 = 3.6V,  $V_{OUT2}$  = 1.2V,  $C_{IN2}$  = 1µF,  $C_{OUT2}$  = 1µF,  $T_A$  = +25°C, unless otherwise noted.





VIN1 = 3.6V,  $V_{OUT1}$  = 1.8V,  $L_1$  = 2.2µH,  $C_{IN1}$  = 10µF,  $C_{OUT1}$  = 10µF, VIN2 = 3.6V,  $V_{OUT2}$  = 1.2V,  $C_{IN2}$  = 1µF,  $C_{OUT2}$  = 1µF,  $T_A$  = +25°C, unless otherwise noted.





### **PIN FUNCTIONS**

Pin#	Name	Description
1	OUT1	<b>Output voltage sensing of the step-down switcher.</b> Connect the load to OUT1. An output capacitor is needed to decrease the output voltage ripple.
2	CTRL1	Step-down switcher control signal. Adjust the step-down switcher output voltage value
3	CTRL2	dynamically. Do not float the CTRL pins during application. When used, ensure that the CTRL voltage is not lower than VIN1.If unused, tie CTRL to GND. Refer to Table1 on page
4	CTRL3	17 to set the buck output value.
5	CTRL4	<b>LDO control signal</b> . Adjust the LDO output voltage value dynamically. Do not float CTRL during application. When used, ensure that the CTRL voltage is not lower than VIN2. If
6	CTRL5	unused, tie CTRL to GND. Refer to Table 1 on page 17 to set the LDO output value.
7	PG1	Power good for the step-down switcher.PG1 is an open-drain output.
8	GND	Ground.
9	SW	<b>Switch output for the step-down switcher.</b> SW is the drain of the internal, high-side, P-channel MOSFET. Connect the inductor to SW to complete the converter.
10	VIN1	<b>Input supply voltage to the step-down switcher.</b> Place a small decoupling capacitor as close to VIN1 and GND as possible.
11	VIN2	<b>Input supply voltage to the LDO.</b> Place a small decoupling capacitor as close to VIN2 and GND as possible.
12	OUT2	<b>Output voltage sensing of LDO.</b> OUT2 is the output of the linear regulator. Bypass OUT2 to GND with a $1\mu$ F capacitor.



### **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



### OPERATION

The MP28301 has an ultra-low, quiescent current, step-down converter, and low-dropout regulator. The step-down converter has 500nA of quiescent current, allowing the MP28301 to achieve extremely high efficiency at an ultra-low load current. The 300nA low- $I_Q$  LDO provides easy system configuration.

# Constant-On-Time (COT) Control of the Buck

The MP28301 use a constant-on-time (COT) control scheme to regulate the output voltage. The one-shot on-timer is controlled by the input and output voltages. At different input and output voltage conditions, the switching frequency is fairly stable, which helps with the system design. The switching frequency is around 1.5MHz, typically. With COT control, the output ripple is small, and the load transient response is fast. COT control minimizes the number of input and output capacitors. The MP28301 enters pulse-skip mode automatically when the low-side switch current reaches the 0A threshold. Pulse-skip mode helps improve light-load efficiency. The COT control scheme provides a seamless transition from pulse-width modulation (PWM) mode to pulse-frequency modulation (PFM) mode and vice versa.

#### **Light-Load Operation**

When the load current decreases and the lowside switch current reaches the 0A threshold, both the high-side and low-side switches are turned off. Output energy is provided by the output capacitors during this period until the output voltage drops, reaches the regulation voltage, and triggers another on pulse.

The switching frequency in PFM mode depends on the load current. The switching frequency is lower when the load current is lighter. With PFM control at light-load mode plus the ultra-low quiescent operation current, the MP28301 can achieve the highest efficiency at extremely low load. This helps extend the charge cycle of any battery-powered system.

When the buck works in light-load operation, it needs at least 5µs to exit light load. When a large, quick, and sharp load increase occurs in light-load mode, the output voltage drops during the exit transition. The LDO exits light-load mode after a load of >20mA.

#### **Sleep Mode**

When the load gets lighter, the MP28301 enters DCM(Discontinuous Current Mode) and the switching frequency becomes lower. If the switch pulse interval is longer than 6us typically, MP28301 enters Sleep mode and most of the internal blocks are turned off to achieve 500nA quiescent current and high light load efficiency.

In the extreme application case, like when the input voltage is closed to output voltage(what we called large duty cycle application), MP28301 is not able to enter sleep mode. The inductor ripple is very small due to very small input and output voltage difference, thus MP28301 needs to generate more frequent pulse to keep output voltage regulated. The pulse interval could be smaller than 6us and MP28301 is not entering sleep mode in this application. The quiescent current for this application is expected to be higher than 500nA.

### Control (CTRL1/2/3)

The control pins (CTRL1/2/3) are used to control start-up and set the output voltages of the step-down regulator. When CTRL1/2/3 are low, the step-down switcher of the MP28301 is disabled. Once either one of CTRL1/2/3 are pulled high, the switcher is enabled. The output voltage is set depending on which CTRL pin is pulled high. This applies for CTRL4/5 for the LDO regulator as well. The output voltage is programmable according toTable1.

Table 1: CTRL vs. Output Voltages

Step-Down Switcher				
CTRL3	CTRL2	CTRL1	OUT1	
0	0	0	Disabled	
0	0	1	0.8V	
0	1	0	1.0V	
0	1	1	1.2V	
1	0	0	1.5V	
1	0	1	1.8V	
1	1	0	2.5V	
1	1	1	3.3V	
		LDO		
CTRL	5 (	CTRL4	OUT2	
0		0	Disabled	
0		1	1.2V	
1		0	2.5V	
1		1	3.0V	

## mps:

The output voltage can be programmable during operation and supports dynamic output voltage scaling. CTRL cannot be floating. Any used CTRL voltage cannot be less than  $V_{IN}$ . Any unused CTRL pin must be tied to GND.

#### Soft Start (SS)

When the converter is enabled, the internal reference is powered up. After a certain amount of delay time, the device enters soft start (SS). The step-down switcher output voltage ramps up to the regulation voltage to around 110 $\mu$ s. The LDO's SS time is about 2ms when V<sub>OUT2</sub> is 3V and C<sub>OUT2</sub> is 1 $\mu$ F.

#### Power Good (PG) Indicators of the Buck

The MP28301 has an open-drain output power good (PG) indicator with a maximum  $R_{DS(ON)}$  of less than 400 $\Omega$ . PG requires an external pull-up resistor (100~500k $\Omega$ ) for power good indication. This resistor can be pulled up to V<sub>IN</sub> or tied to CTRL if the CTRL voltages do not need to be adjusted dynamically.

The PG comparator is active when the device is enabled. The comparator is driven to a high impedance once the output voltage trips the PG threshold(typically 90% of the regulation voltage)and is pulled low once the output voltage falls below the PG hysteresis threshold (typically 80% of the regulation voltage). The output is also pulled low if the input voltage is lost or the part is disabled.

#### **Output Discharge Function**

Both the step-down regulator and the LDO implement the output discharge function once they are disabled. This feature prevents residual charge voltages on the capacitors, which may interfere with a proper power-up of the system. When the input voltage is high and the related converters are disabled, the output discharge is active.

#### 100% Duty Cycle Mode

When the input voltage reduces and is lower than the regulation output voltage, the output voltage drops, and the on time increases. Further reducing the input voltage drives the MP28301 into 100% duty cycle mode. The high-side switch is always on, and the output voltage is determined by the load current times the  $R_{DS(ON)}$  composed by the high-side switch and inductor.

#### LDO Operation

The low-dropout regulator is enabled when either one or both of CTRL4 or CTRL5 is high and the input voltage (VIN2) is higher than the UVLO threshold. CTRL4 and CTRL5 can be programmed to one of three preset output voltages.

#### **Current Limit**

The MP28301 has an internal current limit for the step-down converter and LDO converter.

The high-side switch current is monitored cycleby-cycle and is compared with the current-limit threshold. Once the current-limit comparator is triggered, the high-side switch is turned off, and the low-side switch is turned on, reducing the inductor current. Until the low-side switch current is lower than the low-side current limit, the high-side switch is not allowed to turn on again.

If the current of the LDO reaches the current limit, the LDO current clamps the current at the current limit level, and the output regulation is lost.

#### Short Circuit and Recovery

If the output voltage of the buck converter is shorted to GND, the under-voltage is detected and the MP28301 enters hiccup mode for the buck converter. The short-circuit condition can also be triggered when the output voltage is lower than 50% of the regulation output voltage and when the current limit is reached simultaneously. The buck disables the output power stage, discharges the output voltage, and then attempts to recover after a hiccup. If the short-circuit condition still remains, the MP28301 repeats this operation until the short circuit is removed and the output rises back to the regulation levels.

When a short circuit occurs in the LDO, the mechanism that follows is similar to the current-limit condition. The current is clamped at the current-limit level.

#### **Thermal Shutdown Circuit and Recovery**

When the thermal shutdown signal is triggered, the MP28301 turns off and restarts when the temperature falls below the thermal hysteresis.





### **APPLICATION INFORMATION**

#### Selecting the Inductor

Most applications work best with a 1- $2.2\mu$ H inductor. Select an inductor with a DC resistance less than  $200m\Omega$  to optimize efficiency.

High-frequency, switch-mode power supplies with a magnetic device have strong electronic magnetic inference for the system. Any unshielded power inductor should be avoided since it has poor magnetic shielding. Metal alloy or multiplayer chip power shield inductors are recommended for the application since they can decrease influence effectively. Table 2 lists some recommended inductors.

 Table 2: Recommended Inductors

Inductance	Manufacturer P/N	Package	Manufacturer
2.2µH	DFE201612P- 2R2M	2016	Tokyo
2.2µH	74479775222A	2012	Wurth

For most designs, the inductance value can be calculated with Equation (1):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(1)

Where  $\Delta I_{L}$  is the inductor ripple current. Choose the inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (2):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
(2)

#### **Selecting the Input Capacitor**

The input capacitor reduces the surge current drawn from the input and the switching noise from the device. Select an input capacitor with a switching frequency impedance less than the input source impedance to prevent highfrequency switching current from passing to the input source. Use low ESR ceramic capacitors with X5R or X7R dielectrics with small temperature coefficients. For most applications, a 10µF capacitor is sufficient.

The input capacitor requires an adequate ripple current rating since it absorbs the input switching current. Estimate the RMS current in the input capacitor with Equation (3):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(3)

The worst-case scenario occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (4):

$$I_{C1} = \frac{I_{LOAD}}{2}$$
 (4)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current. The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality,  $0.1\mu$ F, ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (5):

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{f_{\rm S} \times C1} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times \left(1 - \frac{V_{\rm OUT}}{V_{\rm IN}}\right)$$
(5)

### Selecting the Output Capacitor

The output capacitor limits the output voltage ripple and ensures a stable regulation loop. Select an output capacitor with low impedance at the switching frequency. For most applications, a  $10\mu$ F capacitor is sufficient. Estimate the output voltage ripple with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right) (6)$$

Where  $L_1$  is the inductor value, and  $R_{ESR}$  is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^{2} \times L_{1} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(7)

The characteristics of the output capacitor also affect the stability of the regulation system.



#### **PCB Layout Guidelines**

Efficient PCB layout of the switching power supply and especially the high-switching frequency converter is critical for stable operation. If the layout is not done carefully, the regulator could show poor line or load regulation and stability issues. For best results, refer to Figure 2 and follow the guidelines below.

- 1. Place the input capacitor as close to the IC pins as possible for the high speed stepdown regulator to provide clean control voltage for the chip.
- 2. Place the CIN1 close to VIN1 and GND to absorb noise.




Figure 2: Recommended Layout



1μF






Figure 4: Buck and LDO in Sequence

GND

CTRL4


CTRL5


1μF



### **PACKAGE INFORMATION**


QFN-12 (2mmx2mm)






**BOTTOM VIEW** 

TOP VIEW



**SIDE VIEW** 



**RECOMMENDED LAND PATTERN** 

#### NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.