

# GENERAL DESCRIPTION

The 874005-04 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 874005-04 has 2 PLL bandwidth modes: 300kHz and 2MHz. The 300kHz mode will provide maximum jitter attenuation, but higher PLL tracking skew and spread spectrum modulation from the motherboard synthesizer may be attenuated. The 2MHz bandwidth provides the best tracking skew and will pass most spread profiles. The 874005-04 supports Serdes reference clock frequencies of 100MHz, 125MHz and 250MHz.

The 874005-04 uses IDT's 3<sup>rd</sup> Generation FemtoClock™ PLL technology to achive the lowest possible phase noise. The device is packaged in a 24 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.


## **FEATURES**

- Five differential LVDS output pairs
- · One differential clock input
- Supports 100MHz, 125MHz, and 250MHz Serdes reference clocks
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz 320MHz
- Input frequency range: 98MHz 128MHz
- PCI Express (2.5 Gb/S) and Gen 2 (5 Gb/s) jitter compliant
- RMS phase jitter @ 100MHz (1.875MHz 20MHz): 0.88ps (typical)
- VCO range: 490MHz 640MHz
- Cycle-to-cycle jitter: 35ps (maximum) QA = QB = ÷4
- 3.3V operating supply
- Two bandwidth modes allow the system designer to make jitter attenuation/tracking skew design trade-offs
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package


#### PLL BANDWIDTH

BW\_SEL 0 = PLL Bandwidth: ~300kHz (default) 1 = PLL Bandwidth: ~2MHz

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



874005-04 24-Lead TSSOP

4.40mm x 7.8mm x 0.925mm package body **G Package**Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 24	nQB2, QB2	Output		Differential output pair. LVDS interface levels.
2, 3	nQA1, QA1	Output		Differential output pair. LVDS interface levels.
4, 23	V <sub>DDO</sub>	Power		Output supply pins.
5, 6	QA0, nQA0	Output		Differential output pair. LVDS interface levels.
7	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx) to go low and the inverted outputs (nQx) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
8	BW_SEL	Input	Pulldown	PLL bandwidth input. See Table 3B. LVCMOS/LVTTL interface levels.
9	V <sub>DDA</sub>	Power		Analog supply pin.
10	F_SELA	Input	Pulldown	Frequency select pin for QAx/nQAx outputs. See Table 3C. LVCMOS/LVTTL interface levels.
11	V <sub>DD</sub>	Power		Core supply pin.
12	OEA	Input	Pullup	Output enable pin for QA pins. When HIGH, the QAx/nQAx outputs are active. When LOW, the QAx/nQAx outputs are in a high impedance state. LVCMOS/LVTTL interface levels. See Table 3A.
13	CLK	Input	Pulldown	Non-inverting differential clock input.
14	nCLK	Input	Pullup	Inverting differential clock input.
15, 16	GND	Power		Power supply ground.
17	OEB	Input	Pullup	Output enable pin for QB pins. When HIGH, the QBx/nQBx outputs are active. When LOW, the QBx/nQBx outputs are in a high impedance state. LVCMOS/LVTTL interface levels. See Table 3A.
18	F_SELB	Input	Pulldown	Frequency select pin for QBx/nQBx outputs. See Table 3C. LVCMOS/LVTTL interface levels.
19, 20	nQB0, QB0	Output		Differential output pair. LVDS interface levels.
21, 22	nQB1, QB1	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ



TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

Inputs	Outputs			
OEA/OEB	QAx/nQAx	QBx/nQBx		
0	High Impedance	High Impedance		
1	Enabled	Enabled		

Table 3B. PLL Bandwidth Control,  $f_{\text{ref}} = 100 \text{MHz}$ 

Inputs	
BW_SEL	PLL Bandwidth
0	~300kHz (default)
1	~2MHz

TABLE 3C. OUTPUT FREQUENCY FOR INPUT FREQUENCY = 100MHz

Inp	outs	Outputs		
F_SELA	F_SELB	QAx/nQAx	QBx/nQBx	
0 (default)	0 (default)	VCO/5, 100MHz	VCO/2, 250MHz	
0	1	VCO/5, 100MHz	VCO/4, 125MHz	
1	0	VCO/4, 125MHz	VCO/2, 250MHz	
1	1	VCO/4, 125MHz	VCO/4, 125MHz	

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{_{|}}$  -0.5V to  $V_{_{DD}}$ + 0.5 V

Outputs,  $V_{_{\mathrm{DDO}}}$  -0.5V to  $V_{_{\mathrm{DDO}}}$ + 0.5V

Package Thermal Impedance,  $\theta_{\text{\tiny M}}$  82.3°C/W (0 mps)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.10	3.3	V <sub>DD</sub>	V
V	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				80	mA
DDA	Analog Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				75	mA



Table 4C. Differential DC Characteristics,  $V_{dd} = V_{dd} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
'н		nCLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$			5	μA
	Input Low Current	CLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$	-5			μΑ
I <sub>IL</sub>		nCLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$	-150			μΑ
V	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: V should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V....

Table 4D. LVDS DC Characteristics,  $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		247		454	mV
$\Delta V_{_{\mathrm{OD}}}$	V <sub>op</sub> Magnitude Change				50	mV
Vos	Offset Voltage		1.125	1.25	1.375	V
ΔV <sub>os</sub>	V <sub>os</sub> Magnitude Change				50	mV

Table 5. AC Characteristics,  $V_{_{DD}} = V_{_{DDO}} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency			98		320	MHz
tjit(θ)	RMS Phase Jitter (Rand NOTE 1	om);	100MHz, Integration Range: (1.875MHz – 20MHz)		0.88		ps
fiit(aa)	cc) Cycle-to-Cycle Jitter, NOTE 2		QA, QB = ÷4			35	ps
tjit(cc)			QA = ÷5			75	ps
tsk(o)	Output Skew; NOTE 3					90	ps
tol/(b)	D. I. O. MOTE 4	QAx				15	ps
tsk(b) Ba	Bank Skew: NOTE 4	QBx				68	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	Output Rise/Fall Time		300		500	ps
odc	Output Duty Cycle			48		52	%

NOTE 1: Please refer to the Phase Noise Plot.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Defined as skew between outputs at the same supply voltage and frequency, and with equal load conditions.


Measured at the differential cross points.

NOTE 4: Defined as skew within a bank of outputs at the same supply voltage and frequency, and with equal load conditions.




# PARAMETER MEASUREMENT INFORMATION






# 3.3V LVDS OUTPUT LOAD ACTEST CIRCUIT


#### DIFFERENTIAL INPUT LEVEL






# CYCLE-TO-CYCLE JITTER

## **OUTPUT SKEW**







# BANK SKEW

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




# PARAMETER MEASUREMENT INFORMATION, CONTINUED





# DIFFERENTIAL OUTPUT VOLTAGE SETUP

# OFFSET VOLTAGE SETUP



OUTPUT RISE/FALL TIME



# **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 874005-04 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\scriptscriptstyle DD}$ ,  $V_{\scriptscriptstyle DDA}$  and  $V_{\scriptscriptstyle DDO}$  should be individually connected to the power supply plane through vias, and  $0.01\mu F$  bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{\scriptscriptstyle DD}$  pin and also shows that  $V_{\scriptscriptstyle DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{\scriptscriptstyle DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

# RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### **LVDS OUTPUTS**

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, we recommend that there is no trace attached.

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_D/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\tiny DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL and LVHSTL and other differential signals. Both signals must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. *Figures 3A to 3F* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.

3.3V





FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY AN IDT OPEN EMITTER
HIPERCLOCKS LVHSTL DRIVER



3.3V




FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER




FIGURE 3F. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 2.5V SSTL DRIVER



## LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS output buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

#### SCHEMATIC EXAMPLE

Figure 5 shows an example of 874005-04 application schematic. In this example, the device is operated at  $V_{pp}$  = 3.3V. The

decoupling capacitor should be located as close as possible to the power pin. The input is driven by a 3.3V LVPECL driver.




FIGURE 5. 874005-04 SCHEMATIC EXAMPLE



# Power Considerations

This section provides information on power dissipation and junction temperature for the 874005-04. Equations and example calculations are also provided.

#### 1. Power Dissipation (typical).

The total power dissipation for the 874005-04 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{co} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> =  $V_{DD_MAX}$  \* ( $I_{DD_MAX}$  +  $I_{DDA_MAX}$ ) = 3.465V \* (80mA + 10mA) = **311.85mW**
- Power (outputs)<sub>MAX</sub> = V<sub>DDO\_MAX</sub> \* I<sub>DDO\_MAX</sub> = 3.465V \* 75mA = 259.875mW

**Total Power** 
$$= 311.85 \text{mW} + 259.875 \text{mW} = 571.725 \text{mW}$$

#### 2. Junction Temperature (typical).

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 82.3°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

$$70^{\circ}\text{C} + 0.572\text{W} * 82.3^{\circ}\text{C/W} = 117.1^{\circ}\text{C}$$
. This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board.

#### Table 6. Thermal Resistance $\theta_{JA}$ for 24-Lead TSSOP, Forced Convection

# θ<sub>JA</sub> by Velocity (Meters per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 82.3°C/W 78.0°C/W 75.9°C/W



# RELIABILITY INFORMATION

Table 7.  $\theta_{_{\mathrm{JA}}} vs.$  Air Flow Table for 24 Lead TSSOP

# $\theta_{\text{JA}}$ by Velocity (Meters per Second)

012.5Multi-Layer PCB, JEDEC Standard Test Boards82.3°C/W78.0°C/W75.9°C/W

## TRANSISTOR COUNT

The transistor count for 874005-04 is: 1428

# PACKAGE OUTLINE AND PACKAGE DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

Millim	neters
Minimum	Maximum
2	4
	1.20
0.05	0.15
0.80	1.05
0.19	0.30
0.09	0.20
7.70	7.90
6.40 E	BASIC
4.30	4.50
0.65 E	BASIC
0.45	0.75
0°	8°
	0.10
	Minimum  2 0.05 0.80 0.19 0.09 7.70 6.40 E 4.30 0.65 E

Reference Document: JEDEC Publication 95, MO-153



# Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
874005AG-04LF	ICS874005A04L	24 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
874005AG-04LFT	ICS874005A04L	24 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C



# REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
			Removed ICS from part numbers where needed.	
		1	General Description - Deleted ICS chip.	
	Т9	12	Ordering Information - removed quantity from tape and reel. Deleted LF note	1/26/16
			below table. Updated header and footer.	



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

# **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/