

# THC63LVDM83D-Z

## 24bit COLOR OPEN LDI(LVDS) TRANSMITTER

#### **General Description**

The THC63LVDM83D-Z transmitter is designed to support pixel data transmission between Host and Flat Panel Display up to 1080p/WUXGA resolutions.

The THC63LVDM83D-Z converts 28bits of LVCMOS data into four OpenLDI(LVDS) data streams. The transmitter can be programmed for rising edge or falling edge clock through a dedicated pin. At a transmit clock frequency of 160MHz, 24bits of RGB data and 4bits of timing and control data (HSYNC, VSYNC, DE, CONT1) are transmitted at an effective rate of 1120Mbps per OpenLDI(LVDS) channel.

#### **Application**

- Medium and Small Size Panel
- Tablet PC / Notebook PC
- Security Camera / Industrial Camera
- Multi Function Printer
- Industrial Equipment
- •Medical Equipment Monitor
- Automotive

## Features 1 -

- ·Compatible with TIA/EIA-644 LVDS Standard
- ·7:1 OpenLDI(LVDS) Transmitter
- •Operating Temperature Range : -40 to +105°C
- ·No Special Start-up Sequence Required
- Spread Spectrum Clocking Tolerant up to 100kHz Frequency Modulation and +/-2.5% Deviations.
- •Wide Dot Clock Range: 8 to 160MHz Suited for TV Signal : NTSC(12.27MHz) - 1080p(148.5MHz) PC Signal : QVGA(8MHz) - WUXGA(154MHz)
- ·56pin TSSOP Package
- ·1.2V to 3.3V LVCMOS inputs are supported.
- •LVDS swing is reducible as 200mV by RS-pin to reduce EMI and power consumption.
- $\cdot$  PLL requires no external components.
- Power Down Mode
- ·Input clock triggering edge is selectable by R/F-pin.
- ·EU RoHS Compliant

#### Block Diagram




Figure 1. Block Diagram



## Pin Diagram

THC63	LVDM83D-Z
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	56       TA4         55       TA3         54       TA2         53       GND         52       TA1         51       TA0         50       TD0         49       LVDS GND         48       TA-         47       TA+         46       TB-         45       TB+         44       LVDS VCC         43       LVDS GND         42       TC-         41       TC+         40       TCLK-         39       TCLK+         38       TD-         37       TD+         36       LVDS GND         35       PLL GND         34       PLL VCC         33       PLL GND         32       /PDWN         31       CLK IN         30       TC6         29       GND

#### Figure 2. Pin Diagram



## Pin Description

TA+, TA-         47, 48           TB+, TB-         45, 46           TC+, TC-         41, 42           Dv+, TD-         37, 38           TCLK+         39, 40           TCLK-         39, 40           TCLK-         39, 40           TCLK-         39, 40           TCLK-         39, 40           TCO ~ TA6         51, 52, 54, 55, 56, 3, 4           TB0 ~ TB6         6, 7, 11, 12, 14, 15, 19           TCO ~ TC6         20, 22, 23, 24, 27, 28, 30           TD0 ~ TD6         50, 2, 8, 10, 16, 18, 25           /PDWN         32           Input         LVCMOS           RS         1           R/F         1           R/F         17           Power Supply Pins for LVCMOS inputs an	Pin Name	Pin #	Direction	Туре		Descript	ion
TC+, TC-         41, 42         Output         LVDS         Open LDI(LVDS) Data Out           TCLK+, TCLK+, TCLK-         39, 40         Output         Open LDI(LVDS) Clock Out         Open LDI(LVDS) Clock Out           TA0 ~ TA6         51, 52, 54, 55, 56, 3, 4         Provention         Provention <td>TA+, TA-</td> <td>47, 48</td> <td></td> <td></td> <td></td> <td></td> <td></td>	TA+, TA-	47, 48					
IC+, IC-         41, 42         Output         LVDS           TD+, TD-         37, 38         Output         LVDS         Open LDI(LVDS) Clock Out           TCLK+, TCLK-         39, 40         Open LDI(LVDS) Clock Out         Imput         Here           TB0 ~ TB6         6, 7, 11, 12, 14, 15, 19         Fixed 6, 7, 11, 12, 14, 15, 19         Fixed 6, 7, 11, 12, 14, 15, 19         Fixed 7, 10         Fixed	TB+, TB-	45, 46					
ID+, ID-         37, 38           TCLK+, TCLK-         39, 40           TA0 ~ TA6         51, 52, 54, 55, 56, 3, 4           TB0 ~ TB6         6, 7, 11, 12, 14, 15, 19           TCO ~ TC6         20, 22, 23, 24, 27, 28, 30           TD0 ~ TD6         50, 2, 8, 10, 16, 18, 25           /PDWN         32           H: Normal Operation L: Power Down (All outputs are Hi-Z)           LVDS Swing Mode, VREF Select See Fig.7, 8           RS         1           RF         1           R/F         17           VCC         350mV           R/F         17           VCC         350mV           N/A         VCC           VCC         9, 26           Input Clock Triggering Edge           LVDS VCC         44           LVDS VCC         44           LVDS VCC         44           LVDS VCC         44           LVDS VCC         56, 43 49           PLL VCC         34	TC+, TC-	41, 42					
TCLK-         39, 40         Open LDI(LVDS) Clock Out           TAO ~ TA6         51, 52, 54, 55, 56, 3, 4         Pixel Data Input           TBO ~ TG6         20, 22, 23, 24, 27, 28, 30         Pixel Data Input           TD0 ~ TD6         50, 2, 8, 10, 16, 18, 25         Pixel Data Input           /PDWN         32         H : Normal Operation L : Power Down (All outputs are Hi-Z)           LVDS Swing Mode, VREF Select See Fig.7, 8         Input         VCC           RS         1         LVCMOS         Rs           R/F         1         VCC         350mV         N/A           Query Line View         0.6V ~ 1.4V         350mV         RS=VREF           R/F         17         VCC         350mV         N/A           VCC         9, 26         Input Clock Triggering Edge Select         Input Clock           VCC         9, 26         Power         Power Supply Pins for LVCMOS inputs and digital circuit.           Ground Pins for LVDS Outputs.         Power Supply Pins for LVDS Outputs.         Ground Pins for LVDS Outputs.           PLL VCC         34         Power Supply Pins for PLL Circuitry.         Ground Pins for LVDS Outputs.	TD+, TD-	37, 38	Output	LVDS			
TB0 ~ TB6         6, 7, 11, 12, 14, 15, 19           TC0 ~ TC6         20, 22, 23, 24, 27, 28, 30           30         30           TD0 ~ TD6         50, 2, 8, 10, 16, 18, 25           /PDWN         32           RS         1           Input         LVCMOS           RS         1           VCC         350mV           NA           0.022, 23, 24, 27, 28, 30           /PDWN         32           H : Normal Operation           L'DOS Swing Mode, VREF Select See Fig.7, 8           RS         1           LVCMOS         RS           LVDS         Small Swing           Input         LVCMOS           RS         1           VCC         350mV           N/A         0.6V ~ 1.4V           0.6V ~ 1.4V         350mV           N/A         0.6V ~ 1.4V           0.6V ~ 1.4V         350mV           N/A         0.6V ~ 1.4V           N/A         0.6V ~ 1.4V           N/A         0.6V ~ 1.4V           N/A         0.6V ~ 1.4V           N/A         10.6V ~ 1.4V           N/A         10.6V ~ 1.4V           N/A         <		39, 40			Open LDI(LVDS	S) Clock Ou	t
TC0 ~ TC6         20, 22, 23, 24, 27, 28, 30         Pixel Data Input           TD0 ~ TD6         50, 2, 8, 10, 16, 18, 25         H         Normal Operation L: Power Down (All outputs are Hi-Z)           /PDWN         32         LVCMOS         H: Normal Operation L: Power Down (All outputs are Hi-Z)           RS         1         LVCMOS         RS         LVDS Swing Mode, VREF Select See Fig.7, 8           RS         1         LVCMOS         RS         LVDS Small Swing Input Support           VCC         350mV         N/A         0.6V ~ 1.4V         350mV         N/A           0.6V ~ 1.4V         350mV         N/A         0.6V ~ 1.4V         350mV         N/A           R/F         17         Input Clock Triggering Edge Select H : Rising Edge L: Falling Edge         Input Clock         Power Supply Pins for LVCMOS inputs and digital circuit.           GND         5, 13, 21, 29, 53         Power         Power Supply Pins for LVCMOS inputs and Digital circuit.           Ground Pins for LVDS Outputs.         Power Supply Pins for LVDS Outputs.         Power Supply Pins for LVDS Outputs.           PLL VCC         34         Power Supply Pins for LVDS Outputs.         Power Supply Pins for LVDS Outputs.	TA0 ~ TA6	51, 52, 54, 55, 56, 3, 4					
30         H           TD0 ~ TD6         50, 2, 8, 10, 16, 18, 25           /PDWN         32           RS         1           Input         LVCMOS           RS         1           LVCMOS         RS           1         LVCMOS           RS         1           LVCMOS         RS           1         LVCMOS           RS         1           VCC         350mV           R/F         17           CLKIN         31           VCC         9, 26           GND         5, 13, 21, 29, 53           LVDS VCC         44           LVDS VCC         44           LVDS VCC         44           LVDS VCC         34	TB0 ~ TB6	6, 7, 11, 12, 14, 15, 19					
/PDWN32H : Normal Operation L : Power Down (All outputs are Hi-Z) LVDS Swing Mode, VREF Select See Fig.7, 8RS1InputLVCMOSRSLVDSSmall Swing Input SupportVCC350mVN/A0.6V ~ 1.4V350mVRS=VREF GND ~ 0.2VN/A0.6V ~ 1.4V350mVRS=VREFGND17Input Clock Triggering Edge Select H : Rising Edge L : Falling EdgeCLKIN31Input ClockVCC9, 26PowerPower Supply Pins for LVCMOS inputs and Digital Circuitry.LVDS VCC44PowerFor Supply Pins for LVDS Outputs. Ground Pins for LVDS Outputs. Power Supply Pin for PLL Circuitry.	TC0 ~ TC6				Pixel Data Inp	ut	
/PDWN32L: Power Down (All outputs are Hi-Z)RS1InputLVCMOSLVDS Swing Mode, VREF Select See Fig.7, 8RS1LVCC350mVN/AVCC350mVN/A0.6V ~ 1.4V350mVR/F170.6V ~ 1.4V350mVRS=VREFGND0.2V200mVN/AVCC9, 26Input Clock Triggering Edge SelectGND5, 13, 21, 29, 53PowerPowerLVDS VCC44Power-LVDS VCC34-PLL VCC34-	TD0 ~ TD6	50, 2, 8, 10, 16, 18, 25					
RS1InputLVCMOSRSLVDSSmall Swing Input SupportRS1LVCMOSRSLVDSSmall Swing Input SupportVCC350mVN/A0.6V~1.4V350mVRS=VREFGND~0.2V200mVN/AVRF : is Input Reference VoltageInput Clock Triggering Edge SelectH : Rising EdgeCLKIN31VCC9, 26GND5, 13, 21, 29, 53LVDS VCC44LVDS VCC44LVDS CND36, 43 49PLL VCC34	/PDWN	32					uts are Hi-Z)
RS1InputLVCMOSRSSwingInput SupportVCC350mVN/A0.6V~1.4V350mVRS=VREFGND~0.2V200mVN/AVREF : is Input Reference VoltageInput Clock Triggering Edge SelectH : Rising EdgeCLKIN31VCC9, 26GND5, 13, 21, 29, 53LVDS VCC44LVDS VCC44LVDS GND36, 43 49PLL VCC34					-	-	
RS1SwingInput SupportVCC350mVN/A0.6V~1.4V350mVRS=VREFGND~0.2V200mVN/AVREF : is Input Reference VoltageInput Clock Triggering Edge SelectH : Rising EdgeLVDS VCC9, 26GND5, 13, 21, 29, 53LVDS VCC44LVDS GND36, 43 49PLL VCC34			Input	Input LVCMOS	БС	LVDS	Small Swing
VCC350mVN/A0.6V ~ 1.4V350mVRS=VREFGND ~ 0.2V200mVN/AVREF : is Input Reference VoltageInput Clock Triggering Edge SelectH : Rising EdgeLVDS VCC9, 26GND5, 13, 21, 29, 53LVDS VCC44LVDS VCC44LVDS GND36, 43 49PLL VCC34			mput		R3	Swing	Input Support
R/F17Input Clock Triggering Edge Select H : Rising Edge L : Falling Edge L : Falling EdgeCLKIN31Input Clock Triggering Edge Select H : Rising Edge L : Falling EdgeVCC9, 26Power Supply Pins for LVCMOS inputs and digital circuit.GND5, 13, 21, 29, 53PowerLVDS VCC44PowerLVDS GND36, 43 49PLL VCC34	RS	1			VCC	350mV	N/A
R/F17VREF : is Input Reference VoltageCLKIN31Input Clock Triggering Edge SelectVCC9, 26Input ClockGND5, 13, 21, 29, 53PowerLVDS VCC44PowerLVDS GND36, 43 49PLL VCC34					0.6V~1.4V	350mV	RS=VREF
R/F17Input Clock Triggering Edge Select H : Rising Edge L : Falling EdgeCLKIN31Input ClockVCC9, 26Power Supply Pins for LVCMOS inputs and digital circuit.GND5, 13, 21, 29, 53PowerLVDS VCC44PowerLVDS GND36, 43 49PLL VCC34					GND ~ 0.2V	200mV	N/A
R/F17Input Clock Triggering Edge Select H : Rising Edge L : Falling EdgeCLKIN31Input ClockVCC9, 26Power Supply Pins for LVCMOS inputs and digital circuit.GND5, 13, 21, 29, 53PowerLVDS VCC44PowerLVDS GND36, 43 49PLL VCC34					VREF : is Inp	out Referen	ce Voltage
CLKIN31L : Falling EdgeVCC9, 26Input ClockGND5, 13, 21, 29, 53PowerLVDS VCC44PowerLVDS GND36, 43 49PLL VCC34							
CLKIN31Input ClockVCC9, 26Power Supply Pins for LVCMOS inputs and digital circuit.GND5, 13, 21, 29, 53PowerLVDS VCC44PowerLVDS GND36, 43 49PLL VCC34	R/F	17					
VCC9, 26Power Supply Pins for LVCMOS inputs and digital circuit.GND5, 13, 21, 29, 53Power-LVDS VCC44Power-LVDS GND36, 43 49Power-PLL VCC34PowerPower Supply Pins for LVDS Outputs. Ground Pins for LVDS Outputs. Power Supply Pin for PLL Circuitry.						je	
VCC9, 26GND5, 13, 21, 29, 53LVDS VCC44LVDS GND36, 43 49PLL VCC34	CLKIN	31					
GND5, 13, 21, 29, 53PowerGround Pins for LVCMOS Inputs and Digital Circuitry.LVDS VCC44PowerPower Supply Pins for LVDS Outputs.LVDS GND36, 43 49Ground Pins for LVDS Outputs.PLL VCC34Power Supply Pin for PLL Circuitry.	VCC	9, 26				Pins for L	CMOS inputs and
GND5, 13, 21, 29, 33PowerCircuitry.LVDS VCC44PowerPower Supply Pins for LVDS Outputs.LVDS GND36, 43 49Ground Pins for LVDS Outputs.PLL VCC34Power Supply Pin for PLL Circuitry.							S Inputs and Digital
LVDS VCC44Power Supply Pins for LVDS Outputs.LVDS GND36, 43 49Ground Pins for LVDS Outputs.PLL VCC34Power Supply Pin for PLL Circuitry.	GND	5, 13, 21, 29, 53	-				
LVDS GND36, 43 49Ground Pins for LVDS Outputs.PLL VCC34Power Supply Pin for PLL Circuitry.	LVDS VCC	44	Power	-		Pins for LV	DS Outputs.
PLL VCC 34 Power Supply Pin for PLL Circuitry.	LVDS GND	36, 43 49					-
	PLL VCC	34			Power Supply	Pin for PLL	Circuitry.
PLL GND 33, 35 Ground Supply Pin for PLL Circuitry.	PLL GND	33, 35			Ground Suppl	y Pin for PL	L Circuitry.

Table 1. Pin Description



#### **Absolute Maximum Ratings**

Parameter	Min	Max	Unit
All Supply Voltage (VCC, LVDS_VCC, PLL_VCC)	-0.3	+4.0	V
LVCMOS Input Voltage	-0.3	VCC + 0.3	V
LVDS Output Pin	-0.3	VCC + 0.3	V
Output Current	-30	30	mA
Junction Temperature	-	+125	°C
Storage Temperature	-55	+150	О°
Reflow Peak Temperature	-	+260	О°
Reflow Peak Temperature Time	-	10	sec
Maximum Power Dissipation @+25°C	-	1.8	W

**Table 2. Absolute Maximum Ratings** 

#### **Recommended Operating Conditions**

Symbol	Parameter	Min	Тур.	Max	Unit
VCC, LVDS_VCC, PLL_VCC	All Supply Voltage	3.0	3.3	3.6	V
Ta	Operating Ambient Temperature	-40	25	+105	°C
f <sub>clk</sub>	Clock Frequency	8	-	160	MHz

**Table 3. Recommended Operating Conditions** 

"Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics Table4, 5, 6, 7" specify conditions for device operation. "Absolute Maximum Rating" value also includes behavior of overshooting and undershooting.

#### Equivalent LVDS Output Schematic Diagram




Figure 3. LVDS Output Schematic Diagram




## Power Consumption

Over recommended operating supply and temperature range unless otherwise specified							
Symbol	Parameter		Conditions		Typ.*	Max	Unit
		RL=100Ω, C	L=5pF, f=85M	Hz, RS=VCC	48	67	mA
		RL=100Ω, RS=VCC	CL=5pF,	f=135MHz,	65	83	mA
Izoow	LVDS Transmitter Operating Current	RL=100Ω, RS=VCC	CL=5pF,	f=160MHz,	73	92	mA
ITCCW	Worst Case Pattern (Fig.4)	RL=100Ω, C	L=5pF, f=85M	Hz, RS=GND	40	56	mA
	(1 19.4)	RL=100Ω, RS=GND	CL=5pF,	f=135MHz,	56	71	mA
		RL=100Ω, RS=GND	CL=5pF,	f=160MHz,	65	80	mA
I <sub>TCCS</sub>	LVDS Transmitter Power Down Current	/PDWN=L, A	II Inputs=L or	Н	-	10	μA

\*Typ. values are at the conditions of VCC=3.3V and Ta =  $+25^{\circ}$ C

**Table 4. Power Consumption** 

Worst Case Pattern



x=A,B,C,D

Figure 4. Worst Case Pattern



## **Electrical Characteristics**

## **LVCMOS DC Specifications**

Over recommended operating supply and temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ.*	Max	Unit
VIH	High Level Input Voltage	RS=VCC or GND	2.0	-	VCC	V
V <sub>IL</sub>	Low Level Input Voltage	RS=VCC or GND	GND	-	0.8	V
V <sub>DDQ</sub> <sup>1</sup>	Small Swing Voltage	_	1.2	-	2.8	V
V <sub>REF</sub>	Input Reference Voltage	Small Swing (RS=V <sub>DDQ</sub> /2)	-	$V_{DDQ}/2$	-	
V <sub>SH</sub> <sup>2</sup>	Small Swing High Level Input Voltage	$V_{REF=} V_{DDQ}/2$	V <sub>DDQ</sub> /2 +150m V	-	-	V
V <sub>SL</sub> <sup>2</sup>	Small Swing Low Level Input Voltage	$V_{\text{REF=}} V_{\text{DDQ}}/2$	-	-	V <sub>DDQ</sub> /2 -150mV	V
I <sub>INC</sub>	Input Current	$GND \leq V_{IN} \leq VCC$	-	-	±10	μA

\*Typ. values are at the conditions of VCC=3.3V and Ta = +25°C

Notes :  ${}^{1}V_{DDQ}$  voltage defines the max voltage of small swing inputs at RS=VREF. It is not an actual input voltage.

<sup>2</sup> Small swing signals are applied to TA0-6, TB0-6, TC0-6, TD0-6 and CLKIN.

Table 5. LV-CMOS DC Specifications

## LVDS Transmitter DC Specifications

Over recommended operating supply and temperature range unless otherwise specified

Symbol	Parameter		nditions	Min	Typ.*	Max	Unit
VOD	Differential Output Voltage	RL=100Ω	Normal swing RS=VCC Ta=25°C	250	350	450	mV
VOD	Differential Output Voltage	RL-10002	Reduced swing RS=GND	110	200	300	mV
ΔVOD	Change in VOD between complementary output states	RL	=100Ω	-	-	35	mV
VOC	Common Mode Voltage	RL=100Ω, Ta=25°C, RS=VCC		1.125	1.25	1.375	V
ΔVOC	Change in VOC between complementary output states	RL=100Ω		-	-	35	mV
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> =GN	ID, RL=100Ω	-	-	-24	mA
I <sub>OZ</sub>	Output TRI-STATE Current		VN=GND, SND to VCC	-	-	±10	μA

\*Typ. values are at the conditions of VCC=3.3V and Ta =  $+25^{\circ}$ C

#### Table 6. LVDS Transmitter DC Specifications

Copyright©2016 THine Electronics, Inc.




	Over recommended operating sup	ply and temper	ature range u	inless otherwise	e specified
Symbol	Parameter	Min	Тур.	Max	Unit
t <sub>TCIT</sub>	CLK IN Transition Time	-	-	5.0	ns
t <sub>TCP</sub>	CLK IN Period	6.25	Т	125	ns
t <sub>TCH</sub>	CLK IN High Time	0.35T	0.5T	0.65T	ns
t <sub>TCL</sub>	CLK IN Low Time	0.35T	0.5T	0.65T	ns
t <sub>TCD</sub>	CLK IN to TCLK+/- Delay	3T	-	3T+4	ns
t <sub>TS</sub>	LVCMOS Data Setup to CLK IN	2.0	-	-	ns
t <sub>TH</sub>	LVCMOS Data Hold from CLK IN	0.0	-	-	ns
t <sub>LVT</sub>	LVDS Transition Time	-	0.6	1.5	ns
	Output Skew Accuracy(T=11.76ns)	-	120	275	ps
+	Output Skew Accuracy(T=11.76ns)		120	250	2
t <sub>sk</sub>	(3.2V≤VCC≤3.6V)	-	120	250	ps
	Output Skew Accuracy(T=7.4ns)	-	120	250	ps
t <sub>Top1</sub>	Output Data Position0 (T=6.25ns ~ 20ns)	- t <sub>sk</sub>	0.0	+ t <sub>sk</sub>	ns
t <sub>Top0</sub>	Output Data Position1 (T=6.25ns ~ 20ns)	T/7- t <sub>sk</sub>	T/7	T/7+ t <sub>sk</sub>	ns
t <sub>Top6</sub>	Output Data Position2 (T=6.25ns ~ 20ns)	2T/7- t <sub>sk</sub>	2T/7	2T/7+ t <sub>sk</sub>	ns
t <sub>Top5</sub>	Output Data Position3 (T=6.25ns ~ 20ns)	3T/7- t <sub>sk</sub>	3T/7	3T/7+ t <sub>sk</sub>	ns
t <sub>Top4</sub>	Output Data Position4 (T=6.25ns ~ 20ns)	4T/7- t <sub>sk</sub>	4T/7	4T/7+ t <sub>sk</sub>	ns
t <sub>Top3</sub>	Output Data Position5 (T=6.25ns ~ 20ns)	5T/7- t <sub>sk</sub>	5T/7	5T/7+ t <sub>sk</sub>	ns
t <sub>Top2</sub>	Output Data Position6 (T=6.25ns ~ 20ns)	6T/7- t <sub>sk</sub>	6T/7	6T/7+ t <sub>sk</sub>	ns
t <sub>TPLL</sub>	Phase Lock Loop Set	-	-	1.0	ms

## LVCMOS & LVDS Transmitter AC Specifications

\*Typ. values are at the conditions of VCC=3.3V and Ta = +25°C


#### Table 7. LVCMOS & LVDS Transmitter AC Specifications

#### LVCMOS Input





## OpenLDI(LVDS) Output




LVDS Output Load


#### Figure 6. LVDS Output Load and Transmission Time


Copyright©2016 THine Electronics, Inc.


## AC Timing Diagrams




RS	VOD
VCC	350mV
0.6V~1.4V	550III V
GND ~ 0.2V	200mV










Copyright©2016 THine Electronics, Inc.





## OpenLDI(LVDS) Output Data Position



**Figure 9. LVDS Output Data Position** 

Phase Lock Loop Set Time







## Spread Spectrum Clocking Tolerant





Figure 11. Spread Spectrum Clocking Tolerant

The graph indicates the range that the IC works normally under SS clock input operation. The results are measured with a typical sample on condition of +25C° and 3.3V, therefore these values are for reference and do not guarantee the performance of a product under other circumstance.

Copyright©2016 THine Electronics, Inc.



OpenLDI(LVDS) Data Timing Diagram



THC63LVDM83D-Z Pixel Data Mapping for JEIDA Format (6bit, 8bit Application)

	6bit	8bit
TA0	R2	R2
TA1	R3	R3
TA2	R4	R4
TA3	R5	R5
TA4	R6	R6
TA5	R7	R7
TA6	G2	G2
TB0	G3	G3
TB1	G4	G4
TB2	G5	G5
TB3	G6	G6
TB4 TB5	G7	G7
TB5	B2	B2
TB6	B3	B3
TC0	B4	B4
TC1	B5	B5
TC2	B6	B6
TC3	B7	B7
TC4	Hsync	Hsync
TC5	Vsync	Vsync DE
TC6	DE	DE
TD0	-	R0
TD1 TD2 TD3	-	R1
TD2	-	G0
TD3	-	G1
TD4	-	B0
TD5	-	B1
TD6	-	N/A

Note : Use TA to TC channels and open TD channel for 6bit application. Table 8. Data Mapping for JEIDA Format



	6bit	8bit
TA0	R0	R0
TA1	R1	R1
TA2	R2	R1 R2
TA3	R3	R3
TA4	R4	R4
TA5	R5	R5
TA6	G0	G0
TB0	G1	G1
TB1 TB2 TB3	G2	G2
TB2	G3	G3
TB3	G4	G4
TB4	G5	G5
TB5	B0	B0
TB6	B1	B1
TCO	B2	B2
TC1	B3	B3
TC2	B4	B4
TC3	B5	B5
TC1           TC2           TC3           TC4           TC5	Hsync	Hsync
TC5	Vsync DE	Vsync DE
TC6	DE	DE
TD0	-	R6
TD1	-	R7
TD2	-	G6
TD0           TD1           TD2           TD3           TD4           TD5	-	G7
TD4	-	B6
TD5	-	B7
TD6	-	N/A

THC63LVDM83D-Z Pixel Data Mapping for VESA Format (6bit, 8bit Application)

Note : Use TA to TC channels and open TD channel for 6bit application. Table 9. Data Mapping for VESA Format



#### **Normal Connection**




Figure 13. Typical Connection Diagram



#### Notes

1) Cable Connection and Disconnection

Do not connect and disconnect the OpenLDI(LVDS) cable, when the power is supplied to the system.

#### 2) GND Connection

Connect each GND of the PCB which THC63LVDM83D-Z and OpenLDI(LVDS)-Rx on it. It is better for EMI reduction to place GND cable as close to OpenLDI(LVDS) cable as possible.

#### 3) Multi Drop Connection

Multi drop connection is not recommended.





Figure 14. Multi Drop Connection

#### 4) Asynchronous use

Asynchronous using such as following systems is not recommended.








Figure 15. Asynchronous Use


Copyright©2016 THine Electronics, Inc.




Package







UNIT:mm





## Reference Land Pattern




Figure 17. Reference of Land Pattern

The recommendation mounting method of THine device is reflow soldering. The reference pattern is using the calculation result on condition of reflow soldering.

Notes

This land pattern design is a calculated value based on JEITA ET-7501.

Please take into consideration in an actual substrate design about enough the ease of mounting, the intensity of connection, the density of mounting, and the solder paste used, etc... The optimal land pattern size changes with these parameters. Please use the value shown by the land pattern as reference data.



## **Notices and Requests**

- 1. The product specifications described in this material are subject to change without prior notice.
- 2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. We are not responsible for possible errors and omissions in this material. Please note if errors or omissions should be found in this material, we may not be able to correct them immediately.
- 3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties the contents of this material without our prior permission is prohibited.
- 4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will be exempted from the responsibility unless it directly relates to the production process or functions of the product.
- 5. Product Application
- 5.1 Application of this product is intended for and limited to the following applications: audio-video device, office automation device, communication device, consumer electronics, smartphone, feature phone, and amusement machine device. This product must not be used for applications that require extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device, medical device related to critical care, or any kind of safety device.
- 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in this data sheet. THine Electronics, Inc. ("THine") accepts no liability whatsoever for any product other than the Specified Product for it not conforming to the aforementioned demands and specifications.
- 5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the user and THine have been previously and explicitly agreed to each other.
- 6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
- 7. Please note that this product is not designed to be radiation-proof.
- 8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.
- 9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Control Law.
- 10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses.

## THine Electronics, Inc.

sales@thine.co.jp