

512K x 36, 1M x 18 2.5V Synchronous ZBT™ SRAMs IDT71T75702 2.5V I/O, Burst Counter **OBSOLETE PART** Flow-Through Outputs

Features

- 512K x 36, 1M x 18 memory configurations
- Supports high performance system speed 100 MHz (7.5 ns Clock-to-Data Access)
- ZBT[™] Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 2.5V power supply (±5%)
- 2.5V (±5%) I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)

Description

The IDT71T75702/902 are 2.5V high-speed 18,874,368 bit (18 Megabit) synchronous SRAMs organized as 512K x 36/1M x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they be been given the name ZBT™, or Zero Bus Turna ound.

Address and control signals are applied to the SRAM during

cycle, and on the next clock cycle the associated date it read or write.

The IDT71T75702/902 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71T75702/902 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_2$) that allow the user to deselect the device when desired. If an one of these three is not asserted when ADVIID is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write is initiated.

he IDT71T75702/902 have an on-chip burst counter. In the burst mode, the IDT71T75702902 camprovide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external andress (ADV/LD = LGW) or increment the internal burst counter $(ADV/\overline{LD} = HIGH).$

Me IDT71T75112/902 SRAMs utilize IDT's high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pia plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Description

A0-A19	Address lopuls	Input	Synchro nous
Œ1, CE 2, Œ2	Chip Enables	Input	Synchro nous
Œ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchro nous
CEN (Clock Enable	Input	Synchro nous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchro nous
CLK	Clock	Input	N/A
ADV/LD	Advance Burst Address/Load New Address	Input	Synchro nous
ĪBO	Linear/Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchro nous
VO0-VO31, VOP1-VOP4	Data Input/Output	VO	Synchro nous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

FEBRUARY 2009

DSC-5319/09 © 2019 Renesas Electronics Corporation

Pin Definitions (1)


Symbol	Pin Function	1/0	Active	Description
A 0- A 19	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	$ADV/\overline{\square}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When $ADV/\overline{\square}$ is low with the chip deselected, any burst in progress is terminated. When $ADV/\overline{\square}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when $ADV/\overline{\square}$ is sampled high.
R/W	Read / Write	I	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	-	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW ₁ -BW ₄	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/\overline{W} and ADV/\overline{LD} are sampled low) the appropriate byte write signal (\overline{BW} - \overline{BW} 4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device one cycle later. \overline{BW} - \overline{BW} 4 can all be tied low if always doing write to the entire 36-bit word.
CEi, CE≥	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE} and \overline{CE} are used with CE₂ to enable the IDT71T75702/902 (\overline{CE} or \overline{CE} sampled high or CE₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT [™] has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE_2 is used with \overline{CE} and \overline{CE} to enable the chip. CE_2 has inverted polarity but otherwise identical to \overline{CE} and \overline{CE} .
CLK	Clock	I	N/A	This is the clock input to the IDT71T75702/902. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
ĪBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input, and it must not change during device operation.
Œ	Output Enable	I	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the IDT71T75702/902. When \overline{OE} is HIGH the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller; sampled on rising edge of TCK. This pin has an internal pullup.
TDI	Test Data Input	ı	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
77	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75702/902 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
V DD	Power Supply	N/A	N/A	2.5V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:


5319 tbl 02

 $1. \ \ \text{All synchronous inputs must meet specified setup and hold times with respect to CLK}.$

Functional Block Diagram — 512K x 36



Functional Block Diagram — 1M x 18



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.375	2.5	2.625	٧
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	٧
Vss	Ground	0	0	0	٧
V⊪	Input High Voltage — Inputs	1.7	-	VDD +0.3	٧
V⊪	Input High Voltage — I/O	1.7		VDDQ +0.3 ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.7	٧

5319 tbl 03

NOTE

1. VIL (min.) = -0.8V for pulse width less than tcyc/2, once per cycle.


Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽¹⁾	Vss	V _{DD}	VDDQ
Commerical	0 °C to +70 °C	OV	2.5V ± 5%	2.5V ± 5%
Industrial	-40 °C to +85 °C	OV	2.5V ± 5%	2.5V ± 5%

NOTE:

5319 tbl 05


^{1.} During production testing, the case temperature equals the ambient temperature.



NOTES:

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is \leq VIL.
- 2. Pin 16 does not have to be connected directly to V_{DD} as long as the input voltage is \geq V_{IH}.
- 3. Pins 38, 39 and 43 will be pulled internally to Vpp if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to Vpp or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- 4. Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

Pin Configuration — 1M x 18



Top View 100 TQFP

NOTES:

- Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is ≤ V_{IL}.
- Pin 16 does not have to be connected directly to Vpp as long as the input voltage is ≥ VIH.
- 3. Pins 38, 39 and 43 will be pulled internally to Vob if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to Vob or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

TQFP Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5319 tbl 07

BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5319 tbl 07a

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial	Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +3.6	-0.5 to +3.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD}	-0.5 to V _{DD}	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Operating Ambient Temperature	0 to +70	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	-55 to +125	°C
PT	Power Dissipation	2.0	2.0	W
ЮИТ	DC Output Current	50	50	mA

5319 tbl (

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. During production testing, the case temperature equals Ta.

fBGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5319 tbl 07b

Pin Configuration — 512K x 36, $1\overline{19}$ BGA $^{(1,2,3,4)}$

	1	2	3	4	5	6	7
Α	VDDQ	A_6	A_4	A ₁₈	A ₈	A ₁₆	VDDQ
В	NC	CE ₂	A_3	ADV/LD	A_9	<u>CE</u> ₂	NC
С	NC	A ₇	A ₂	VDD	A ₁₂	A ₁₅	NC
D	I/O ₁₆	I/O _{P3}	Vss	NC	Vss	I/O _{P2}	I/O ₁₅
Ε	I/O ₁₇	I/O ₁₈	Vss	Œ	Vss	I/O ₁₃	I/O ₁₄
F	VDDQ	I/O ₁₉	Vss	ŌĒ	Vss	I/O ₁₂	VDDQ
G	I/O ₂₀	I/O ₂₁	$\overline{\text{BW}}_{\!\scriptscriptstyle 3}$	A ₁₇	$\overline{\text{BW}}_{\!\scriptscriptstyle 2}$	I/O ₁₁	I/O ₁₀
Н	I/O ₂₂	I/O ₂₃	Vss	R/W	Vss	I/O ₉	I/O ₈
J	VDDQ	VDD	VDD ⁽²⁾	VDD	VSS ⁽¹⁾	VDD	VDDQ
K	I/O ₂₄	I/O ₂₆	Vss	CLK	Vss	I/O ₆	I/O ₇
L	I/O ₂₅	I/O ₂₇	$\overline{\text{BW}}_{\!\scriptscriptstyle 4}$	NC	\overline{BW}_{1}	I/O ₄	I/O ₅
М	VDDQ	I/O ₂₈	Vss	CEN	Vss	I/O ₃	VDDQ
N	I/O ₂₉	I/O ₃₀	Vss	A ₁	Vss	I/O ₂	I/O ₁
Р	I/O ₃₁	I/O _{P4}	Vss	A_0	Vss	I/O _{P1}	I/O ₀
R	NC	A_5	ĪBO	VDD	VSS ⁽¹⁾	A ₁₃	NC
Т	NC	NC	A ₁₀	A ₁₁	A ₁₄	NC ⁽⁴⁾	ZZ
U	VDDQ	NC/TMS ⁽³⁾	NC/TDI ⁽³⁾	NC/TCK (3)	NC/TDO(3)	NC/TRST ^(3,5)	VDDQ

5319 tbl 25

Top View Pin Configurations — 1M x 18, 119 BGA $^{(1,2,3,4)}$

	1	2	3	4	5	6	7
Α	VDDQ	A ₆	A ₄	A ₁₉	A ₈	A ₁₆	VDDQ
В	NC	CE ₂	A_3	ADV/LD	A_9	\overline{CE}_2	NC
С	NC	A_{7}	A_2	VDD	A ₁₃	A ₁₇	NC
D	I/O ₈	NC	Vss	NC	Vss	I/O _{P1}	NC
Ε	NC	I/O ₉	Vss	<u>C</u> E₁	Vss	NC	I/O ₇
F	VDDQ	NC	VSS	ŌĒ	VSS	I/O ₆	VDDQ
G	NC	I/O ₁₀	$\overline{\text{BW}}_{\!\scriptscriptstyle 2}$	A ₁₈	Vss	NC	I/O ₅
Н	I/O ₁₁	NC	Vss	R/W	Vss	I/O ₄	NC
J	VDDQ	VDD	VDD ⁽²⁾	VDD	VSS ⁽¹⁾	VDD	VDDQ
K	NC	I/O ₁₂	Vss	CLK	Vss	NC	I/O ₃
L	I/O13	NC	Vss	NC	BW1	I/O ₂	NC
М	VDDQ	I/O ₁₄	VSS	CEN	Vss	NC	VDDQ
N	I/O ₁₅	NC	Vss	A ₁	Vss	I/O ₁	NC
Р	NC	I/O _{P2}	VSS	A_0	Vss	NC	I/O ₀
R	NC	A_5	<u>LBO</u>	VDD	VSS ⁽¹⁾	A ₁₂	NC
T	NC	A ₁₀	A ₁₅	NC ⁽⁴⁾	A ₁₄	A ₁₁	ZZ
U	VDDQ	NC/TMS ⁽³⁾	NC/TDI ⁽³⁾	NC/TCK ⁽³⁾	NC/TDO ⁽³⁾	NC/TRST ^(3,5)	VDDQ

53 19 tb1 25a

NOTES:

Top View

- 1. Pins R5 and J5 do not have to be connected directly to Vss as long as the input voltage is ≤ VIL.
- 2. Pin J3 does not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 3. U2, U3, U4 and U6 will be pulled internally to Vpb if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. U2, U3, U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected. Or all JTAG inputs(TMS, TDI, and TCK and TRST) U2, U3, U4 and U6 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- 4. The 36M address will be ball T6 (for the 512K x 36 device) and ball T4 (for the 1M x 18 device).
- 5. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

Synchronous Truth Table⁽¹⁾

CEN	R/W	<u>CE</u> 1, <u>CE</u> 2 ⁽⁵⁾	ADV/ LD	≅Wx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	X	LOAD WRITE	D ⁽⁷⁾
L	Н	L	L	Х	External	X	LOAD READ	O ₍₁₎
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) ⁽²⁾	D _(i,)
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Н	L	Х	Х	Х	DESELECT or STOP ⁽³⁾	HIZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HIZ
Н	Х	Χ	Х	Χ	Χ	Х	SUSPEND ⁽⁴⁾	Previous Value

NOTES:

5319 tbl 08

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/Osremains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$ on these chip enable pins. The chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z during device power-up.
- 7. Q data read from the device, D data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R /₩	BW ₁	BW2	BW ₃ (3)	BW ₄ ⁽³⁾
READ	Н	Х	Х	Х	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/O _{P2}) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/O _{P3}) ^(2,3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) ^(2,3)	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

5319 tbl 09

NOTES:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.
- 3. N/A for x18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

	Seq	Sequence 1		ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

319 tbl 10

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table (LBO=Vss)

	Sequ	ence 1	Sequ	ence 2	Seque	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

5319 tbl 11

Functional Timing Diagram⁽¹⁾

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK	•		•		•	A	•	_		
ADDRESS (2) (A0 - A18)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
$\frac{\text{CONTROL}^{(2)}}{(\text{R/\overline{W}, ADV/\overline{L}\overline{D}, $\overline{\text{BW}}$x})}$	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA ⁽²⁾ I/O [0:31], I/O P[1:4]	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	D/Q36	

5319 drw 03

NOTES:

- 1. This assumes $\overline{\text{CEN}}$, $\overline{\text{CE}}_1$, CE2 and $\overline{\text{CE}}_2$ are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/₩	ADV /ŪD	<u>C</u> E₁ ⁽¹⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	D1	Load read
n+1	Х	Х	Н	Χ	L	Χ	L	Q ₀	Burst read
n+2	A 1	Н	L	L	L	Χ	L	Q0+1	Load read
n+3	X	Х	L	Н	L	Χ	L	Q1	Deselect or STOP
n+4	Х	Х	Н	Χ	L	Χ	Х	Z	NOOP
n+5	A ₂	Н	L	L	Ш	Х	Χ	Z	Load read
n+6	Х	Х	Н	Χ	L	Χ	L	Q ₂	Burst read
n+7	Х	Х	L	Н	L	Χ	L	Q ₂₊₁	Deselect or STOP
n+8	Аз	L	L	L	L	L	Χ	Z	Load write
n+9	Х	Х	Н	Χ	L	L	Х	D3	Burst write
n+10	A 4	L	L	L	L	L	Χ	D3+1	Load write
n+11	Х	Х	L	Н	Ш	Χ	Χ	D4	Deselect or STOP
n+12	Х	Х	Н	Χ	L	Χ	Х	Z	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load write
n+14	A ₆	Н	L	L	L	Χ	Χ	D ₅	Load read
n+15	A ₇	L	L	L	L	L	L	Q ₆	Load write
n+16	Х	Х	Н	Χ	L	L	Х	D7	Burst write
n+17	A 8	Н	L	L	L	Х	Χ	D7+1	Load read
n+18	Х	Х	Н	Χ	L	Х	L	Q8	Burst read
n+19	A 9	L	L	L	L	L	L	Q8+1	Load write

NOTES:

1. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

2. H = High; L = Low; X = Don't Care; Z = High Impedence.

Read Operation⁽¹⁾

Cycle	Address	R/₩	ADV/ ŪD	ĒĒ₁ ⁽²⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Х	Х	Х	Χ	Х	L	Q ₀	Contents of Address Ao Read Out

NOTES: 5319 tbl 13

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. \overline{CE}_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

Burst Read Operation(1)

Cycle	Address	R/W	ADV /ŪD	<u>CE</u> ₁ ⁽²⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Х	Н	Χ	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count
n+2	Х	Χ	Н	Χ	L	Χ	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+3	X	Х	Н	Х	L	Х	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count
n+4	X	Χ	Н	Χ	L	Х	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁
n+5	A 1	Н	L	L	L	Х	L	Q ₀	Address Ao Read Out, Inc. Count
n+6	X	Х	Н	Χ	L	Х	L	Q ₁	Address A ₁ Read Out, Inc. Count
n+7	A 2	Н	L	L	L	Χ	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

NOTES:

5319 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. \overline{CE}_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

Write Operation(1)

Cycle	Address	R/₩	ADV/ ŪD	ĒΕ ₁ (2)	CEN	≅₩x	Œ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Х	Address and Control meet setup
n+1	Х	Χ	Х	Χ	L	Χ	Χ	D ₀	Write to Address Ao

NOTES:

5319 tbl 15

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Burst Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/ LD	<u>C</u> E₁ ⁽²⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Х	Н	Χ	L	L	Х	D ₀	Address A ₀ Write, Inc. Count
n+2	Х	Χ	Н	Χ	L	L	Χ	D ₀₊₁	Address A ₀₊₁ Write, Inc. Count
n+3	Х	Χ	Н	Χ	L	L	Χ	D0+2	Address A ₀₊₂ Write, Inc. Count
n+4	Х	Х	Н	Χ	L	L	Χ	D0+3	Address A ₀₊₃ Write, Load A ₁
n+5	A 1	L	L	L	L	L	Χ	D ₀	Address Ao Write, Inc. Count
n+6	Х	Χ	Н	Χ	L	L	Χ	D1	Address A1 Write, Inc. Count
n+7	A 2	L	L	L	L	L	Х	D1+1	Address A ₁₊₁ Write, Load A ₂

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV /ŪD	Œ1 ⁽²⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address Ao and Control meet setup
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Χ	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Х	L	Q ₀	Address A ₀ Read out, Load A ₁
n+3	Х	Χ	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+4	Х	Χ	Х	Χ	Н	Х	L	Q ₀	Clock Ignored. Data Q ₀ is on the bus.
n+5	A 2	Н	L	L	L	Χ	L	Q1	Address A ₁ Read out, Load A ₂
n+6	Аз	Н	L	L	L	Χ	L	Q2	Address A ₂ Read out, Load A ₃
n+7	A4	Н	L	L	L	Х	L	Q 3	Address A ₃ Read out, Load A ₄

NOTES:

5319 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV /ŪD	CE ₁ (2)	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Х	Address A ₀ and Control meet setup.
n+1	Х	Χ	Х	Χ	Н	Х	Х	Χ	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Х	D ₀	Write data Do, Load A1.
n+3	Х	Χ	Х	Χ	Н	Χ	Χ	Χ	Clock Ignored.
n+4	Х	Χ	Х	Χ	Н	Χ	Χ	Χ	Clock Ignored.
n+5	A ₂	L	L	L	L	L	Χ	D ₁	Write Data D ₁ , Load A ₂
n+6	A 3	L	L	L	L	L	Χ	D ₂	Write Data D ₂ , Load A ₃
n+7	A 4	L	L	L	L	L	Х	D 3	Write Data D3, Load A4

NOTES

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV/ LD	CE ₁ (2)	CEN	≅₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Х	L	Н	L	Х	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Χ	Χ	Z	Deselected.
n+2	A ₀	Н	L	L	L	Χ	Χ	Z	Address Ao and Control meet setup.
n+3	Х	Х	L	Н	L	Х	L	Q ₀	Address A ₀ read out, Deselected.
n+4	A 1	Η	L	L	L	Х	Χ	Z	Address A ₁ and Control meet setup.
n+5	Х	Х	L	Н	L	Χ	L	Q1	Address A ₁ read out, Deselected.
n+6	Х	Х	L	Н	L	Χ	Χ	Z	Deselected.
n+7	A ₂	Н	L	L	L	Х	Х	Z	Address A ₂ and Control meet setup.
n+8	Х	Х	L	Н	L	Х	L	Q ₂	Address A ₂ read out, Deselected.
n+9	Х	Х	L	Н	L	Х	Χ	Z	Deselected.

NOTES:

5319 tbl 19

- 1. H = High; L = Low; X = Don't Care; Y = Don't Know; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.
- 3. Device outputs are ensured to be in High-Z during device power-up.

Write Operation with Chip Enable Used(1)

Cycle	Address	R/₩	ADV/ ŪD	CE(2)	CEN	B₩x	ŌĒ	I/O	Comments
n	Х	Х	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+2	A ₀	L	L	L	L	L	Х	Z	Address A ₀ and Control meet setup
n+3	Х	Χ	L	Н	L	Χ	Χ	D ₀	Data Do Write In, Deselected.
n+4	A 1	L	L	L	L	L	Χ	Z	Address A ₁ and Control meet setup
n+5	Х	Χ	L	Н	L	Χ	Χ	D1	Data D ₁ Write In, Deselected.
n+6	Х	Х	L	Н	L	Χ	Χ	Z	Deselected.
n+7	A ₂	L	L	L	L	L	Χ	Z	Address A ₂ and Control meet setup
n+8	Х	Χ	L	Н	L	Χ	Χ	D2	Data D ₂ Write In, Deselected.
n+9	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected.

NOTES:

- 1. $\underline{H} = High; L = Low; X = \underline{Don't Care}; ? = Don't Know; Z = \underline{High Impedance}.$
- 2. $\overline{CE} = \overline{L}$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V±5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$	-	5	μA
lu	LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾	$V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$	_	30	μA
ILO	Output Leakage Current	Vout = 0V to Vcc	_	5	μΑ
Vol	Output Low Voltage	IOL = +6mA, $VDD = Min$.	-	0.4	V
Vон	Output High Voltage	IOH = -6mA, VDD = Min.	2.0	_	V

NOTE:

5319 tbl 21

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (VDD = 2.5V±5%)

Cumbal	Parameter	Test Conditions	7.5ns		8ns		8.5ns		llm:t
Symbol			Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
lod	Operating Power Supply Current	Device Selected, Outputs Open, $\Delta DV/\overline{LD} = X$, $V_{DD} = Max.$, $V_{IN} \ge V_{IH} \text{ or } \le V_{IL}$, $f = f_{MAX}^{(2)}$		295	250	270	225	245	m A
ISB1	CMOS Standby Power Supply Current Device Deselected, Outputs Open, VDD = Max., VIN \geq VHD or \leq VLD, f = $0^{(2,3)}$		40	60	40	60	40	60	m A
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V \texttt{DD} = \texttt{Max.}, \ V \texttt{IN} \ge V \texttt{HD} \ \text{or} \le V \texttt{LD}, \\ f = \texttt{fMax}^{(2,3)}$	105	125	100	120	95	115	m A
ISB3	ldle Power Supply Current	$\label{eq:decomposition} \begin{split} & \frac{\text{Device Selected, Outputs Open,}}{\text{CEN}} & \geq \text{ViH, Vdd} = \text{Max.,} \\ & \text{Vin} & \geq \text{Vhd or} \leq \text{VLd, f} = \text{fMax}^{(2,3)} \end{split}$	60	80	60	80	60	80	m A
lzz	Full Sleep Mode Supply Current	$\label{eq:Device Selected, Outputs Open,} \begin{split} & \underline{\text{CEN}} \leq \text{ViH, Vdd} = \text{Max., ZZ} \geq \text{VHd} \\ & \text{Vin} \geq \text{VHd Or} \leq \text{VLd, f} = \text{fMax}^{(2,3)} \end{split}$	40	60	40	60	40	60	m A

NOTES:
1. All values are maximum guaranteed values.

5319 tbl 22

- 2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

10 1000 0011011010	
Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(V _{DDQ/2})
Output Reference Levels	(VDDQ/2)
Output Load	Figure 1

^{1.} The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vpp and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.

AC Electrical Characteristics


(VDD = 2.5V±5%, Commercial and Industrial Temperature Ranges)

		7.!	7.5ns		8ns		8.5ns	
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
tcyc	Clock Cycle Time	10	_	10.5	_	11	_	ns
tch ⁽¹⁾	Clock High Pulse Width	2.5	_	2.7	_	3.0	_	ns
tcL ⁽¹⁾	Clock Low Pulse Width	2.5		2.7	_	3.0		ns
Output Par	rameters		ı	ı	<u> </u>			
tcD	Clock High to Valid Data	_	7.5		8	_	8.5	ns
tcoc	Clock High to Data Change	2	_	2	_	2	_	ns
to_z(2,3,4)	Clock High to Output Active	3	_	3	_	3	_	ns
tchz ^(2,3,4)	Clock High to Data High-Z		5	_	5	_	5	ns
toe	Output Enable Access Time	_	5		5	_	5	ns
tolz ^(2,3)	Output Enable Low to Data Active	0	_	0	_	0	_	ns
toHz ^(2,3)	Output Enable High to Data High-Z	_	5		5		5	ns
Set Up Tin	nes	L			<u>I</u>	<u>I</u>	<u>I</u>	
tse	Clock Enable Setup Time	2.0	_	2.0	_	2.0	_	ns
tsa	Address Setup Time	2.0	_	2.0	_	2.0	_	ns
tsd	Data In Setup Time	2.0	_	2.0	_	2.0	_	ns
tsw	Read/Write (R/W) Setup Time	2.0	_	2.0	_	2.0	_	ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0	_	2.0	_	2.0	_	ns
tsc	Chip Enable/Select Setup Time	2.0	_	2.0	_	2.0	_	ns
tsB	Byte Write Enable (BWx) Setup Time	2.0	_	2.0	_	2.0	_	ns
Hold Time	s							
the	Clock Enable Hold Time	0.5		0.5	_	0.5	_	ns
tha	Address Hold Time	0.5		0.5	_	0.5	_	ns
thd	Data In Hold Time	0.5	_	0.5	_	0.5	_	ns
thw	Read/Write (R/W) Hold Time	0.5	_	0.5	_	0.5	_	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5	_	0.5		ns
thc	Chip Enable/Select Hold Time	0.5		0.5	_	0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5	_	0.5	_	0.5	_	ns

NOTES:


- 1. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.
- 2. Transition is measured ±200mV from steady-state.
- 3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 4. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 2.625V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 2.375V).

Timing Waveform of Read Cycle^(1,2,3,4)




- 1. Q(A1) represents the first output from the external address A1. Q(A2) represents the first output from the external address A2; Q(A2+1) represents the next output data in the burst sequence
 - of the base address A_2 , etc. where address bits A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input. CE2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE2 is HIGH. Burst ends when new address and control are loaded into the SRAM by sampling $\overline{ADV}_1\overline{D}$ LOW.
- R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.

Timing Waveform of Write Cycles^(1,2,3,4,5)



- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 - CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/ \overline{LD} LOW. Ris don't care when the SRAM is bursting (ADV/ \overline{LD} sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles (1,2,3)




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.

 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


Timing Waveform of **CEN** Operation^(1,2,3,4)




- 1. Q (41) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

Timing Waveform of CS Operation (1,2,3,4)



JTAG Interface Specification



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and \overline{TRST} .
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter	Min.	Max.	Units
ticyc	JTAG Clock Input Period	100		ns
tлсн	JTAG Clock HIGH	40		ns
ticL	JTAG Clock Low	40		ns
tır	JTAG Clock Rise Time		5 ⁽¹⁾	ns
₩	JTAG Clock Fall Time		5 ⁽¹⁾	ns
URST	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50		ns
tico	JTAG Data Output		20	ns
tidc	JTAG Data Output Hold	0		ns
tus	JTAG Setup	25	_	ns
υн	JTAG Hold	25		ns

15319 tbl 01

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

15319 tbl 03

NOTE

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

NOTES:

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x221, 0x223	Defines IDT part number 71T75702 and 71T75902, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15319 tbl 02

Available JTAG Instructions


Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Company of the con-	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mand ated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111


15319tbl 04

NOTES


- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

100 Pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline






119 Ball Grid Array (BGA) Package Diagram Outline




Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



5319 drw 12

Datasheet Document History

		Doodinon	3
Rev	Date	Pages	Description
0	05/25/00		Created Advance Information Datasheet
1	08/24/01	p. 1, 25	Removed reference of BQ165 package
		p. 8	Removed page of the 165 BGA pin configuration
		p. 24	Removed page of the 165 BGA package diagram outline
2	10/16/01	p. 7	Corrected 3.3V to 2.5V in Note 3
3	12/21/01	p. 5-7	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations
4	05/29/02	p. 21	Corrected 100-pin TQFP package drawing
5	06/07/02	p. 1-4,7,14,21,22	Added complete JTAG functionality.
		p. 2,14	Added notes for ZZ pin internal pulldown and ZZ leakage current.
		p. 14	Updated ISB3 power supply current from 40 to 60mA for all speeds.
6	11/19/02	p.1-26	Changed datasheet from Advanced information to final release.
7	05/23/03	p.5,6,14,15,25	Added I-temp to the datasheet.
		p.6	Updated 165 BGA table.
8	02/29/04	p.1	Updated logo with new design.
		p.5,6	Clarified ambient and case operating temperatures. Updated recommended operating temperature
			and supply voltage table and removed note 1.
		p.7	Updated I/O pin number order for the 119 BGA.
9	02/20/09	p.25	Removed "IDT" from orderable parts number
10	07/28/08:		PDN SR-08-03R2 issued. See IDT.com for PDN specifics
	05/13/15:		71T75702 Datasheet changed to Obsolete Status

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/