


ORDERING INFORMATION

Part Number	Package	Top Marking	Free Air Temperature (T _A)
MP2492DN*	SOIC8E	MP2492DN	–40°C to +85°C
MP2492DQ**	QFN10(3mmx3mm)	3Q	–40°C to +85°C

* For Tape & Reel, add suffix –Z (e.g. MP2492DN–Z).
 For RoHS compliant packaging, add suffix –LF (e.g. MP2492DN–LF–Z)
 ** For Tape & Reel, add suffix –Z (e.g. MP2492DQ–Z).
 For RoHS compliant packaging, add suffix –LF (e.g. MP2492DQ–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Input Voltage V _{IN}	60V
V _{SW}	–0.3V to V _{IN} + 0.3V
V _{BST}	V _{SW} + 6.5V
V _{ISN} , V _{ISP}	0V to 15V
V _{ISN} - V _{ISP} 	0 to 0.5V
V _{EN}	0V to 15V
All Other Pins.....	–0.3V to +6.5V
Continuous Power Dissipation (T _A = +25°C) ⁽²⁾	
SOIC8E.....	2.5W
QFN10 (3 x 3 mm).....	2.5W
Junction Temperature.....	150°C
Lead Temperature.....	260°C
Storage Temperature.....	–50°C to +150°C

Recommended Operating Conditions ⁽³⁾

Input Voltage V _{IN}	4.5V to 55V
Output Voltage V _{OUT} (V _{IN} > 16.5V).....	0.8V to 15V
Output Voltage V _{OUT} (V _{IN} ≤ 16.5V).....	0.8V to (V _{IN} – 1.7) V
Operating Junct. Temp.	–40°C to +125°C

Thermal Resistance ⁽⁴⁾

	θ _{JA}	θ _{JC}
SOIC8E.....	50.....	10 .. °C/W
QFN10 (3 x 3 mm).....	50.....	12... °C/W

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) – T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $T_A = +25^{\circ}C$, unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
Feedback Voltage	V_{FB}	$4.5V \leq V_{IN} \leq 55V$	0.78	0.8	0.82	V
Feedback Bias Current	$I_{BIAS(FB)}$	$V_{FB} = 0.8V$		10		nA
Switch On Resistance	$R_{DS(ON)}$			0.25		Ω
Switch Leakage ⁽⁵⁾		$V_{EN} = 0V$, $V_{SW} = 0V$		0.1	10	μA
Current Limit				3.5		A
Oscillator Frequency	f_{SW}	$V_{FB} = 0.6V$	80	100	120	kHz
Boot-Strap Voltage	$V_{BST} - V_{SW}$			4.3		V
Minimum On Time	t_{ON}	$V_{FB} = 1V$		100		ns
SW rising edge	trise	$V_{in}=12V$, $V_o=5V$, $I_o=2A$		50		ns
SW falling edge	tfall	$V_{in}=12V$, $V_o=5V$, $I_o=2A$		50		ns
Under Voltage Lockout Threshold Rising			3.0	3.3	3.6	V
Under Voltage Lockout Threshold Hysteresis				200		mV
Supply Current (Quiescent)		$V_{EN} = 2V$, $V_{FB} = 1V$		500	800	μA
Thermal Shutdown				150		$^{\circ}C$
Current Sense Voltage	$V_{ISP} - V_{ISN}$	V_{ISP} , V_{ISN} 0.4–15V	90	100	110	mV
Input Bias Current (ISN, ISP)	$I_{BIAS (ISN,ISP)}$	V_{ISP} , V_{ISN} 0.4–15V	-1	-0.5	+1	μA
EN Input Low Voltage ⁽⁵⁾					0.4	V
En Input High Voltage ⁽⁵⁾			1.8			V
EN Input Bias Current ⁽⁵⁾		$V_{EN} = 0-6V$	-10	-2	10	μA
PGOOD Sink Voltage Dropout		Sink Current 5mA			0.3	V

Note:


- 4) Guaranteed by design
- 5) Only available for the MP2490DQ










PIN FUNCTIONS

QFN10 Pin #	SOIC-8 Pin #	Name	Description
1	1	VIN	Supply Voltage. The MP2492 operates from a +4.5V to +55V unregulated input. C _{IN} is needed to prevent large voltage spikes from appearing at the input. Put C _{IN} as close to the IC as possible. It is the drain of the internal power device and power supply for the whole chip.
2	2	GND Exposed Pad	Ground. This pin is the voltage reference for the regulated output voltage. For this reason care must be taken in its layout. This node should be placed outside of the D1 to C _{IN} ground path to prevent switching current spikes from inducing voltage noise into the part, Exposed Pad must be connected to Ground pin.
3		EN	On/Off Control Input.
4	3	FB	An external resistor divider from the output to GND, tapped to the FB pin sets the output voltage.
5	4	SS	Connect to an external capacitor used for Soft-Start and compensation for current limiting loop.
6	5	ISN	Negative Current Sense Input for load current limiting.
7	6	ISP	Positive Current Sense
8		PGOOD	Power good signal. When FB is less than 90% of 0.8V, PGOOD is low. It is an open-drain output. Use a high value pull-up resistor externally to pull it up to system power supply.
9	7	BST	Bootstrap. This capacitor is needed to drive the power switch's gate above the supply voltage. It is connected between SW and BST pins to form a floating supply across the power switch driver. An on-chip regulator is used to charge up the external boot-strap capacitor. If the on-chip regulator is not strong enough, one optional diode can be connected from IN or OUT to charge the external boot-strap capacitor.
10	8	SW	Switch Output. It is the source of power device.

TYPICAL PERFORMANCE CHARACTERISTICS

$C_1=220\mu\text{F}$, $C_2=2.2\mu\text{F}$, $C_3=39\mu\text{F}$, $C_4=22\mu\text{F}$, $L=39\mu\text{H}$, $T_A=25^\circ\text{C}$, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)
 $C_1=220\mu\text{F}$, $C_2=2.2\mu\text{F}$, $C_3=39\mu\text{F}$, $C_4=22\mu\text{F}$, $L=39\mu\text{H}$, $T_A=25^\circ\text{C}$, unless otherwise noted.
Steady State
 $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, $I_{OUT} = 2\text{A}$
Electrical Load

Power Ramp Up
 $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, $I_{OUT} = 2\text{A}$
Resistor Load

Power Ramp Down
 $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, $I_{OUT} = 2\text{A}$
Resistor Load

Steady State
 $V_{IN} = 50\text{V}$, $V_{OUT} = 5\text{V}$, $I_{OUT} = 1.8\text{A}$
Electrical Load

EMI Radiation
 $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, $I_{OUT} = 1.5\text{A}$
Resistor Load

V_{FB} vs. Temperature

Load Transient Response
 $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, $I_{OUT} = 0.1\text{A}$ to 2A

Short Circuit
 $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$, $I_{OUT} = 0.5\text{A}$

Short Circuit Recovery
 $V_{IN} = 12\text{V}$, $V_{OUT} = 5\text{V}$


OPERATION

The MP2492 is a current mode buck regulator. That is, the EA output voltage is proportional to the peak inductor current.

At the beginning of a cycle SW is off, the EA output voltage is higher than the current sense amplifier output and the current comparator's output is low. The rising edge of the 100kHz CLK signal sets the RS Flip-Flop. Its output turns on SW thus connecting the SW pin and inductor to the input supply.

The increasing inductor current is sensed and amplified by the Current Sense Amplifier. Ramp compensation is summed to Current Sense Amplifier output and compared to the Error Amplifier output by the Current Comparator. When the Current Sense Amplifier plus Slope Compensation signal exceeds the EA output voltage, the RS Flip-Flop is reset and the MP2492 reverts to its initial SW off state.

If the Current Sense Amplifier plus Slope Compensation signal does not exceed the COMP voltage, then the falling edge of the CLK resets the Flip-Flop.

The output of the Error Amplifier integrates the voltage difference between the feedback and the 0.8V bandgap reference. The polarity is such that a FB pin voltage lower than 0.8V increases the EA output voltage. Since the EA output voltage is proportional to the peak inductor current, an increase in its voltage increases current delivered to the output. An external Schottky Diode (D1) carries the inductor current when SW is off.

The output current information is sensed via the ISP and ISN pins. The sense voltage is set at 100mV. If V_{SENSE} , the difference of V_{ISP} and V_{ISN} , is less than 100mV, the output voltage of the power supply will be set by the FB pin. If V_{SENSE} reaches 100mV, the current limit loop will pull down on SS and regulate the output at a constant current.




Figure 1—Function Block Diagram

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see the schematic on front page). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1). Choose R1 to be around 300kΩ for optimal transient response. R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

Table 1—Resistor Selection for Common Output Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)
1.8	300 (1%)	240 (1%)
2.5	300 (1%)	141.1 (1%)
3.3	300 (1%)	96 (1%)
5	300 (1%)	57.1 (1%)

Selecting the Inductor

A 1μH to 10μH inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than 200mΩ. For most designs, the inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_L is the inductor ripple current.

Choose inductor current ripple to be approximately 30% of the maximum load current, 2A. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input and also the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current from pass to the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 4.7μF capacitor is sufficient.

Selecting the Output Capacitor

The output capacitor keeps output voltage small and ensures regulation loop stability. The output capacitor impedance should be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended.

PC Board Layout

The high current paths (GND, IN and SW) should be placed very close to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. The external feedback resistors should be placed next to the FB pin. Keep the switching node SW short and away from the feedback network.

External Bootstrap Diode

It is recommended that an external bootstrap diode be added when the system has a 5V fixed input or the power supply generates a 5V output. This helps improve the efficiency of the regulator. The bootstrap diode can be a low cost one such as IN4148 or BAT54.




Figure 2—External Bootstrap Diode

This diode is also recommended for high duty cycle operation (when $\frac{V_{OUT}}{V_{IN}} > 65\%$) and high output voltage ($V_{OUT} > 12V$) applications.

Output Current Sensing

The output current can be sensed through the DC resistance (DCR) of the inductor, as shown in Figure 3a.

For more accurate sensing, use a more accurate sense resistor.

In Figure 3a, the output current limit is set as:

$$I_{OUT} = \frac{100mV}{DCR} \times \frac{R_b}{2R_a + R_b}$$

Where DCR is the DC resistance of the inductor winding.


In Figure 3a, it is desirable to keep

$$C_s \times \frac{R_a \times R_b}{R_a + R_b} = \frac{L1}{DCR}$$


For more accurate sensing, use a more accurate sense resistor.

In Figure 3b, the output current limit is set as:

$$I_{OUT} = \frac{100mV}{R_{SENSE}}$$



(a)









(B)

Figure 3—Current Sensing Methods






PACKAGE INFORMATION

SOIC8E (EXPOSED PAD)



NOTE:

- 1) CONTROL DIMENSION IS IN INCHES DIMENSION IN BRACKET IS IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX
- 5) DRAWING CONFORMS TO JEDEC MS012, VARIATION BA
- 6) DRAWING IS NOT TO SCALE

QFN10 (3mm x 3mm)

TOP VIEW

BOTTOM VIEW

SIDE VIEW

DETAIL A

RECOMMENDED LAND PATTERN
NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.