



The Future of Analog IC Technology®

MP24833-A

55V, 3A,
White LED Driver

DESCRIPTION

The MP24833-A is a 55V, 3A, white LED driver suitable for step-down, inverting step-up/step-down, and step-up applications. The MP24833-A achieves 3A of output current with excellent load and line regulation over a wide input supply range.

Current mode operation provides a fast transient response and eases loop stabilization. Full protection features include thermal shutdown, cycle-by-cycle peak current limiting, open-string protection, and output short-circuit protection (SCP).

The MP24833-A incorporates both DC and PWM dimming into a single control pin. The separate input reference ground pin allows for direct enable and/or dimming control for a positive-to-negative power conversion.

The MP24833-A requires a minimal number of readily available, standard, external components and is available in a SOIC-8 EP package.

FEATURES


- 3A Maximum Output Current
- Unique Step-Up/Step-Down Operation (Buck-Boost Mode)
- Wide 4.5V-to-55V Operating Input Range for Step-Down Applications (Buck Mode)
- 0.15Ω Internal Power MOSFET Switch
- Fixed 210kHz Switching Frequency
- Analog and PWM Dimming
- 0.2V Reference Voltage
- 6μA Shutdown Mode
- No Minimum Number of LEDs Required
- Stable with Low ESR Output Ceramic Capacitors
- Cycle-by-Cycle Over-Current Protection (OCP)
- Thermal Shutdown Protection
- Open-String Protection
- Output Short-Circuit Protection (SCP)
- Available in a SOIC-8 EP Package

APPLICATIONS

- General LED Illumination
- LCD Backlight Panels
- Notebook Computers
- Automotive Internal Lighting
- Portable Multimedia Players
- Portable GPS Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



ORDERING INFORMATION

| Part Number* | Package | Top Marking |
|--------------|-----------|-------------|
| MP24833-AGN | SOIC-8 EP | See Below |


* For Tape & Reel, add suffix -Z (e.g. MP24833-AGN-Z)

TOP MARKING

M24833-A
LLLLLLLL
MPSYWW

M24833-A: Part number
 LLLLLLLL: Lot number
 MPS: MPS prefix
 Y: Year code
 WW: Week code

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

| | |
|---|--------------------------|
| Supply voltage ($V_{DD} - V_{SS}$) | 57V |
| $V_{SW} - V_{SS}$ | -0.3V to $V_{IN} + 0.3V$ |
| V_{BST} | $V_{SW} + 6V$ |
| $V_{EN/DIM} - V_{INGND}$ | -0.3V to +6V |
| $V_{INGND} - V_{SS}$ | -0.3V to 57V |
| Other pins - V_{SS} | -0.3V to +6V |
| Continuous power dissipation ($T_A = +25^\circ C$) ⁽²⁾ | |
| SOIC-8 EP | 2.5W |
| Junction temperature | 150°C |
| Lead temperature..... | 260°C |
| Storage temperature | -65°C to +150°C |

Recommended Operating Conditions ⁽³⁾

| | |
|--|-------------|
| Supply voltage ($V_{DD} - V_{SS}$) | 4.5V to 55V |
| Maximum junction temp. (T_J)..... | +125°C |

| | | | |
|--|---------------------------------|---------------------------------|------|
| Thermal Resistance ⁽⁴⁾ | θ_{JA} | θ_{JC} | |
| SOIC-8 EP | 50 | 10 | °C/W |

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device function is not guaranteed outside of the recommended operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.










ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $T_J = -40^{\circ}C \sim 125^{\circ}C$, all voltages with respect to VSS, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Typ | Max | Units |
|--|----------------|--------------------------------|------|------|------|-------------|
| Feedback voltage | V_{FB} | $4.5V \leq V_{IN} \leq 55V$ | 0.19 | 0.2 | 0.21 | V |
| Feedback current | I_{FB} | $V_{FB} = 0.22V$ | -100 | | 100 | nA |
| Switch on resistance | $R_{DS(ON)}$ | | | 150 | 280 | m Ω |
| Switch leakage | | $V_{EN} = 0V$, $V_{SW} = 0V$ | | | 1 | μA |
| Current limit | | | 3 | 4.8 | | A |
| Oscillator frequency | f_{SW} | | 145 | 210 | 275 | kHz |
| Foldback frequency | | $V_{FB} = 0V$, $V_{OVP} = 0V$ | | 37 | | kHz |
| Maximum duty cycle | | | 85 | 91 | 97 | % |
| Minimum on time ⁽⁵⁾ | t_{ON} | | | 100 | | ns |
| Under-voltage lockout threshold rising | | | 3 | 3.3 | 3.6 | V |
| Under voltage lockout threshold hysteresis | | | | 200 | | mV |
| EN input current | | $V_{EN} = 2V$ | | | 2.1 | μA |
| EN off threshold (with respect to INGND) | | V_{EN} falling | 0.4 | | | V |
| EN on threshold (with respect to INGND) | | V_{EN} rising | | | 0.6 | V |
| Minimum EN dimming threshold | | $V_{FB} = 0V$ | 0.57 | 0.67 | 0.77 | V |
| Maximum EN dimming threshold | | $V_{FB} = 0.2V$ | 1.23 | 1.35 | 1.47 | V |
| Supply current (quiescent) | I_Q | $V_{EN} = 2V$, $V_{FB} = 1V$ | | 0.6 | 0.8 | mA |
| Supply current (quiescent) at EN off | I_{off} | $V_{EN} = 0V$ | | 6 | 12 | μA |
| Thermal shutdown ⁽⁶⁾ | | | | 150 | | $^{\circ}C$ |
| Thermal shutdown recovery hysteresis | | | | 15 | | $^{\circ}C$ |
| Open LED OV threshold | V_{OVP_th} | | 2.3 | 2.43 | 2.6 | V |
| Open LED OV hysteresis | V_{OVP_hys} | | | 80 | | mV |

NOTES:

- 5) Guaranteed by design.
 6) Guaranteed by characterization.


TYPICAL PERFORMANCE CHARACTERISTICS
Shutdown Current vs. T_J

Quiescent Current vs. T_J

Feedback Reference vs. T_J

UVLO vs. T_J

OVP Threshold vs. T_J

Oscillator Frequency vs. T_J

Current Limit vs. T_J

EN Threshold vs. T_J

Dimming Threshold vs. T_J


TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Performance waveforms are tested on the evaluation board in the Design Example section.

$V_{IN} = 20V$, $I_{LED} = 1A$, 7WLEDs in series, $L = 68\mu H$, $T_A = 25^\circ C$, buck-boost application, unless otherwise noted.


Efficiency vs. Input Voltage @ $I_{OUT}=1A$




Analog Dimming




PWM Dimming




Steady State




EN Start-Up




EN Shutdown




PWM Dimming



Open LED Connection



Short LED Connection



PIN FUNCTIONS

| Pin # | Name | Description |
|-------|------------------------|---|
| 1 | VDD | Supply voltage. The MP24833-A operates from a 4.5V-to-55V unregulated input (with respect to VSS). An input capacitor is needed to prevent large voltage spikes from appearing at input. |
| 2 | VSS, Exposed Pad | Power return. VSS is the voltage reference for the regulated output voltage, and requires extra care during layout. Connect VSS to the lowest potential in the circuit, which is the anode of the Schottky rectifier, typically. The exposed pad is also connected to VSS. |
| 3 | OVP | Over-voltage protection. Use a voltage divider to program the OVP threshold. When the OVP voltage reaches the shutdown threshold (2.43V), the switch turns off and recovers when the OVP voltage drops to its normal operating range. When the voltage (with respect to VSS) drops below 0.2V, and the FB voltage is below 0.1V, the chip treats this as a short circuit and the operating frequency folds back. Program the OVP voltage from 0.2V to 2.43V for normal operation. |
| 4 | FB | LED current feedback input. FB senses the current across the sensing resistor between FB and VSS. Connect the current sensing resistor from the bottom of the LED strings to VSS. FB is connected to the bottom of the LED strings. The regulation voltage is 0.2V. |
| 5 | EN/DIM | On/off control input and dimming command input. A voltage greater than 0.67V turns on the chip. EN/DIM implements both DC and PWM dimming. When the EN/DIM voltage (with respect to INGND) rises from 0.67V to 1.35V, the LED current changes from 0% to 100% of the maximum LED current. To use PWM dimming, apply a 100Hz-to-2kHz square wave signal with an amplitude greater than 1.5V to EN/DIM. For combined analog and PWM dimming, apply a 100Hz-to-2kHz square wave signal with an amplitude from 0.67V to 1.35V. |
| 6 | INGND | Input ground reference. INGND is the reference for the EN/DIM signal. |
| 7 | BST | Bootstrap. Connect a capacitor between SW and BST to form a floating supply for the power switch driver. Use a ceramic capacitor 100nF or larger to provide sufficient energy to drive the power switch with this supply voltage. |
| 8 | SW | Switch output. SW is the source of the internal MOSFET. Connect SW to the power inductor and the cathode of the rectifier diode. |

BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MP24833-A is a current-mode regulator. The error amplifier (EA) output voltage is proportional to the peak inductor current.

At the beginning of a cycle, the MOSFET is off. The EA output voltage is higher than the current sense amplifier output, and the current comparator's output is low. The rising edge of the CLK signal sets the RS flip-flop. The CLK frequency is the operating frequency. The flip-flop output turns on the MOSFET that connects SW and the inductor to the input supply.

The current sense amplifier detects and amplifies the rising inductor current. The PWM comparator compares the output of the EA against the sum of the ramp compensator and the current sense amplifier. When the sum of the current sense amplifier output and the slope compensation signal exceeds the EA output voltage, the RS flip-flop resets, and the MOSFET turns off. The external Schottky rectifier diode (D) conducts the inductor current.

If the sum of the current sense amplifier output and the slope compensation signal does not exceed the EA output throughout the cycle, then the falling edge of the CLK resets the flip-flop.

The output of the EA integrates the voltage difference between the feedback and the 0.2V reference. The EA output increases when the FB voltage is less than 0.2V. Since the EA output voltage is proportional to the peak inductor current, the increase in the EA output voltage also increases the current delivered to the output.

Soft Start (SS)

When the MP24833-A is enabled and VDD exceeds the UVLO threshold, switching begins. The soft start is not active when $V_{FB} - V_{SS}$ is lower than half of V_{REF} , which is useful for charging the output capacitor quickly. At the same time, the current limit is folded to half.

Once $V_{FB} - V_{SS}$ rises up to half of V_{REF} , the soft start begins and forces the internal reference

input of the EA to rise up from $\frac{2}{3}$ of V_{REF} slowly. The current limit also recovers the normal value. The soft-start function can make the duty cycle extend slowly to limit current overshoot at start-up.

Open-LED Protection

The OVP pin is used for open-LED protection and monitors the output voltage through a voltage divider. If the LED is open, there is no voltage on FB. The duty cycle increases until $V_{OVP} - V_{SS}$ reaches the protection threshold set by the external resistor divider. The top switch turns off until $V_{OVP} - V_{SS}$ decreases sufficiently.

Dimming Control

The MP24833-A allows for both DC and PWM dimming. When the voltage on EN/DIM (reference to INGND) is less than 0.6V, the chip turns off.

For analog dimming, the LED current is dependent linearly on the EN/DIM voltage range between 0.67V and 1.35V, from 0% to 100%. An EN/DIM voltage higher than 1.35V generates the maximum LED current.

For PWM dimming, $V_{EN/DIM} - V_{INGND}$ must exceed 1.5V. Use a PWM frequency in the range of 100Hz to 2kHz for good dimming linearity. For combined analog and PWM dimming, apply a PWM signal with an amplitude from 0.67V to 1.35V to EN/DIM.

Output Short-Circuit Protection (SCP)

The MP24833-A features output short-circuit protection (SCP). When the output is shorted to VSS, the voltage on OVP drops below 0.2V, and FB senses no voltage ($<0.1V$), since no current is going through the WLED. Under this condition, the operating frequency folds back to decrease power consumption.

In boost or buck-boost applications when there is a possibility that the LED+ can short-circuit to VSS, place a 100 Ω resistor in series from power GND to INGND of the IC to protect the IC.

APPLICATION INFORMATION

Setting the LED Current

The external resistor sets the maximum LED current (refer to the Typical Application Circuits). The value of the external resistor can be determined using Equation (1):

$$R_{\text{SENSE}} = \frac{0.2V}{I_{\text{LED}}} \quad (1)$$

Setting the Over-Voltage Protection (OVP)

The voltage divider sets the over-voltage protection (OVP) point (refer to the Typical Application Circuit). Calculate V_{OVP} using Equation (2):

$$V_{\text{OVP}} = 2.43V \times \frac{R_{\text{OVP1}} + R_{\text{OVP2}}}{R_{\text{OVP2}}} \quad (2)$$

Normally, the OVP point is set about 10%-30% higher than the LED voltage.

Selecting the Inductor

For most applications, use an inductor with a value ranging from 10 μ H to 220 μ H with a DC current rating higher than the maximum inductor current. Include the DC resistance of the inductor when estimating the output current and the power consumption of the inductor.

For buck converter designs, derive the required inductance value with Equation (3):

$$L = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times \Delta I_L \times f_s} \quad (3)$$

Choose the inductor ripple current to be 30% (usually in range of 30% to 60%) of the maximum load current. The maximum inductor peak current can be calculated with Equation (4):

$$I_{L_{\text{peak}}} = I_{L_{\text{AVG}}} + \frac{\Delta I_L}{2} \quad (4)$$

Where $I_{L_{\text{AVG}}}$ is the average current through the inductor. It is equal to the output load current (LED current) for buck applications.

Under light-load conditions below 100mA, use a larger inductor for improved efficiency.

Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. Choose an input capacitor with a switching frequency impedance that is less than the input source impedance to prevent the high-frequency switching current from passing through the input. Ceramic capacitors with X5R or X7R dielectrics are recommended because of their low ESR and small temperature coefficients.

Select a capacitance that can limit the input voltage ripple (ΔV_{IN}), which is less than 5% to 10% of the DC value, typically. For buck applications, the capacitance can be calculated with Equation (5):

$$C_{\text{IN}} > \frac{I_{\text{LED}} \times V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{\Delta V_{\text{IN}} \times f_s \times V_{\text{IN}}^2} \quad (5)$$

For most applications, use a 4.7 μ F capacitor.

Please refer to the Design Example section for buck-boost applications.

Selecting the Output Capacitor

The output capacitor keeps the output voltage ripple small and ensures a stable feedback loop. Select an output capacitor with low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended because of their low ESR characteristics. For buck applications, the output capacitor can be selected using Equation (6):

$$C_{\text{OUT}} > \frac{\Delta I_L}{8\Delta V_{\text{OUT}} \times f_s} \quad (6)$$

A 2.2 μ F to 10 μ F ceramic capacitor is sufficient for most applications.

Please refer to the Design Example section for buck-boost applications.

Design Example

Use the step-up/step-down application as an example to show the design procedure.

Specifications

- Input: 20V, DC
- Output: LED current 1A maximum, LED voltage 21V
- Operating frequency: ~210 kHz

Selecting the LED Current Sense Resistor

Determine the LED current sense resistor with Equation (7):

$$R_{\text{sense}} = \frac{0.2V}{I_{\text{LED}}} = 200\text{m}\Omega \quad (7)$$

Considering power consumption, use two 400mΩ resistors with 1206 packages in parallel for the LED current sense resistor.

Selecting the Inductor

The converter operates in continuous current mode (CCM). Determine the inductor value with Equation (8):

$$L = \frac{V_{\text{IN}} \times V_{\text{OUT}}}{(V_{\text{IN}} + V_{\text{OUT}}) \times \Delta I_L \times f_s} \quad (8)$$

Where ΔI_L is the inductor peak-to-peak current ripple. Select ΔI_L to be 30% (usually from 30% to 60%) of the inductor average current, which can be calculated with Equation (9):

$$I_{L_AVG} = I_{\text{LED}} \cdot \left(1 + \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \quad (9)$$

The inductance is 79μH. Use a 68μH inductor. The current ripple of inductor is about 0.72A. The peak current of inductor can be calculated with Equation (10):

$$I_{L_peak} = I_{L_AVG} + \frac{1}{2} \Delta I_L \quad (10)$$

The peak current is about 2.41A. Select an inductor with a saturation current around 3A.

Selecting the Input and Output Capacitor

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. Select a capacitance that can limit the input voltage ripple (ΔV_{IN}), which is less than 5% to 10% of the DC value, typically. Calculate C_{IN} with Equation (11):

$$C_{\text{IN}} > \frac{I_{\text{LED}} \cdot V_{\text{OUT}}}{f_s \cdot \Delta V_{\text{IN}} \cdot (V_{\text{IN}} + V_{\text{OUT}})} \quad (11)$$

The output capacitor keeps the output voltage ripple (ΔV_{OUT}) small (less than 1% to 5% of the DC value, typically) and ensures feedback loop stability. Calculate C_{OUT} with Equation (12):

$$C_{\text{OUT}} > \frac{I_{\text{LED}} \cdot V_{\text{OUT}}}{f_s \cdot \Delta V_{\text{OUT}} \cdot (V_{\text{IN}} + V_{\text{OUT}})} \quad (12)$$

Use two 2.2μF/50V X7R ceramic capacitors in parallel as the input capacitor, and use a 4.7μF/50V X7R ceramic capacitor as the output capacitor.

Selecting the Rectifier Diode

Use a Schottky diode as the rectifier diode. Select a diode that can withstand voltage stress higher than 48V. The diode should also have a current limit higher than the output current. Use B360 in this application.

Setting the Over-Voltage Protection (OVP)

Set the OVP point 20%~30% higher than the maximum output voltage by the voltage divider using Equation (13):

$$V_{\text{OVP}} = 2.43V \times \frac{R_{\text{OVP1}} + R_{\text{OVP2}}}{R_{\text{OVP2}}} \quad (13)$$

The OVP setting resistor is $R_9 = 10\text{k}\Omega$ and $R_8 = 110\text{k}\Omega$.



PCB Layout Guidelines⁷⁾

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 2 and follow the guidelines below.

1. Place the high current paths (VSS, VDD, and SW) close to the device with short, direct, and wide traces.
2. Place the input capacitor as close to VDD and VSS as possible as possible.
3. Place the external feedback resistors next to FB.
4. Keep the switch node traces short and away from the feedback network.
5. Keep the switching frequency loop as small as possible.
6. Place the Schottky diode close to the IC (VDD and SW) and the input capacitor.
7. Place the output capacitor close to the IC and the input capacitor.

NOTE:

7) Layout is based on EV24833-A-N-00A.


Top Layer

Bottom Layer
Figure 2: Recommended Layout

TYPICAL APPLICATION CIRCUITS




Figure 3: Typical Buck Converter Application, $V_{in} = 30V$ to $48V$, $V_o = 24V$, $I_{LED} = 1A$




Figure 4: Typical Boost Converter Application, $V_{in} = 12V$ to $20V$, $V_o = 24V$, $I_{LED} = 1A$










Figure 5: Typical Buck-Boost Converter Application, $V_{in} = 15V$ to $24V$, $V_o = 24V$, $I_{LED} = 1A$

PACKAGE INFORMATION
SOIC-8 EP

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.