











TL499A

SLVS029H-JANUARY 1984-REVISED NOVEMBER 2015

TL499A Wide-Range Power-Supply Controllers

Features

- Internal Series-Pass and Step-Up Switching Regulator
- Output Adjustable From 2.9 V to 30 V
- 1-V to 10-V Input for Switching Regulator
- 4.5-V to 32-V Input for Series Regulator
- **Externally Controlled Switching Current**
- No External Rectifier Required

Applications

- Voltage Boosting
- **Dual-Supply Voltage Reglation**
- **Battery Back-Ups**
- Microprocessor Memory Power

3 Description

The TL499A device is an integrated circuit designed to provide a wide range of adjustable regulated supply voltages. The regulated output voltage can be varied from 2.9 V to 30 V by adjusting two external resistors. When the TL499A is ac-coupled to line power through a step-down transformer, it operates as a series DC voltage regulator to maintain the regulated output voltage. With the addition of a battery from 1.1 V to 10 V, an inductor, a filter capacitor, and two resistors, the TL499A operates as a step-up switching regulator during an AC-line failure. The adjustable regulated output voltage makes the TL499A useful for a wide range of applications. Providing backup power during an ACline failure makes the TL499A extremely useful in microprocessor memory applications. The TL499AC is characterized for operation from -20°C to +85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)			
TI 400 A	SO (8)	6.20 mm × 5.30 mm			
TL499A	PDIP (8)	9.81 mm × 6.35 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application






Table of Contents

1	Features 1	7.3 Feature Description	6
2	Applications 1	7.4 Device Functional Modes	6
3	Description 1	8 Application and Implementation	7
4	Revision History2	8.1 Application Information	7
5	Pin Configuration and Functions	8.2 Typical Application	7
6	Specifications	9 Power Supply Recommendations	10
•	6.1 Absolute Maximum Ratings	10 Layout	. 11
	6.2 ESD Ratings	10.1 Layout Guidelines	11
	6.3 Recommended Operating Conditions	10.2 Layout Example	11
	6.4 Thermal Information	11 Device and Documentation Support	. 12
	6.5 Electrical Characteristics	11.1 Community Resources	12
	6.6 Typical Characteristics	11.2 Trademarks	12
7	Detailed Description6	11.3 Electrostatic Discharge Caution	12
-	7.1 Overview 6	11.4 Glossary	12
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable Information	. 12

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (September 2001) to Revision H


Page

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

	Till tallottollo										
PIN		1/0	DESCRIPTION								
NAME	NO.	I/O	DESCRIPTION								
GND	5	_	Signal ground.								
GND (PWR)	7	_	Power ground.								
OUTPUT	8	0	Regulated output								
REF	2	I	Feedback tap for output voltage								
SERIES IN1	1	_	Power source for series voltage regulator.								
SW CURRENT CTRL	4	I/O	Resistor to ground controls switching current								
SW IN	6	I/O	Step up switching inductor node								
SW REG IN2	3	_	Power source for step-up switching regulator.								

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Vo	Output voltage (2)	-0.3	35	V
V _I 1	Input voltage, series regulator	-0.3	35	V
V _I 2	Input voltage, switching regulator	-0.3	10	V
	Blocking-diode reverse voltage		35	V
	Blocking-diode forward current		1	Α
SW IN	Power switch current		1	Α
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		260	°C
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±200	V
V _{(ESE}	⁰⁾ discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±200-V may actually have higher performance.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Output voltage, V _O	2.9	30	V
Input voltage, V _I 1 (SERIES IN1)	4.5	32	V
Input voltage, V _I 2 (SW REG IN2)	1.1	10	V
Output-to-input differential voltage, switching regulator, V _O - V _I 2 (see ⁽¹⁾)	1.2	28.9	V
Continuous output current, I _O		100	mA
Power switch current (at SW IN)		500	mA
Current-limiting resistor, R _{CL}	150	1000	Ω
Filter capacitor	100	470	μF
Pass capacitor		0.1	μF
Inductor, L (dcr \leq 0.1 Ω)	50	150	μΗ
Operating free-air temperature, T _A	-20	85	°C

⁽¹⁾ When operating temperature range is $T_A \le 70^{\circ}\text{C}$, minimum $V_O - V_I 2$ is ≥ 1.2 V. When operating temperature range is $T_A \le 85^{\circ}\text{C}$, minimum $V_0 - V_1 2$ is $\ge 1.9 \text{ V}$.

6.4 Thermal Information

		TL499A					
	THERMAL METRIC ⁽¹⁾	P (PDIP)	PS (SO)	UNIT			
		8 PINS	8 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)(3)	49.7	110.7	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	38.8	69.0	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	26.9	55.7	°C/W			
Ψ_{JT}	Junction-to-top characterization parameter	16.1	20.1	°C/W			
ΨЈВ	Junction-to-board characterization parameter	26.7	54.9	°C/W			

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voltage deviation	(see ⁽¹⁾)			20	30	mV/V
V V2	Cuitabina regulator minimum boost	$T_A = -20$ °C to 70°C	1.2			V
$V_0 - V_1 2$	Switching regulator minimum boost	T _A = -20°C to 85°C	1.9			V
Dropout voltage	Series regulator	V _I 1 = 15 V, I _O = 50 mA			1.8	V
Reference voltage	e (internal)	V ₁ 1 = 5 V, V _O = 3 V, I _O = 1 mA	1.2	1.26	1.32	V
Reference-voltage change with temperature				5	10	mV/V
Output regulation (of reference voltage)		I _O = 1 mA to 50 mA		10	30	mV/V
		$V_1 2 = 1.1 \text{ V}, V_0 = 12 \text{ V},$ $R_{CL} = 150 \Omega, T_A = 25^{\circ}\text{C}$			10	
Output current	Switching regulator	$V_1 2 = 1.5 \text{ V}, V_0 = 15 \text{ V},$ $R_{CL} = 150 \Omega, T_A = 25^{\circ}\text{C}$			15	mA
(see Figure 3)		$V_1 2 = 6 \text{ V}, V_0 = 30 \text{ V},$ $R_{CL} = 150 \Omega, T_A = 25^{\circ}\text{C}$			65	
	Series regulator				100	
Ctondby overent	Switching regulator	V _I 2 = 3 V, V _O = 9 V, T _A = 25°C		15	80	μA
Standby current	Series regulator	$V_1 1 = 15 \text{ V}, V_0 = 9 \text{ V}, R_E 2 = 4.7 \text{ k}\Omega$		0.8	1.2	mA

Voltage deviation is the output voltage difference that occurs in a change from series regulation to switching regulation: Voltage deviation = V_O (series regulation) – V_O (switching regulation)

Maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} - T_A) / \theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.



6.6 Typical Characteristics






7 Detailed Description

7.1 Overview

The TL499A provides an adjustable output voltage between 2.9 V and 30 V. The primary power source uses the internal linear regulator to provide the output voltage. When the primary power source is removed, the secondary power source is stepped up using the internal switching regulator to provide the output voltage.

7.2 Functional Block Diagram



7.3 Feature Description

The TL499A has an adjustable output voltage set by feedback provided to REF pin abs an adjustable switching current is set by value of resistor on SW CURRENT CONTROL pin. The lower resistance provides increased switching current.

Dual power supply inputs also provide protection against power faults on the main supply of the TL499A.

7.4 Device Functional Modes

The TL499A has two functional modes:

- Linear voltage regulation when SERIES IN1 supply is present.
- Step-up voltage regulation when SERIES IN1 supply is absent.

Submit Documentation Feedback

Copyright © 1984–2015, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

One or two power sources will be regulated to an output voltage set by two feedback resistors.

8.2 Typical Application

Figure 3 shows the basic configuration of the two power source voltage regulator




Figure 3. TL499A Basic Configuration

8.2.1 Design Requirements

Provide one or more of the following power sources:

- SERIES IN1 voltage greater than OUTPUT voltage by more than dropout voltage
- SW REG IN2 voltage less than OUTPUT voltage

Select R_{CL} value based on Table 1 through Table 5.

Table 1. Maximum Output Current vs Input and Output Voltages for Step-Up Switching Regulator With R_{CL} = 150 Ω

	SWITCHING REGULATOR INPUT VOLTAGE (SW REG IN2) (V)											
OUTPUT VOLTAGE (V)	1.1	1.2	1.3	1.5	1.7	2	2.5	3	5	6	9	
10211102(1)	OUTPUT CURRENT (mA)											
30										65	90	
25									50	80	100	
20						20	25	30	85	100	100	
15				15	20	30	45	55	100	100	100	
12	10	15	20	25	30	40	55	70	100	100	100	
10	15	20	25	30	35	45	65	80	100	100		
9	20	25	25	35	40	50	70	90	100	100		
6	30	35	40	45	55	75	95	100				



Typical Application (continued)

Table 1. Maximum Output Current vs Input and Output Voltages for Step-Up Switching Regulator With $R_{CL} = 150 \Omega$ (continued)

	SWITCHING REGULATOR INPUT VOLTAGE (SW REG IN2) (V)												
OUTPUT VOLTAGE (V)	1.1	1.2	1.3	1.5	1.7	2	2.5	3	5	6	9		
VOLIAGE (V)	OUTPUT CURRENT (mA)												
5	35	40	45	55	70	85	100	100	Circuit of Figure 4				
4.5	35	45	50	60	75	95	100	100 ⁽¹⁾	Circuit of Figure 1, except: $R_{CL} = 150 \Omega$ $C_F = 330 \mu F$ $C_P = 0.1 \mu F$				
3	55	65 ⁽¹⁾	75 ⁽¹⁾	95 ⁽¹⁾	100 ⁽¹⁾								
2.9	60 ⁽¹⁾	70 ⁽¹⁾	75 ⁽¹⁾	100 ⁽¹⁾	100 ⁽¹⁾					$C_{P} = 0.1 \mu F$			

⁽¹⁾ The difference between the output and input voltage for these combinations is greater than the minimum output-to-input differential-voltage specification at 70°C (1.2 V), but less than the minimum at 85°C (1.9 V).

Table 2. Maximum Output Current vs Input and Output Voltages for Step-Up Switching Regulator With R_{CL} = 200 Ω

	SWITCHING REGULATOR INPUT VOLTAGE (SW REG IN2) (V)											
OUTPUT VOLTAGE (V)	1.1	1.2	1.3	1.5	1.7	2	2.5	3	5	6	9	
VOLINGE (V)	OUTPUT CURRENT (mA)											
30										50	100	
25									50	70	100	
20						15	25	30	70	90	100	
15				10	15	25	35	45	90	100	100	
12	10	10	15	20	25	35	45	60	100	100	100	
10	15	20	20	25	30	40	55	70	100	100		
9	20	20	25	30	35	45	60	80	100			
6	25	30	35	45	50	65	90	100				
5	30	35	40	55	60	75	100	100	Circuit	of Figure	1 ovcont:	
4.5	35	40	45	55	65	85	100	100 ⁽¹⁾	Circuit of Figure 1, except: $R_{CL} = 200 \Omega$ $C_F = 330 \mu F$			
3	50	55 ⁽¹⁾	65 ⁽¹⁾	80 ⁽¹⁾	90 ⁽¹⁾							
2.9	50 ⁽¹⁾	60 ⁽¹⁾	65 ⁽¹⁾	85 ⁽¹⁾	100 ⁽¹⁾					$C_{P} = 0.1 \mu F$		

⁽¹⁾ The difference between the output and input voltage for these combinations is greater than the minimum output-to-input differential-voltage specification at 70°C (1.2 V), but less than the minimum at 85°C (1.9 V).

Table 3. Maximum Output Current vs Input and Output Voltages for Step-Up Switching Regulator With R_{CL} = 300 Ω

				<u> </u>								
	SWITCHING REGULATOR INPUT VOLTAGE (SW REG IN2) (V)											
OUTPUT VOLTAGE (V)	1.1	1.2	1.3	1.5	1.7	2	2.5	3	5	6	9	
VOLINGE (V)				0	UTPUT C	URRENT	(mA)					
30										40	70	
25									40	55	100	
20						10	15	20	55	70	100	
15				10	10	20	30	35	75	95	100	
12	10	10	10	15	20	25	35	45	95	100	100	
10	15	15	15	20	25	30	45	55	100	100		
9	15	15	20	25	30	35	50	60	100	100		
6	25	25	30	35	45	55	70	90				



Table 3. Maximum Output Current vs Input and Output Voltages for Step-Up Switching Regulator With $R_{CL} = 300 \Omega$ (continued)

	SWITCHING REGULATOR INPUT VOLTAGE (SW REG IN2) (V)											
OUTPUT VOLTAGE (V)	1.1	1.2	1.3	1.5	1.7	2	2.5	3	5	6	9	
1021/102(1)		OUTPUT CURRENT (mA)										
5	30	30	35	45	50	65	85	100	Circuit of Figure 1, except: $R_{CL} = 300 \ \Omega$ $C_F = 330 \ \mu\text{F}$ $C_P = 0.1 \ \mu\text{F}$			
4.5	30	35	40	45	55	70	95	100 ⁽¹⁾				
3	45	50 ⁽¹⁾	55 ⁽¹⁾	70 ⁽¹⁾	90 ⁽¹⁾							
2.9	45 ⁽¹⁾	50 ⁽¹⁾	60 ⁽¹⁾	75 ⁽¹⁾	95 ⁽¹⁾							

⁽¹⁾ The difference between the output and input voltage for these combinations is greater than the minimum output-to-input differential-voltage specification at 70°C (1.2 V), but less than the minimum at 85°C (1.9 V).

Table 4. Maximum Output Current vs Input and Output Voltages for Step-Up Switching Regulator With R_{CL} = 510 Ω

		S	WITCHIN	G REGUL	ATOR INF	OT VOL	TAGE (SV	V REG IN2	2) (V)			
OUTPUT VOLTAGE (V)	1.1	1.2	1.3	1.5	1.7	2	2.5	3	5	6	9	
VOLIAGE (V)	OUTPUT CURRENT (mA)											
30										30	50	
25									25	40	75	
20									40	55	90	
15							15	20	55	70	100	
12					10	15	25	35	65	80	100	
10				10	20	25	30	40	70	85		
9	10	10	10	15	20	25	35	45	75	100		
6	15	20	20	25	30	35	50	60				
5	20	20	35	30	35	45	55	70	Circuit	of Figure	1 ovcont:	
4.5	25	25	30	35	40	50	65	90 ⁽¹⁾	Circuit of Figure 1, except: $R_{CL} = 510 \ \Omega$ $C_F = 330 \ \mu F$ $C_P = 0.1 \ \mu F$			
3	35	35 ⁽¹⁾	40 ⁽¹⁾	50 ⁽¹⁾	75 ⁽¹⁾							
2.9	35 ⁽¹⁾	35 ⁽¹⁾	40 ⁽¹⁾	55 ⁽¹⁾	80 ⁽¹⁾							

⁽¹⁾ The difference between the output and input voltage for these combinations is greater than the minimum output-to-input differential-voltage specification at 70°C (1.2 V), but less than the minimum at 85°C (1.9 V).

Table 5. Maximum Output Current vs Input and Output Voltages for Step-Up Switching Regulator With R_{CL} = 1 k Ω

		S	WITCHIN	G REGUL	ATOR INF	PUT VOL	TAGE (SV	V REG IN2	2) (V)		
OUTPUT VOLTAGE (V)	1.1	1.2	1.3	1.5	1.7	2	2.5	3	5	6	9
10217102(1)	OUTPUT CURRENT (mA)										
30											35
25										35	50
20										35	60
15								10	30	45	65
12								20	40	45	85
10							15	25	40	55	
9				10	10	15	25	30	45	60	
6	10	10	10	15	20	20	30	35			
5	10	10	15	20	20	25	35	40	Circuit	of Eiguro	1 oveent:
4.5	15	15	15	20	25	30	40	45 ⁽¹⁾	Circuit of Figure 1, except: $R_{CL} = 1 \text{ k}\Omega$ $C_F = 330 \mu\text{F}$ $C_P = 0.1 \mu\text{F}$		
3	20	25 ⁽¹⁾	25 ⁽¹⁾	30 ⁽¹⁾	35 ⁽¹⁾						
2.9	20 ⁽¹⁾	25 ⁽¹⁾	25 ⁽¹⁾	30 ⁽¹⁾	45 ⁽¹⁾						


⁽¹⁾ The difference between the output and input voltage for these combinations is greater than the minimum output-to-input differential-voltage specification at 70°C (1.2 V), but less than the minimum at 85°C (1.9 V).



8.2.2 Detailed Design Procedure

Select the values for R_E1 and R_E2 using Equation 1: $VOUT = REF \times (1 + R_E1 / R_E2)$ (1)

8.2.3 Application Curve



 $I_{OUT} = 50 \text{ mA}$

Figure 4. Dropout Voltage vs Temperature

9 Power Supply Recommendations

See *Recommended Operating Conditions* for allowable range for the power supply. Bypass capacitors must be placed near device supply pins.

0 Submit Documentation Feedback



10 Layout

10.1 Layout Guidelines

The switching nodes at pins 3, 6, 7, and 8 must use short traces with ground and power planes for reduced noise and improved performance.

10.2 Layout Example




Figure 5. Typical Layout



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

2 Submit Documentation Feedback

www.ti.com 14-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TI 10010D						5 110 0 0	(6)			TI 10010D	
TL499ACP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-20 to 85	TL499ACP	Samples
TL499ACPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-20 to 85	TL499ACP	Samples
TL499ACPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 85	T499A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM


www.ti.com 14-Aug-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL499ACPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL499ACPSR	SO	PS	8	2000	853.0	449.0	35.0

PACKAGE MATERIALS INFORMATION


www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL499ACP	Р	PDIP	8	50	506	13.97	11230	4.32
TL499ACPE4	Р	PDIP	8	50	506	13.97	11230	4.32



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated