

SLVS318E-DECEMBER 2000-REVISED MARCH 2004

TO-220 (KC) PACKAGE

(TOP VIEW)


1

POWER GOOD FAST-TRANSIENT RESPONSE 7.5-A LOW-DROPOUT VOLTAGE REGULATORS

FEATURES


- 7.5-A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, and 3.3-V **Fixed-Output and Adjustable Versions**
- Open Drain Power-Good (PG) Status Output (Fixed Options Only)
- Dropout Voltage Typically 400 mV at 7.5 A (TPS75933)
- Low 125 µA Typical Quiescent Current
- **Fast Transient Response**
- 3% Tolerance Over Specified Conditions for **Fixed-Output Versions**
- Available in 5-Pin TO-220 and TO-263 **Surface-Mount Packages**
- **Thermal Shutdown Protection**

DESCRIPTION



 $\overline{\mathsf{EN}} <$

The TPS759xx family of 7.5-A low dropout (LDO) regulators contains four fixed voltage option regulators with integrated power-good (PG) and an adjustable voltage option regulator. These devices are capable of supplying 7.5 A of output current with a dropout of 400 mV (TPS75933). Therefore, the devices are capable of performing a 3.3-V to 2.5-V conversion. Quiescent current is 125 µA at full load and drops below 10 µA when the devices are disabled. The TPS759xx is designed to have fast transient response for large load current changes.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

ΜÀ

SLVS318E-DECEMBER 2000-REVISED MARCH 2004

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 400 mV at an output current of 7.5 A for the TPS75933) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 125 μ A over the full range of output current, 1 mA to 7.5 A). These two key specifications yield a significant improvement in operating life for battery-powered systems.


The device is enabled when $\overline{\text{EN}}$ is connected to a low-level voltage. This LDO family also features a sleep mode; applying a TTL high signal to $\overline{\text{EN}}$ (enable) shuts down the regulator, reducing the quiescent current to less than 1 μ A at T_J = 25°C. The power-good terminal (PG) is an active low, open drain output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS759xx is offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.22 V to 5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS759xx family is available in a 5-pin TO-220 (KC) and TO-263 (KTT) packages.

Тј	OUTPUT VOLTAGE (TYP)	ТО-220 (КС)	TO-263 (KTT) ⁽¹⁾
	3.3 V	TPS75933KC	TPS75933KTT
	2.5 V	TPS75925KC	TPS75925KTT
-40°C to 125°C	1.8 V	TPS75918KC	TPS75918KTT
	1.5 V	TPS75915KC	TPS75915KTT
	Adjustable 1.22 V to 5 V	TPS75901KC	TPS75901KTT

AVAILABLE OPTIONS

(1) The TPS75901 is programmable using an external resistor divider (see application information). Add **T** for KTT devices in 50-piece reel. Add **R** for KTT devices in 500-piece reel.




(1) See application information section for capacitor selection details.

Figure 1. Typical Application Configuration (For Fixed Output Options)

TERMIN	NAL	I/O	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
ĒN	1	Ι	Enable input					
FB/PG	5	I/O	Feedback input voltage for adjustable device/PG output for fixed options					
GND	3		Regulator ground					
IN	2	Ι	Input voltage					
OUTPUT	4	0	Regulated output voltage					

Terminal Functions (TPS759xx)

SLVS318E-DECEMBER 2000-REVISED MARCH 2004




3

SLVS318E-DECEMBER 2000-REVISED MARCH 2004



TPS759xx PG TIMING DIAGRAM



NOTE A: VIT – Trip voltage is typically 9% lower than the output voltage (91%V_O) VIT- to VIT+ is the hysteresis voltage.

DETAILED DESCRIPTION

The TPS759xx family includes four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS75901 (adjustable from 1.22 V to 5 V). The bandgap voltage is typically 1.22 V.

PIN FUNCTIONS

Enable (EN)

The EN terminal is an input which enables or shuts down the device. If EN is a logic high, the device will be in shutdown mode. When EN goes to logic low, then the device will be enabled.

Power-Good (PG)

The \overline{PG} terminal for the fixed voltage option devices is an open drain, active low output that indicates the status of V_O (output of the LDO). When V_Oreaches approximately 91% of the regulated voltage, \overline{PG} will go to a low impedance state. It will go to a high-impedance state when V_O falls below 91% (i.e., over load condition) of the regulated voltage. The open drain output of the \overline{PG} terminal requires a pullup resistor.

Feedback (FB)

FB is an input terminal used for the adjustable-output option and must be connected to the output terminal either directly, in order to generate the minimum output voltage of 1.22 V, or through an external feedback resistor divider for other output voltages. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V_0 to filter noise is not recommended because it may cause the regulator to oscillate.

Input Voltage (IN)

The V_{IN} terminal is an input to the regulator.

Output Voltage (OUTPUT)

The VOUTPUT terminal is an output to the regulator.

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range (unless otherwise noted)⁽¹⁾

		TPS759XX
Input voltage range ⁽²⁾	VI	-0.3 V to 6 V
Voltage range at EN	•	-0.3 V to 6 V
Maximum PG voltage (TPS759xx)		6 V
Peak output current		Internally limited
Continuous total power dissipation		See Dissipation Rating Table
Output voltage	V _O (OUTPUT, FB)	5.5 V
Operating junction temperature range	TJ	-40°C to 150°C
Storage temperature range	T _{stg}	-65°C to 150°C
ESD rating	НВМ	2 kV
	CDM	500 V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network terminal ground.

DISSIPATION RATING TABLE

PACKAGE	R _{⊝JC} (°C/W)	R _{⊝JA} (°C/W) ⁽¹⁾
TO-220	2	58.7 ⁽²⁾
TO-263	2	38.7 ⁽³⁾

- For both packages, the R_{OJA}values were computed using JEDEC high K board (2S2P) with 1 ounce internal copper plane and ground plane. There was no air flow across the packages.
- (2) $R_{\Theta JA}$ was computed assuming a vertical, free standing TO-220 package with pins soldered to the board. There is no heatsink attached to the package.
- (3) R_{OJA} was computed assuming a horizontally mounted TO-263 package with pins soldered to the board. There is no copper pad underneath the package.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
$V_{I^{(1)}}$	Input voltage	2.8	5.5	V
Vo	Output voltage range	1.22	5	V
I _O	Output current	0	7.5	А
TJ	Operating virtual junction temperature	-40	125	°C

(1) To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$.

SLVS318E-DECEMBER 2000-REVISED MARCH 2004

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range (T_J = -40°C to 125°C), V_I = V_{O(typ)} + 1 V, I_O = 1 mA, \overline{EN} = 0 V, C_O = 100 µF (unless otherwise noted)

TEXAS STRUMENTS www.ti.com

	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		$1.22 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}, \text{ T}_{\text{J}} = 25^{\circ}\text{C}$		Vo			
	Adjustable voltage	$1.22 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}$	0.97 V _O		1.03 V _O	- v	
		1.22 V \leq V _O \leq 5.5 V, T _J = 0 to 125°C ⁽²⁾	0.98 V _O		1.02 V _O		
		$T_J = 25^{\circ}C, 2.8 V < V_I < 5.5 V$		1.5			
- (1)	1.5 V Output	$2.8 \text{ V} \leq \text{V}_{\text{I}} \leq 5.5 \text{ V}$	1.455		1.545	V	
Output voltage ⁽¹⁾	1.8 V Output	$T_J = 25^{\circ}C, 2.8 V < V_I < 5.5 V$		1.8		v	
		$2.8~V \leq V_{I} \leq 5.5~V$	1.746		1.854		
		$T_J = 25^{\circ}C, 3.5 V < V_I < 5.5 V$		2.5		V	
	2.5 V Output	$3.5~V \leq V_l \leq 5.5~V$	2.425		2.575	v	
	3.3 V Output	$T_J = 25^{\circ}C, 4.3 V < V_I < 5.5 V$		3.3		V	
		$4.3 \text{ V} \leq \text{V}_{\text{I}} \leq 5.5 \text{ V}$	3.201		3.399	, V	
Quieseent ourrent (CND our	ront) (3) (4)	$T_J = 25^{\circ}C$		125			
Quiescent current (GND current) ^{(3), (4)}					200	μA	
Output voltage line regulation $(\Delta V_O/V_O)^{(4)}$		V_{O} + 1 V ≤ V_{I} ≤ 5.5 V, T_{J} = 25°C		0.04		%/V	
		$V_0 + 1 V \le V_1 < 5.5 V$		1	0.1		
Load regulation ⁽³⁾				0.35	%/		
Output noise voltage	TPS75915	BW = 300 Hz to 50 kHz, $T_J = 25^{\circ}C$, V ₁ = 2.8 V		35		μVrms	
Output current limit		V _O = 0 V	8	10	14	А	
Thermal shutdown junction	temperature			150		°C	
Oto a alla comment		$\overline{EN} = V_I$, $T_J = 25^{\circ}C$		0.1		μA	
Standby current		$\overline{EN} = V_1$			10	μA	
FB input current	TPS75901	FB = 1.5 V	-1		1	μA	
Power supply ripple rejec- tion	TPS75915	f = 100 Hz, $T_J = 25^{\circ}C$, $V_I = 2.8$ V, $I_O = 7.5$ A		58		dB	
Minimum input voltage for va	alid PG	I _{O(PG)} = 300 μA, V _(PG) ≤ 0.8 V		0		V	
PG trip threshold voltage	Fixed options only	V _O decreasing	89	1	93	%V _O	
PGhysteresis voltage	Fixed options only	Measured at V _O		0.5		%V _O	
PGoutput low voltage	Fixed options only	V _I = 2.8 V, I _{O(PG)} = 1 mA		0.15	0.4	V	
PG leakage current	Fixed options only	V _(PG) = 5 V			1	μA	
		$\overline{EN} = V_1$	-1		1	μA	
Input current (EN)		EN = 0 V	-1	0	1	μA	
High level EN input voltage			2			V	
Low level EN input voltage					0.7	V	

(1) $I_0 = 0$ mA to 7.5 A (2) The adjustable option operates with a 2% tolerance over $T_J = 0$ to 125°C.

(3)
$$I_0 = 0$$
 mA to 7.5 A
(4) If $V_0 \le 1.8$ V then V_{Imin}

$$\begin{split} &\text{If } V_{O} \leq 1.8 \text{ V then } V_{\text{Imin}} = 2.8 \text{ V, } V_{\text{Imax}} = 5.5 \text{ V:} \\ &\text{Line regulator } (\text{mV}) = (\%\text{V}) \times \frac{V_{O}(V_{\text{Imax}} - 2.8\text{V})}{100} \times 1000 \\ &\text{If } V_{O} \geq 2.5 \text{ V then } V_{\text{Imin}} = V_{O} + 1 \text{ V, } V_{\text{Imax}} = 5.5 \text{ V:} \\ &\text{Line regulator } (\text{mV}) = (\%\text{V}) \times \frac{V_{O}(V_{\text{Imax}} - (V_{O} + 1\text{V}))}{100} \times 1000 \end{split}$$



over recommended operating junction temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 100 \ \mu$ F (unless otherwise noted)

	PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dropout voltage (3.3 V out-	$I_{O} = 7.5 \text{ A}, V_{I} = 3.2 \text{ V}, T_{J} = 25^{\circ}\text{C}$		400		mV
	Vo	put) ⁽⁵⁾	I _O = 7.5 A, V _I = 3.2 V			750	mV
		Discharge transistor current	$VO = 1.5 V, T_J = 25^{\circ}C$	10	25		mA
VI	UVLO	$T_J = 25^{\circ}C, V_I rising$	2.2		2.75	V	
	UVLO hysteresis	T _J = 25°C, V _I falling	·	100		mV	

(5) IN voltage equals V₀(Typ) - 100 mV; TPS75915, TPS75918, and TPS75925 dropout voltage limited by input voltage range limitations (i.e., TPS75933 input voltage is set to 3.2 V for the purpose of this test).


SLVS318E-DECEMBER 2000-REVISED MARCH 2004




TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
V	Output voltogo	vs Output current	2, 3
Vo	Output voltage	vs Junction temperature	4, 5
	Ground current	vs Junction temperature	6
	Power supply ripple rejection	vs Frequency	7
	Output spectral noise density	vs Frequency	8
z _o	Output impedance	vs Frequency	9
V	Dranout voltage	vs Input voltage	10
V _{DO}	Dropout voltage	vs Junction temperature	11
VI	Minimum required input voltage	vs Output voltage	12
	Line transient response		13, 15
	Load transient response		14, 16
Vo	Output voltage and enable voltage	vs Time (start-up)	17
	Equivalent series resistance (ESR)	vs Output current	19, 20



















A. Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, ay series resistance added externally, and PWB trace resistance to C_0 .



THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T_J max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T_J) does not exceed the maximum junction temperature (T_J max). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power (P_{D(max)}) consumed by a linear regulator is computed as:

$$\mathsf{P}_{\mathsf{D}}\mathsf{max} = \left(\mathsf{V}_{\mathsf{I}(\mathsf{avg})} - \mathsf{V}_{\mathsf{O}(\mathsf{avg})}\right) \times \mathsf{I}_{\mathsf{O}(\mathsf{avg})} + \mathsf{V}_{\mathsf{I}(\mathsf{avg})} \mathsf{x} \mathsf{I}_{(\mathsf{Q})}$$

(1)

Where:

- V_{I(avg)} is the average input voltage.
- V_{O(avg)} is the average output voltage.
- I_{O(avg)} is the average output current.
- I_(Q) is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term $V_{I(avg)} \times I_{(Q)}$ can be neglected. The operating junction temperature is computed by adding the ambient temperature (T_A) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case (R_{ΘJC}), the case to heatsink (R_{$\Theta CS}), and the heatsink to ambient (R_{<math>\Theta SA}). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.</sub>$ </sub>

Figure 21 illustrates these thermal resistances for (a) a TO-220 package attached to a heatsink, and (b) a TO-263 package mounted on a JEDEC High-K board.




Figure 21. Thermal Resistances

THERMAL INFORMATION (continued)

Equation 2 summarizes the computation:

$$T_{J} = T_{A} + P_{D}maxx(R_{\theta JC} + R_{\theta CS} + R_{\theta SA})$$

The $R_{\Theta JC}$ is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The $R_{\Theta SA}$ is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks, like the one attached to the TO-220 package in Figure 21(a), can have $R_{\Theta CS}$ values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The $R_{\Theta CS}$ is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a TO-220 package, $R_{\Theta CS}$ of 1°C/W is reasonable.

Even if no external *black body radiator* type heatsink is attached to the package, the board on which the regulator is mounted will provide some heatsinking through the pin solder connections. Some packages, like the TO-263 and TI's TSSOP PowerPADTM packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ($R_{\Theta JA}$). This $R_{\Theta JA}$ is valid only for the specific operating environment used in the computer model.

Equation 2 simplifies into Equation 3:

$$T_J = T_A + P_D \max x R_{\theta JA}$$

Rearranging Equation 3 gives Equation 4:

$$R_{\theta JA} = \frac{T_{J} - T_{A}}{P_{D} max}$$
(4)

Using Equation 3 and the computer model generated curves shown in Figure 22 and Figure 25, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.

TO-220 POWER DISSIPATION

The TO-220 package provides an effective means of managing power dissipation in through-hole applications. The TO-220 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. A heatsink can be used with the TO-220 package to effectively lower the junction-to-ambient thermal resistance.

To illustrate, the TPS75925 in a TO-220 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_D max = (3.3 - 2.5) V x 3 A = 2.4 W$$

Substituting T_J max for T_J into Equation 4 gives Equation 6:

$$R_{\theta JA}$$
 max = (125 - 55) °C/2.4 W = 29 °C/W

From Figure 22, $R_{\Theta JA}$ vs Heatsink Thermal Resistance, a heatsink with $R_{\Theta SA} = 22^{\circ}$ C/W is required to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 22 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. Since the package pins were soldered to the board, 450 mm² of the board was modeled as a heatsink. Figure 23 shows the side view of the operating environment used in the computer model.

(2)

(3)

(5)

(6)

SLVS318E-DECEMBER 2000-REVISED MARCH 2004



THERMAL INFORMATION (continued)




Figure 22. Thermal Resistance vs Heatsink Thermal Resistance




Figure 23.

From the data in Figure 22 and rearranging Equation 4, the maximum power dissipation for a different heatsink $R_{\Theta SA}$ and a specific ambient temperature can be computed (see Figure 24).

THERMAL INFORMATION (continued)




Figure 24. Power Dissipation vs Heatsink Thermal Resistance

The TO-263 package provides an effective means of managing power dissipation in surface mount applications. The TO-263 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the TO-263 package enhances the thermal performance of the package.

To illustrate, the TPS75925 in a TO-263 package was chosen. For this example, the average input voltage is 3.3V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_{D}max = (3.3 - 2.5) V x 3 A = 2.4 W$$

Substituting T_J max for T_J into Equation 4 gives Equation 8:

$$R_{\theta JA}$$
max = (125 - 55) °C/2.4 W = 29 °C/W

From Figure 25, $R_{\Theta JA}$ vs Copper Heatsink Area, the ground plane needs to be 2 cm² for the part to dissipate 2.4W. The model operating environment used in the computer model to construct Figure 25 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 26 shows the side view of the operating environment used in the computer model.

(7)

(8)

SLVS318E-DECEMBER 2000-REVISED MARCH 2004

THERMAL INFORMATION (continued)





Figure 25. Thermal Resistance vs Copper Heatsink Area





From the data in Figure 25 and rearranging Equation 4, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 27).



THERMAL INFORMATION (continued)




Figure 27. Maximum Power Dissipation vs Copper Heatsink Area

SLVS318E-DECEMBER 2000-REVISED MARCH 2004

20

APPLICATION INFORMATION

PROGRAMMING THE TPS75901 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS75901 adjustable regulator is programmed using an external resistor divider as shown in Figure 28. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

Where:

 V_{ref} = 1.224 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 40 μ A and then calculate R1 using:




Figure 28. TPS75901 Adjustable LDO Regulator Programming

REGULATOR PROTECTION

The TPS759xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS759xx also features internal current limiting and thermal protection. During normal operation, the TPS759xx limits output current to approximately 10 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.

INPUT CAPACITOR

For a typical application, a ceramic input bypass capacitor $(0.22 \ \mu\text{F-1} \ \mu\text{F})$ is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents will cause the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device will turn off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

TEXAS INSTRUMENTS www.ti.com

(9)

(10)

APPLICATION INFORMATION (continued)

OUTPUT CAPACITOR

As with most LDO regulators, the TPS759xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 47 μ F with an ESR (equivalent series resistance) of at least 200 m Ω . As shown in Figure 29, most capacitor and ESR combinations with a product of 47e-6 x 0.2 = 9.4e-6 or larger will be stable, provided the capacitor value is at least 47 μ F. Solid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided they meet the requirements described in this section. Larger capacitors provide a wider range of stability and better load transient response.

This information along with the ESR graphs, Figure 19, Figure 20, and Figure 29, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet these guidelines.




Figure 29. Output Capacitance vs Equivalent Series Resistance



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
				_			(6)				
TPS75901KC	ACTIVE	TO-220	KC	5	50	RoHS & Green	Call TI SN	N / A for Pkg Type	-40 to 125	75901	Samples
TPS75901KCG3	ACTIVE	TO-220	KC	5	50	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	75901	Samples
TPS75901KTTR	ACTIVE	DDPAK/ TO-263	КТТ	5	500	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 125	75901	Samples
TPS75915KC	ACTIVE	TO-220	KC	5	50	RoHS & Green	Call TI SN	N / A for Pkg Type	-40 to 125	75915	Samples
TPS75915KTTR	ACTIVE	DDPAK/ TO-263	КТТ	5	500	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 125	75915	Samples
TPS75918KC	ACTIVE	TO-220	KC	5	50	RoHS & Green	Call TI SN	N / A for Pkg Type	-40 to 125	75918	Samples
TPS75918KTTT	ACTIVE	DDPAK/ TO-263	КТТ	5	50	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR		75918	Samples
TPS75925KC	ACTIVE	TO-220	KC	5	50	RoHS & Green	Call TI SN	N / A for Pkg Type	-40 to 125	75925	Samples
TPS75925KTTT	ACTIVE	DDPAK/ TO-263	КТТ	5	50	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR		75925	Samples
TPS75933KC	ACTIVE	TO-220	KC	5	50	RoHS & Green	Call TI SN	N / A for Pkg Type	-40 to 125	75933	Samples
TPS75933KTTR	ACTIVE	DDPAK/ TO-263	КТТ	5	500	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 125	75933	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TUBE



*All	dimensions	are	nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS75901KC	KC	TO-220	5	50	546	31	11930	3.17
TPS75901KCG3	KC	TO-220	5	50	546	31	11930	3.17
TPS75915KC	KC	TO-220	5	50	546	31	11930	3.17
TPS75918KC	KC	TO-220	5	50	546	31	11930	3.17
TPS75925KC	KC	TO-220	5	50	546	31	11930	3.17
TPS75933KC	KC	TO-220	5	50	546	31	11930	3.17

MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- A Falls within JEDEC TO—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

TEXAS INSTRUMENTS www.ti.com


KC0005A



PACKAGE OUTLINE

TO-220 - 16.51 mm max height

TO-220



NOTES:

All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.

3. Shape may vary per different assembly sites.




KC0005A

EXAMPLE BOARD LAYOUT

TO-220 - 16.51 mm max height

TO-220





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated