



# DisplayPort 1.4 HBR3 Linear Redriver with Latency-Free, DP Transparent Link Training support

#### **Description**

PI3DPX1203B is the DisplayPort 1.4 compliant, up to 4 channel, 8.1 Gbps HBR3 Linear Redriver with Link Training transparency support. Displayport source-side and sink-side devices communicate through the AUX transaction between the source and the sink-side devices.

Input Equalization, Voltage Swing and Flat Gain control can be configured with pin-strapping or I2C programing to optimized Main Link high speed signals over a variety of physical medium by reducing inter-symbol interference. Pericom's Linear Redriver technology can deliver 2 times better additive jitters performance than traditional Redrivers.

Linear Equalizer always provide very flexible component placement, cascade connection and easy adjustment after the Redriver location changes during the product development events.

#### **Features**

- → Compliant with VESA DisplayPort 1.4 specification up to 8.1 Gbps Link Rate
- → Latency-free for the variable video frame rate support
- → Dual mode DisplayPort support
- → Linear Redriver allows flexible placement with DP Main Link boost setting
- → Ideal for DP Alt Type-C Source and Sink-side application with PD Controllers with Aux Link Training Transparent Mode support
- → Linear Equalizer increases Link Margin with Sink-side DFE (Decision Feedback Equalizer)
- → Independent Main Link channel configuration for 4-bit Equalization, 2-bit Voltage Output swing and 2-bit Flat Gain control
- → Pin strap or I2C programmable for device configuration setting
- → Intra- and Inter-Channel Polarity Swap support
- → I2C Address selectable for configuration register access
- → Low Stand-by power consumption
- → Power supply voltage: 3.3V
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)

### **Applications**

- → Notebook, Desktop, AIO PC
- → Display Monitors
- → Active Adaptors, Dongles, Docking




Figure 1-1 DP1.4 HBR3 Redriver in the NB PC

## **Ordering Information**

Ordering Number	Package Code	Package Description
PI3DPX1203BZLEX	ZL	32-pin, Very Thin Quad Flat No-Lead (TQFN) (3X6mm)
PI3DPX1203BZHEX	ZH	42-pin, Very Thin Quad Flat No-Lead (TQFN) (3.5x9mm)
PI3DPX1203BZHIEX	ZH	Industrial Temperature, 42-pin, Very Thin Quad Flat No-Lead (TQFN) (3.5x9mm)

#### Notes

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- 5. X suffix = Tape/Reel





### 2. General Information

# 2.1 Revision History

Revision	Description of Changes
Oct 2016	Ch2. 32-pin TQFN package added. Improve EQ , Stand-by power consumption from PI3DPX1203 DP1.4 Linear Redriver. Support I2C slave programming mode.
Feb 2017	Ch5. DP1.4 CTS compliance test report added
Mar 2017	Ch2. ZH42 pin-out typo fixed. Pin6, 12, 30 changed to NC. Ch4. No index Byte support Ch5. Gp, GF-gain, V1dB_4G typical value updated
May 2017	Ch5. power consumption; IDDQ = typ 0.2uA, max 1mA; IDD = typ 243mA, max =290mA. Ch5. Power-up timing diagram, PRSNT# application schematics added
Jun 2017	In 42-pin package, clarified NC and DNC pins
Jul 2017	Application reference schematic updated to support HPD IRQ
Dec 2017	Package marking added (p42).
Jul 2018	Ordering Information Deleted Section 2.3 Related Products Features Section 4.4 Output -14dB Compressing Setting Section 4.5 EQ Setting Section 6.4 AX/DC Characteristics Figure 6-6 Peaking Gain Definition
Sept 2019	Part Marking

# 2.2 Similar Products Comparison

	PI3DPX1203B	PI3DPX1203
Key Features	New silicon. Improved IDDQ = 0.2mA and IDD together. Optimized setting for the DP 1.4 speed.	Old version. IDDQ = 2mA typ
Package Pin-out	Drop in compatible with PI3DPX1203 version	





#### **Contents**

ı.	Pro	oduct Summary	1
2.	Ge	neral Information	2
	2.1	Revision History	2
	2.2	Similar Products Comparison	2
3.	Pir	1 Configuration	4
	3.1	Package Pin-out (Top View)	4
	3.2	Pin Description	5
4.	Fu	nctional Description	8
	4.1	Functional Block Diagram	8
	4.2	Power-Down Mode	9
		Flat Gain Setting	
	4.4	Output -1 dB Compression Setting	10
	4.5	EQ Setting	10
<b>5.</b>	<b>I20</b>	C Programming	12
	5.1	I2C Registers	12
	5.2	I2C Operation	15
6.	Ele	ectrical Specification	17
	6.1	Absolute Maximum Ratings	17
	6.2	Recommended Operating Conditions	17
		Power Consumption	
	6.4	AC/DC Characteristics	18
7.	Ap	plications	24
	7.1	Reference Schematic	24
	7.2	Reference Schematic for HPD_IRQ MST Mode	25
	7.3	Sink-side Application	27
		Output Swing and Gain Information	
	7.5	Output Eye diagram, Trace length and EQ	29
	7.6	General Power and Ground Guideline	30
	7.7	High-speed signal Routing	31
	7.8	CTS Compliant Test Report	36
8.		chanical/Packaging Information	
		Mechanical Outline	
	8.2	Part Marking Information	41
		Tape & Reel Materials and Design	
a		nortant Notice	



# 3. Pin Configuration

#### 3.1 Package Pin-out (Top View)




Figure 3-1 32/42-pin package pin-out

Note: The polarity (+/- ) of each high speed pairs can use interchangeably. Output pins of polarity and data channel will always follow the input polarity and data channel assignment changes.





### 3.2 Pin Description

#### 32-pin package

Pin #	Pin Name	Type	Description
Data Signals			
1 2	A0RX+ A0RX-	I	CML differential positive/negative input for Channel A0, with internal 50 $\Omega$ Pull-Up and ~200k $\Omega$ Pull-Up otherwise.
27 26	A0TX+, A0TX-	О	CML differential positive/negative outputs for Channel A0, with internal 50 $\Omega$ Pull-Up and ~2k $\Omega$ Pull-Up otherwise.
4 5	A1RX+, A1RX-	I	CML differential positive/negative inputs for Channel A1, with internal 50 $\Omega$ Pull-Up and ~200k $\Omega$ Pull-Up otherwise.
24 23	A1TX+, A1TX-	О	CML differential positive/negative outputs for Channel A1, with internal $50\Omega$ Pull-Up and $\sim 2k\Omega$ Pull-Up otherwise.
7 8	A2RX+, A2RX-	I	CML differential positive/negative inputs for Channel A2, with internal 50 $\Omega$ Pull-Up and ~200k $\Omega$ Pull-Up otherwise.
21 20	A2TX+, A2TX-	О	CML differential positive/negative outputs for Channel A2, with internal $50\Omega$ Pull-Up and $\sim 2k\Omega$ Pull-Up otherwise.
10 11	A3RX+, A3RX-	I	CML differential positive/negative inputs for Channel A3, with internal 50 $\Omega$ Pull-Up and ~200k $\Omega$ Pull-Up otherwise.
18 17	A3TX+, A3TX-	О	CML differential positive/negative outputs for Channel A3, with internal 50 $\Omega$ Pull-Up and ~2k $\Omega$ Pull-Up otherwise.
Control Signal	ls		
12	SDA	I/O	I <sup>2</sup> C Serial Data line
13	SCL	I/O	I <sup>2</sup> C Serial Clock line
		I	Cable Present Detect input. This pin has internal $100 \mathrm{K}\Omega$ pull-up.
14	PRSNT#		When High, a cable is not present, and the device is put in lower power mode.
			When Low, the device is enabled and in normal operation.
15	ENI2C	I	I2C Enable pin. Tied to VDD = Register access I2C Slave mode Tied to GND = Pin mode
32,31,30	EQ[3:1]	I	EQ Control pin. Inputs with internal $100k\Omega$ pull-up. This pins set the amount of Equalizer Boost in all channels when ENI2C is low.
	AD[3:1]	I	Address bits control pins for I2C programming with internal $100k\Omega$ pull-up.
29	FG1/I2C_RE- SET#	I	Shared pin for Gain Control bit-1 and I2C Reset pin. Inputs with internal 100kΩ pull up resistor.  (1) Sets the output flat gain level bit-1 on all channels when ENI2C is Low.  (2) I2C Reset pin. Active Low to reset the registers to default state.
28	FG0	I	Flat Gain control bit-0 pin. Inputs with internal $100k\Omega$ pull up resistor. Sets the output flat gain level on all channels when ENI2C is low.
16	NC	NC	Not connect
Power Pins			
3,6,9,19,22,25	VDD	PWR	3.3V Power supply pins
Center Pad	GND	GND	Exposed Ground pad.





### 42-pin package

Pin #	Pin Name	Type	Description		
Data Signals	,				
4 5	A0RX+ A0RX-	I	CML differential positive/negative input for Channel A0, with internal 50 $\Omega$ Pull-Up and ~200k $\Omega$ Pull-Up otherwise.		
35 34	A0TX+, A0TX-	О	CML differential positive/negative outputs for Channel A0, with internal 50 $\Omega$ Pull-Up and ~2k $\Omega$ Pull-Up otherwise.		
7 8	A1RX+, A1RX-	I	CML differential positive/negative inputs for Channel A1, with internal $50\Omega$ Pull-Up and $\sim 200 k\Omega$ Pull-Up otherwise.		
32 31	A1TX+, A1TX-	О	CML differential positive/negative outputs for Channel A1, with internal 50 $\Omega$ Pull-Up and ~2k $\Omega$ Pull-Up otherwise.		
10 11	A2RX+, A2RX-	I	CML differential positive/negative inputs for Channel A2, with internal $50\Omega$ Pull-Up and $\sim 200 k\Omega$ Pull-Up otherwise.		
29 28	A2TX+, A2TX-	О	CML differential positive/negative outputs for Channel A2, with internal 50 $\Omega$ Pull-Up and ~2k $\Omega$ Pull-Up otherwise.		
13 14	A3RX+, A3RX-	I	CML differential positive/negative inputs for Channel A3, with internal 50 $\Omega$ Pull-Up and ~200k $\Omega$ Pull-Up otherwise.		
26 A3TX+, O		О	CML differential positive/negative outputs for Channel A3, with internal 50 $\Omega$ Pull-Up and ~2k $\Omega$ Pull-Up otherwise.		
Control Sign	als				
19	SCL	I/O	I2C Serial Clock line		
18	SDA	I/O	I2C Serial Data line		
20	PRSNT#	I	Cable Present Detect input. This pin has internal $100 \mathrm{K}\Omega$ pull-up. When High, a cable is not present, and the device is put in lower power mode. When Low, the device is enabled and in normal operation.		
21	ENI2C	I	I2C Enable pin. Tie to VDD = Register access I2C Slave mode Tie to GND = Pin mode		
39,40,41,42	EQ[3:0]	I	EQ Control pin. Inputs with internal $100k\Omega$ pull-up. This pins set the amount of Equalizer Boost in all channel when ENI2C is LOW.		
	AD[3:0]	I	I2C address bits control pins for programming with internal $100k\Omega$ pull-up.		
1,2	SW[1:0]	I	Output Swing control pins. Inputs with internal $100k\Omega$ pull-up. This pin sets the output Voltage Level in all channel when ENI2C is LOW.		
37	FG0	I	Gain Control pin bit 0 Inputs with internal $100k\Omega$ pull up resistor. Sets the output flat gain level on all channels when ENI2C is low.		
FG1/I2C_RE- SET#		I	Shared pin for Flat Gain control bit-1 or I2C Reset pin. Inputs with internal 100kΩ pull up resistor.  (1) Sets the output flat gain level bit-1 on all channels when ENI2C is Low.  (2) I2C Reset pin. Active Low to reset the registers to default state.		





### 42-pin package cont.

Pin #	Pin Name	Type	Description	
6,12,30	NC		No Connect ( Don't care) pin	
16, 17, 22, 23	DNC		Do Not Connect pin	
Power Pins	1	'		
3, 9, 15, 24, 27, 33, 36	VDD	PWR	3.3V Power Supply pins	
Center Pad	GND	GND	Exposed Ground pad.	





# 4. Functional Description

### 4.1 Functional Block Diagram




Figure 4-1 PI3DPX1203B Block Diagram





#### 4.2 Power-Down Mode

Power Enable function: One pin control or I2C control, when PRSNT# is set to high, the IC goes into power down mode, both input and output termination set to 200K and high impedance respectively. Individual channel enabling is done through the I2C register programming.

PRSNT#	Description	Input Termination Resistor	Output Termination Resistor	
Н	Power-down mode. PRSNT# is internally pull-up 100 k $\Omega$	200 kΩ pull-up	Hi-Z (2 kΩ pull-up)	
L	Active Low for normal operation	50 Ω pull-up	50 Ω pull-up	




Figure 4-2 Power-up sequence recommendation

### 4.3 Flat Gain Setting

Flat Gain Control 2 bits FG[1:0] are the selection bits for the DC value.

Table 4-1. Flat Gain 2 bits Control Setting

FG1	FG0	Gain (dB)	Notes
0	0	-3.5	
0	1	-1.5	
1	0	0.5	Keep 0.5dB Gain setting for most application cases. Try other setting for the long cable/ transmission line when 0.5dB does not work.
1	1	2.5	





### 4.4 Output -1 dB Compression Setting

Swing Control 2 bits SW[1:0] control the linearity of the output voltage

Table 4-2. Output Swing -1dB Compression 2 bits Setting

SW1	SW0	mVppd @ 8.1 Gbps (Internally 100KΩ Pull-up)	Notes
0	0	920mV	Decommend action for fived DD aving like ambedded DD
0	1	1040mV	Recommend setting for fixed DP swing like embedded DP
1	0	1280mV	DP spec max swing = 1.2Vdiff
1	1	1370mV	Reserved for the non-standard DP application

### 4.5 EQ Setting

Input EQ control 4 bits EQ[3:0] are the selection pins for the equalization selection for each Main Link channel.

Table 4-3. Input Equalizer 4 bits Setting

EQ3	EQ3 EQ2 EQ1 EQ0		2.7 Gbps Input EQ(dB)	5.4 Gbps Input EQ(dB)	8.1 Gbps Input EQ(dB)	
0	0	0	0	2.3	3.2	3.9
0	0	0	1	2.4	3.5	4.4
0	0	1	0	2.5	3.8	4.9
0	0	1	1	2.6	4.1	5.5
0	1	0	0	2.7	4.5	6.0
0	1	0	1	2.9	4.8	6.5
0	1	1	0	3.0	5.1	6.9
0	1	1	1	3.1	5.5	7.4
1	0	0	0	3.2	5.8	7.8
1	0	0	1	3.4	6.1	8.3
1	0	1	0	3.5	6.4	8.7
1	0	1	1	3.7	6.7	9.0
1	1	0	0	3.8	7.0	9.4
1	1	0	1	4.0	7.4	9.8
1	1	1	0	4.1	7.6	10.1
1	1	1	1	4.3	7.9	10.4








Figure 4-3 Illustration of EQ, Gain and -1dB Compression Point setting





# 5. I2C Programming

# 5.1 I2C Registers

#### Table 5-1. I2C Address assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	1	AD3	AD2	AD1	1 for ZL32 package AD0 for ZH42 package	1=R, 0=W

#### Table 5-2. I2C Programming Register definition

#### BYTE 0

Bit	Type	Power up condition	Description	Control affected	Comment
7:0	Reserved				

#### BYTE 1

Bit	Туре	Power up condition	Description	Control affected	Comment
7:0	Reserved				

#### BYTE 2

Bit	Type	Power up condition	Description	Control affected	Comment
7	R/W	0		A3 Power down	
6	R/W	0			
5	R/W	0		A1 Power down	
4	R/W	0		A0 Power down	1 D 1
3	R/W	0		1 = Power down	
2	R/W	0	n		
1	R/W	0	Reserved		
0	R/W	0			





#### BYTE 3

Bit	Type	Power up condition	Description	Control affected	Comment
7	R/W	0		EQ3	
6	R/W	0		EQ2	Equalizar
5	R/W	0		EQ1	Equalizer
4	R/W	0	Channel A0 configuration	EQ0	
3	R/W	0		FG1	Elet coin
2	R/W	0		FG0	Flat gain
1	R/W	0		SW1	Cruina
0	R/W	0		SW0	Swing

#### BYTE 4

Bit	Type	Power up condition	Description	Control affected	Comment
7	R/W	0		EQ3	
6	R/W	0		EQ2	F1:
5	R/W	0		EQ1	Equalizer
4	R/W	0		EQ0	
3	R/W	0	Channel A1 configuration	FG1	Flat makes
2	R/W	0	-	FG0	Flat gain
1	R/W	0		SW1	Crisina
0	R/W	0		SW0	Swing

#### BYTE 5

Bit	Type	Power up condition	Description	Control affected	Comment
	+	_	2 30011 91011		
7	R/W	0		EQ3	
6	R/W	0		EQ2	Equalizer
5	R/W	0		EQ1	Equalizer
4	R/W	0	Channel A2 configuration	EQ0	
3	R/W	0	Channel A2 configuration	FG1	Elet goin
2	R/W	0		FG0	Flat gain
1	R/W	0		SW1	Swing
0	R/W	0		SW0	Swing





#### BYTE 6

Bit	Type	Power up condition	Description	Control affected	Comment
7	R/W	0		EQ3	
6	R/W	0		EQ2	F1:
5	R/W	0		EQ1	Equalizer
4	R/W	0		EQ0	
3	R/W	0	Channel A3 configuration	FG1	Elet main
2	R/W	0		FG0	Flat gain
1	R/W	0		SW1	Cruin a
0	R/W	0		SW0	Swing

#### BYTE 7

Bit	Type	Power up condition	Description	Control affected	Comment
7:0	Reserved				





#### 5.2 I2C Operation

The integrated I2C interface operates as a slave device mode. Standard I2C mode (100 Kbps) is supported with 7-bit addressing and data byte format 8-bit.

The device supports Read/Write. The bytes must be accessed in sequential order from the lowest to the highest byte with the ability to stop after any complete byte has been transferred. Address bits A3 to A0 are programmable to support multiple chips environment. The Data is loaded until a Stop sequence is issued.




Figure 5-1 I2C Reset, Enable and SCL/SDA Timing Diagram

#### **Transferring Data**

Every byte put on the SDA line must be 8-bit long. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see the I2C Data Transfer diagram). It will never hold the clock line SCL LOW to force the master into a wait state.

#### Acknowledge

Data transfer with acknowledge is required from the master. When the master releases the SDA line (HIGH) during the acknowledge clock pulse, it will pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse as indicated in the I2C Data Transfer diagram. It will generate an acknowledge after each byte has been received.

#### Data Transfer

A data transfer cycle begins with the master issuing a start bit. After recognizing a start bit, it will watch the next byte of information for a match with its address setting. When a match is found it will respond with a read or write of data on the following clocks. Each byte must be followed by an acknowledge bit, except for the last byte of a read cycle which ends with a stop bit. Data is transferred with the most significant bit (MSB) first.

### **Start & Stop Conditions**

A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.








Figure 5-2 I2C Read / Write Timing Sequence





# 6. Electrical Specification

#### 6.1 Absolute Maximum Ratings

Supply Voltage to Ground Potential	0.5 V to +4.6 V
DC SIG Voltage	
Output Current	
Power Dissipation Continuous	
ESD, HBM	
Storage Temperature	
Maximum Junction temperature	

Note

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### 6.2 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

Parameter	Min.	Тур.	Max	Units	
Power supply voltage (VDD to GND)			3.3	3.6	V
Supply Noise Tolerance (from 100KHz to 10MHz)			100		mVp-p
Omegating free sintenan queture (TA)	Commercial Temperature	0		70	°C
Operating free-air temperature (TA)	Industrial Temperature	-40 <sup>(1)</sup>		85	°C

Note:

#### 6.3 Power Consumption

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
$V_{\mathrm{DD}}$	Power supply voltage		3.0	3.3	3.6	V
$I_{DD}$	Operation power supply current	SW[1:0]=10 ( 1.2V <sub>DIFF</sub> swing @8Gbps, 0dB pre-emphasis)		243	290	mA
$I_{\mathrm{DDQ}}$	Standby power supply current	All other control pins are open. Disabled I2C master mode & I2C internal clock		0.2	1	mA

Note: Power consumption varies with the different Gain / Output Swing (-1dB Compression Point) setting.

Control Setting	Gain (dB)	Voltage Swing Limit (mV)	IDD(mA)
FG/SW=0000	-3.5	920	211
FG/SW=0001	-3.5	1040	228
FG/SW=0010	-3.5	1280	245
FG/SW=0100	-2.5	920	263
FG/SW=0101	-2.5	1040	228
FG/SW=0110	-2.5	1280	245
FG/SW=1000	+0.5	920	211

Control Setting	Gain (dB)	Voltage Swing limit (mV)	IDD(mA)
FG/SW=1000	+0.5	920	211
FG/SW=1001	+0.5	1040	223
FG/SW=1010	+0.5	1280	244
FG/SW=1100	+2.5	920	210
FG/SW=1101	+2.5	1040	226
FG/SW=1110	+2.5	1280	243

<sup>(1)</sup> I-temp is design guarantee, not production tested.





#### 6.4 AC/DC Characteristics

# 6.4.1 LVCMOS I/O DC Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
V <sub>IH</sub>	DC input logic HIGH		VDD/2+0.7		VDD+0.3	V
$V_{IL}$	DC input logic LOW		-0.3		VDD/2-0.7	V
$V_{OH}$	At IOH = -200 μA		VDD+0.2			V
V <sub>OL</sub>	At IOL = -200 μA				0.2	V
V <sub>HYS</sub>	Hysteresis of Schmitt trigger input		0.8			V

#### 6.4.2 Main Link Differential

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
$C_{RX}$	RX AC coupling capacitance			220		nF	
S11	1 (2)	10 MHz to 4.1 GHz differential		-13.0		JD.	
511	Input return loss <sup>(2)</sup>	1 GHz to 4.1 GHz common mode		-5.0		dB	
Caa	Output return loss <sup>(2)</sup>	10 MHz to 4.1 GHz differential		-15		1D	
S22	Output return loss**	1 GHz to 4.1 GHz common mode		-6.0		- dB	
D	DC single-ended input impedance			50		Ω	
$R_{IN}$	DC Differential Input Impedance			100		3.2	
R <sub>OUT</sub>	DC single-ended output impedance			50		Ω	
001	DC Differential output Impedance			100			
Z <sub>RX-HIZ</sub>	DC input impedance during reset or power down			200		kΩ	
V <sub>RX-</sub> DIFFp-p	Peak to peak differential input voltage	For HBR3		0.2 <sup>(1)</sup>	1.2	Vppd	
	Input Source common-mode noise	DC - 200MHz			150	mVpp	
t <sub>PD</sub>	Latency	From input to output		0.5		ns	
$G_{p}$	Peaking gain: Compensation at 4 GHz, relative to 100 MHz, 100	EQ[3:0] = 1111 EQ[3:0] = 1000 EQ[3:0] = 0000		10.4 7.8 3.9		dB	
	mVp-p sine wave input	Variation around typical	-3		+3	dB	
$G_{ extsf{F-gain}}$	Flat gain: 100 MHz, EQ[3:0] = 1000, SW[1:0] = 10	FG[1:0] = 11 FG[1:0] = 10 FG[1:0] = 01 FG[1:0] = 00		+2.5 0.5 -1.5 -3.5		dB	
		Variation around typical	-3		+3	dB	
	Frequency Response Gain curve 1-5GHz with 18-inch FR4, FG=10			Pls refer the Freq/Gain curve below			



Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
V <sub>1dB_100M</sub>	-1 dB compression point of output swing (at 100 MHz)	SW[1:0] = 11 SW[1:0] = 10 SW[1:0] = 01 SW[1:0] = 00		1370 1280 1040 920		mVppd	
V <sub>Coup</sub>	Channel isolation (Note 1)	100MHz to 4GHz			25		dB
		100MHz to 4GHz, FG<1:0> = 11, EQ<3:0> = 0000			0.5		
V <sub>noise_input</sub>	Input-referred noise	100MHz to 4GHz, FG<1:0> = 11, EQ<3:0> = 1010			0.4		mV <sub>RMS</sub>
V <sub>noise_out-</sub>	Output-referred noise (Note 2)	100MHz to 4GHz, FG<1:0> = 11, EQ<3:0> = 0000			0.7		m.V.
put	Output-referred noise (*****2)	100MHz to 4GHz, FG<1:0> = 11, EQ<3:0> = 1010			0.8	1.6	mV <sub>RMS</sub>
	Deterministic Jitter	Data Rate = 8Gbps FGx[1:0] = 10	EQ = 0000 EQ = 1010 EQ = 1111				UIp-p

#### Note:

<sup>(3)</sup> Please refer more data in the VIN / VOUT plot. VOUT changes with EQ and FG setting. Both the ReDriver and the Sink device system should be carefully designed to ensure sink-device compliance.




Figure 6-1 1dB Compression(Voltage Sweep) between 0 to 600mV Inputs @ 8Gbps

<sup>(1)</sup> Channel Isolation measured using a vector-network analyzer (VNA) with -15dBm power level applied to the adjacent input. The VNA detects the signal at the output of the victim channel. All other inputs and outputs are terminated with  $50\Omega$ .

<sup>(2)</sup> Guaranteed by design and characterization.






Figure 6-2 AC Electrical Measurement Test Setup




Figure 6-3 Channel-Isolation Test Configuration




Figure 6-4 Noise Test Configuration








Figure 6-5 Definition of Differential Voltage and Differential Voltage Peak-to-Peak




Figure 6-6 Definition of Peaking Gain relative to 100 MHz, 100 mVp-p sine wave input





#### 6.4.3 SCL/SDA Specification for I2C BUS

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
SDA and SO	CL I/O for I2C-bus		1			
V <sub>DD</sub>	Nominal Bus Voltage		3.0		3.6	V
V <sub>IH</sub>	DC input logic HIGH		V <sub>DD</sub> /2 + 0.7		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	DC input logic LOW		-0.3		V <sub>DD</sub> /2 - 0.7	V
V <sub>OL</sub>	DC output logic LOW	$I_{OL} = 3mA$			0.4	V
t <sub>OF</sub>	Output fall time from VIHmin to VIL-max with bus cap. 10-400pF				250	ns
AC/DC Spe	cifications - SCL/SDA for I2C BUS					
$I_{PU}$	Current Through Pull-Up Resistor or Current Source	High Power specification	3.0		3.6	mA
I <sub>leak-bus</sub>	Input leakage per bus segment		-200		200	uA
Ileak-pin	Input leakage per device pin			-15		uA
CI	Capacitance for SDA/SCL				10	pF
$f_{SCLK}$	Bus Operation Frequency			100		KHz
tBUF	"Bus Free Time Between Stop and Start condition"		1.3			us
tHD:STA	Hold time after (Repeated) Start condition. After this period, the first clock is generated.	At Ipull-up, Max	0.6			us
tSU:STA	Repeated start condition setup time		0.6			us
tSU:STO	Stop condition setup time		0.6			us
tHD:DAT	Data hold time		0			ns
tSU:DAT	Data setup time		100			ns
tLOW	Clock Low period		1.3			us
tHIGH	Clock High period		0.6		50	us
tF	Clock/Data fall time				300	ns
tR	Clock/Data rise time				300	ns
tPOR	"Time in which a device must be operation after power-on reset"				500	ms

#### Note:

- (1) Recommended value.
- (2) Recommended maximum capacitance load per bus segment is 400pF.
- (3) Compliant to I2C physical layer specification.
- (4) Ensured by Design. Parameter not tested in production.








Figure 6-7 I<sup>2</sup>C Timing Diagram





# 7. Applications

#### 7.1 Reference Schematic

- Determine the loss profile between transmitter and receiver.
- Based upon the loss profile and signal swing, determine the optimal equalization settings.
- Select appropriate voltage output swing.
- If required, select the correct differential pair polarity.
- To set voltage logic levels on configuration pins, use a 5-k $\Omega$  pull-up for high level, tie pin to GND for low level, and place a 5-k $\Omega$  pull-up and 5-k $\Omega$  pull-down for HiZ.




Figure 7-1 Source side DP Redriver Connection Diagram





# 7.2 Reference Schematic for HPD\_IRQ MST Mode




Figure 7-2 DP Source Application in Pin Mode









Figure 7-3 DP Source Application in I2C Mode





#### 7.3 Sink-side Application



#### Note

(1) The HBR3 receiver equalizer includes a CTLE cascaded with a one-tap adaptive DFE with a feedback coefficient limited to < 50mV. The DFE behavior is described below.

 $y_k = x_k - d_1^* sgn (y_k - 1)$ 

where:

 $y_k$  is the DFE differential output voltage

 $y_k^*$  is the decision function output voltage

x, is the differential input voltage after CTLE

d, is the feedback coefficient

Reference CTLE Pecision Function

Reference HBR3 Receiver Equalizer DFE

Figure 7-4 Linear Redriver Linking with Sink-side Receiver CTLE+DFE



### 7.4 Output Swing and Gain Information




Figure 7-5 Eye Width vs EQ, Output\_Swing =1000mV, Gain=+0.5dB (Input Swing=1000mVd) PI3DPX1203B Eye Height vs EQ, Vdd=3.3V, 8.1Gbps, PRBS2^23-1,




Figure 7-6 Eye Height vs EQ, Output Swing =1000mV, Gain=+2.5dB (Vin =800mVdiff)



### 7.5 Output Eye diagram, Trace length and EQ

 $Condition: Output\ Eye\ Opening\ with\ Input\ Equalization,\ 8.1\ Gbps,\ Vdd=3.3V,\ 25C\ ,\ Using\ PRBS\ 2^23-1\ pattern,\ Input\ Swing=800mVd,\ Output\ Swing=1000mV$ 




Figure 7-7 Output Eye Diagram at FG 0.5dB

Note:

Table 7-1. Trace card insertion loss profile is shown below.

Frequency	3 GHz	6GHz	Units
6 inch Input Trace	-1.43	-4	dB
12 inch Input Trace	-6.1	-11	dB
18 inch Input Trace	-8.34	-15	dB
30 inch Input Trace	-10.14	-18	dB
36 inch Input Trace	-12.13	-22	dB
48 inch Input Trace	-16.42	-29	dB



Figure 7-8 Trace Board Photo





#### 7.6 General Power and Ground Guideline

To provide a clean power supply for high-speed device, few recommendations are listed below:

- Power (VDD) and ground (GND) pins should be connected to corresponding power planes of the printed circuit board directly without passing through any resistor.
- The thickness of the PCB dielectric layer should be minimized such that the VDD and GND planes create low inductance paths.
- One low-ESR 0.1uF decoupling capacitor should be mounted at each VDD pin or should supply bypassing for at most two VDD pins. Capacitors of smaller body size, i.e. 0402 package, is more preferable as the insertion loss is lower. The capacitor should be placed next to the VDD pin.
- One capacitor with capacitance in the range of 4.7uF to 10uF should be incorporated in the power supply decoupling design as well. It can be either tantalum or an ultra-low ESR ceramic.
- A ferrite bead for isolating the power supply for Pericom high-speed device from the power supplies for other parts on the printed circuit board should be implemented.
- Several thermal ground vias must be required on the thermal pad. 25-mil or less pad size and 14-mil or less finished hole are recommended.




Figure 7-9 Decoupling Capacitor Placement Diagram





#### 7.7 High-speed signal Routing

Well-designed layout is essential to prevent signal reflection:

- For 90 $\Omega$  differential impedance, width-spacing-width micro-strip of 6-7-6 mils is recommended; for 100 $\Omega$  differential impedance, width-spacing-width micro-strip of 5-7-5 mils is recommended.
- Differential impedance tolerance is targeted at  $\pm 15\%$ .




Figure 7-10 Trace Width and Clearance of Micro-strip and Strip-line



• For micro-strip, using 1/2oz Cu is fine. For strip-line in 6+ PCB layers, 1oz Cu is more preferable.




Figure 7-11 4-Layer PCB Stack-up Example




Figure 7-12 6-Layer PCB Stack-up Example





• Ground referencing is highly recommended. If unavoidable, stitching capacitors of 0.1uF should be placed when reference plane is changed.




Figure 7-13 Stitching Capacitor Placement

- To keep the reference unchanged, stitching vias must be used when changing layers.
- Differential pair should maintain symmetrical routing whenever possible. The intra-pair skew of micro-strip should be less than 5 mils.
- To keep the reference unchanged, stitching vias must be used when changing layers.
- Differential pair should maintain symmetrical routing whenever possible. The intra-pair skew of micro-strip should be less than 5 mils.




Figure 7-14 Layout Guidance of Matched Differential Pair

- For minimal crosstalk, inter-pair spacing between two differential micro-strip pairs should be at least 20 mils or 4 times the dielectric thickness of the PCB.
- Wider trace width of each differential pair is recommended in order to minimize the loss, especially for long routing. More consistent PCB impedance can be achieved by a PCB vendor if trace is wider.
- Differential signals should be routed away from noise sources and other switching signals on the printed circuit board.
- To minimize signal loss and jitter, tight bend is not recommended. All angles α should be at least 135 degrees. The inner air gap A should be at least 4 times the dielectric thickness of the PCB.








Figure 7-15 Layout Guidance of Bends

• Stub creation should be avoided when placing shunt components on a differential pair.




Figure 7-16 Layout Guidance of Shunt Component

• Placement of series components on a differential pair should be symmetrical.




Figure 7-17 Layout Guidance of Series Component





• Stitching vias or test points must be used sparingly and placed symmetrically on a differential pair.




Figure 7-18 Layout Guidance of Stitching Via





# 7.8 CTS Compliant Test Report

#### 7.8.1 Test setup Information

Internal DisplayPort test setup is shown below for the reference.




Figure 7-19 Displayport test set-up

Table 7-2. CTS Trace card insertion loss information

DP FR4 trace	0 in	6 in	12 in	18 in	24 in	30 in	36 in
Insertion loss @ 8.1Gbps	-8.15 dB	-11.52 dB	-14.88 dB	-17.60 dB	-19.94 dB	-22.92 dB	-28.62 dB





#### 7.8.2 Compliance Test Report

# **Test Report**

Overall Result: PASS

Test Configuration Details							
	Device Description						
Test Specification	1.4						
Lane	4 Lanes						
SSC	Disabled						
	Test Session Details						
DisplayPort Test Controller	UnigrafDPTC						
Fixture Type	Other						
Infiniium SW Version	05.70.00901						
Infiniium Model Number	DSOX92504A						
Infiniium Serial Number	MY54410104						
Application SW Version	3.52.0001						
Debug Mode Used	No						
Compliance Limits (official)	DisplayPort Compliance Test Specification Version 1.4 Official Test Limit						
Probe (Channel 1)	Model: N2801A Serial: US54094067 Head: N5444A Atten: Calibrated (5 JUN 2017 09:48:34), Using Cal Atten (5.6383E+000) Skew: Calibrated (5 JUN 2017 09:48:45), Using Cal Skew						
Probe (Channel 2)	Model: N2801A Serial: US54094054 Head: N5444A Atten: Calibrated (5 JUN 2017 09:50:19), Using Cal Atten (5.4968E+000) Skew: Calibrated (5 JUN 2017 09:50:31), Using Cal Skew						
Probe (Channel 3)	Model: N2801A Serial: US54094059 Head: N5444A Atten: Calibrated (5 JUN 2017 09:51:30), Using Cal Atten (5.6826E+000) Skew: Calibrated (5 JUN 2017 09:51:40), Using Cal Skew						
Probe (Channel 4)	Model: N2801A Serial: US54094057 Head: N5444A Atten: Calibrated (5 JUN 2017 09:52:22), Using Cal Atten (5.5321E+000) Skew: Calibrated (5 JUN 2017 09:52:33), Using Cal Skew						
Last Test Date	2017-06-09 15:08:51 UTC +08:00						

Figure 7-20 DP1.4 Compliance Test Report





### **Summary of Results**

Test Statistics					
Failed	0				
Passed	15				
Total	15				

Margin Thresholds					
Warning	< 2 %				
Critical	< 0 %				

Pass	# Failed	# Trials	Test Name	Worst Actual	Worst Margin	Pass Limits
✓	0	2	3.1 Lane 3 - Eye Diagram Test (TP3 EQ) (HBR2 and HBR3) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <
1	0	1	3.1 Lane 3 - Eye Diagram Test with No Cable Model (TP3_EQ) (HBR2 and HBR3) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <
✓	0	2	3.12 Lane 3 - Total Jitter Test (TP3_EQ) (High Bit Rate 3) - HBR2CPAT	566.000 mUI	12.9 %	VALUE <= 650.000
1	0	1	3.12 Lane 3 - Total Jitter Test with No Cable Model (TP3_EQ) (High Bit Rate 3) - HBR2CPAT	626.600 mUI	3.6 %	VALUE <= 650.000
✓	0	10	3.3 Lane 3 - Peak to Peak Voltage Test - PLTPAT	874 mV	36.7 %	VALUE <= 1.380 V
$\checkmark$	0	1	3.2 Lane 3 - Non Pre-Emphasis Level Test (Swing 2/Swing 0) - PLTPAT	5.3748 dB	10.3 %	5.2000 dB <= VALU
✓	0	1	3.2 Lane 3 - Non Pre-Emphasis Level Test (Swing 2/Swing 1) - PLTPAT	3.0294 dB	24.8 %	1.6000 dB <= VALU
$\checkmark$	0	4	3.3 Lane 3 - Pre-Emphasis Level Test (Pre-emphasis 0) - PLTPAT	-3.536 dB	151E+01 %	VALUE <= 250 mdB
✓	0	3	3.3 Lane 3 - Pre-Emphasis Level Delta Test (Pre-emphasis 1 to Pre-emphasis 0) - PLTPAT	2.021 dB	1.1 %	VALUE >= 2.000 dB
$\checkmark$	0	1	3.3 Lane 3 - Non-Transition Voltage Range Measurement (Swing 2) - PLTPAT	1.007	42.2 %	VALUE >= 708 m
<b>√</b>	0	2	3.3 Lane 3 - Pre-Emphasis Level Delta Test (Pre-emphasis 2 to Pre-emphasis 1) - PLTPAT	2.304 dB	44.0 %	VALUE >= 1.600 dB
1	0	1	3.3 Lane 3 - Non-Transition Voltage Range Measurement (Swing 1) - PLTPAT	1.037	46.5 %	VALUE >= 708 m
<b>√</b>	0	1	3.3 Lane 3 - Pre-Emphasis Level Delta Test (Pre-emphasis 3 to Pre-emphasis 2) - PLTPAT	1.874 dB	17.1 %	VALUE >= 1.600 dB





# 8. Mechanical/Packaging Information

#### 8.1 Mechanical Outline





Figure 8-1 42-contact TQFN (ZH42) Package Mechanical Drawing





15-0222




Figure 8-2 32-contact TQFN (ZL32) Package Mechanical Drawing with Ground Via Information





#### 8.2 Part Marking Information

Product marking follows our standard part number ordering information.




Figure 8-3 Part Number Information



YY: Year

WW: Workweek

1st X: Assembly Code 2nd X: Fab Code

Figure 8-4 Package Marketing Information





#### 8.3 Tape & Reel Materials and Design

#### 8.3.1 Carrier Tape

The Pocketed Carrier Tape is made of Conductive Polystyrene plus Carbon material (or equivalent). The surface resistivity is  $10^6 \,\Omega$ /sq. maximum. Pocket tapes are designed so that the component remains in position for automatic handling after cover tape is removed. Each pocket has a hole in the center for automated sensing if the pocket is occupied or not, thus facilitating device removal. Sprocket holes along the edge of the center tape enable direct feeding into automated board assembly equipment. See Figures 3 and 4 for carrier tape dimensions.

#### 8.3.2 Cover Tape

Cover tape is made of Anti-static Transparent Polyester film. The surface resistivity is  $10^7 \Omega$  /Sq. Minimum to  $10^{11}$ Ohm sq. maximum. The cover tape is heat-sealed to the edges of the carrier tape to encase the devices in the pockets. The force to peel back the cover tape from the carrier tape shall be a MEAN value of 20 to 80gm (2N to 0.8N).

#### 8.3.3 Reel

The device loading orientation is in compliance with EIA-481, current version (Figure 2). The loaded carrier tape is wound onto either a 13-inch reel, (Figure 4) or 7-inch reel. The reel is made of Anti-static High-Impact Polystyrene. The surface resistivity  $10^7~\Omega$  /sq. minimum to  $10^{11}~\Omega$  /sq. max.




Figure 8-5 Tape & Reel Label Information




Figure 8-6 Tape Leader and Trailer pin 1 Orientations






Figure 8-7 Standard Embossed Carrier Tape Dimensions

**Table 8-1. Constant Dimensions** 

Tape Size	D0	D1 (Min)	E1	P0	P2	R (See Note 2)	S1 (Min)	T (Max)	T1 (Max)
8mm		1.0			$2.0 \pm 0.05$	25			
12mm					2.0 ± 0.03		0.6		
16mm	1.5 +0.1	1.5	1.75 ±	40+01		30	0.6	0.6	
24mm	-0.0		0.1	$4.0 \pm 0.1$	$2.0 \pm 0.1$			0.6	0.1
32mm		2.0				50	N/A		
44mm		2.0			$2.0 \pm 0.15$	50	(See Note 3)		

**Table 8-2. Variable Dimensions** 

Tape Size	$\mathbf{P}_1$	B <sub>1</sub> (Max)	E <sub>2</sub> (Min)	F	So	T <sub>2</sub> (Max.)	W (Max)	A <sub>0</sub> , B <sub>0</sub> , & K <sub>0</sub>
8mm	Specific per package type. Refer to FR-0221 (Tape and Reel Packing Information)	4.35	6.25	$3.5 \pm 0.05$	N/A (see note 4)	2.5	8.3	See Note 1
12mm		8.2	10.25	$5.5 \pm 0.05$		6.5	12.3	
16mm		12.1	14.25	$7.5 \pm 0.1$		8.0	16.3	
24mm		20.1	22.25	$11.5 \pm 0.1$		12.0	24.3	
32mm		23.0	N/A	$14.2 \pm 0.1$	28.4± 0.1		32.3	
44mm		35.0	N/A	20.2 ±	$40.4 \pm 0.1$	16.0	44.3	
				0.15				

#### NOTES:

<sup>1.</sup> A0, B0, and K0 are determined by component size. The cavity must restrict lateral movement of component to 0.5mm maximum for 8mm and 12mm wide tape and to 1.0mm maximum for 16,24,32, and 44mm wide carrier. The maximum component rotation within the cavity must be limited to 200 maximum for 8 and 12 mm carrier tapes and 100 maximum for 16 through 44mm.

<sup>2.</sup> Tape and components will pass around reel with radius "R" without damage.

<sup>3.</sup> S1 does not apply to carrier width  $\geq$ 32mm because carrier has sprocket holes on both sides of carrier where Do $\geq$ S1.

<sup>4.</sup> So does not exist for carrier ≤32mm because carrier does not have sprocket hole on both side of carrier.





Table 8-3. Reel Dimensions by Tape Size

Tape Size	A	N (Min) See Note A	W1	W2 (Max)	W3	B (Min)	С	D (Min)
8mm	178 ±2.0mm or 330±2.0mm	60 ±2.0mm or 100±2.0mm	8.4 +1.5/-0.0 mm	14.4 mm	Shall Ac- commo- date Tape Width Without Interfer- ence	1.5mm	13.0 +0.5/- 0.2 mm	20.2mm
12mm			12.4 +2.0/-0.0 mm	18.4 mm				
16mm	330 ±2.0mm	100 ±2.0mm	16.4 +2.0/-0.0 mm	22.4 mm				
24mm			24.4 +2.0/-0.0 mm	30.4 mm				
32mm			32.4 +2.0/-0.0 mm	38.4 mm				
44mm			44.4 +2.0/-0.0 mm	50.4 mm				

#### NOTE

A. If reel diameter A=178  $\pm 2.0$ mm, then the corresponding hub diameter (N(min)) will by 60  $\pm 2.0$ mm. If reel diameter A=330 $\pm 2.0$ mm, then the corresponding hub diameter (N(min)) will by 100 $\pm 2.0$ mm.





## 9. Important Notice

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages. Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
- 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com

--