MOSFET – Power, Dual, N-Channel Enhancement Mode, SO-8

6.0 A, 20 V

Features

- Ultra Low RDS(on)
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual SOIC-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SOIC–8 Mounting Information Provided
- Pb-Free Package is Available

Applications

- DC–DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery–Powered Products, for example, Computers, Printers, Cellular and Cordless Telephones and PCMCIA Cards

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	20	V		
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	20	V		
Gate-to-Source Voltage - Continuous	V _{GS}	±12	V		
Thermal Resistance, Junction-to-Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _{DM}	62.5 2.0 6.5 5.5 50	°C/W W A A A		
Thermal Resistance, Junction-to-Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{0JA} P _D I _D I _D	102 1.22 5.07 4.07 40	°C/W W A A A		
Thermal Resistance Junction-to-Ambient (Note 3) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _{DM}	172 0.73 3.92 3.14 30	°C/W W A A A		

1. Mounted onto a 2 in square FR-4 Board

(1 in sq. 2 oz. Cu 0.06 in thick single sided), t < 10 seconds. 2. Mounted onto a 2 in square FR-4 Board

(1 in sq. 2 oz. Cu 0.06 in thick single sided), t = steady state.

3. Minimum FR-4 or G-10 PCB, t = steady state.


4. Pulse Test: Pulse Width = 10 μ s, Duty Cycle = 2%.



ON Semiconductor®


http://onsemi.com

V _{DSS}	R _{DS(ON)} TYP	I _D MAX
20 V	$35~\mathrm{m}\Omega$ @ V _{GS} = 4.5 V	6.0 A





MARKING DIAGRAM & PIN ASSIGNMENT



A	= Assembly Location
Y	= Year
WW	= Work Week
•	= Pb-Free Package
(1)	Mexical and the second

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMD6N02R2	SOIC-8	2500/Tape & Reel
NTMD6N02R2G	SOIC-8 (Pb-Free)	2500/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted) (continued)


Rating		Symbol	Value		Unit	
Operating and Storage Temperature Range		T _J , T _{stg}	-55 to +150		°C	
Single Pulse Drain-to-Source Avalanche Energy – Starting T _J = 25° C (V _{DD} = 20 Vdc, V _{GS} = 5.0 Vdc, Peak I _L = 6.0 Apk, L = 20 mH, R _G = 25 Ω)		E _{AS}		360		mJ
Maximum Lead Temperature for S	oldering Purposes for 10 seconds	TL	260			°C
ELECTRICAL CHARACTERIS	TICS (T _C = 25°C unless otherwise noted) (No	te 5)				
C	haracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volt (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	•	V _{(BR)DSS}	20 -	_ 19.2		Vdc mV/°C
$\label{eq:VDS} \begin{array}{l} \mbox{Zero Gate Voltage Drain Current} \\ (V_{DS} = 20 \mbox{ Vdc}, \mbox{ V}_{GS} = 0 \mbox{ Vdc}, \mbox{ T} \\ (V_{DS} = 20 \mbox{ Vdc}, \mbox{ V}_{GS} = 0 \mbox{ Vdc}, \mbox{ T} \end{array}$		I _{DSS}			1.0 10	μAdc
Gate-Body Leakage Current (VG	_S = +12 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	100	nAdc
Gate-Body Leakage Current (V _G	_S = –12 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	-100	nAdc
ON CHARACTERISTICS		•	1		•	
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = -250 \ \mu Adc$) Temperature Coefficient (Negative)			0.6	0.9 -3.0	1.2	Vdc mV/°0
$ Static Drain-to-Source On-State Resistance \\ (V_{GS} = 4.5 Vdc, I_D = 6.0 Adc) \\ (V_{GS} = 4.5 Vdc, I_D = 4.0 Adc) \\ (V_{GS} = 2.7 Vdc, I_D = 2.0 Adc) \\ (V_{GS} = 2.5 Vdc, I_D = 3.0 Adc) \\ (V_{GS} = 2.5 Vdc, I_D = 3.0 Adc) \\ $		R _{DS(on)}	- - -	0.028 0.028 0.033 0.035	0.035 0.043 0.048 0.049	Ω
Forward Transconductance (V_{DS}	= 12 Vdc, I _D = 3.0 Adc)	9 FS	_	10	-	Mhos
YNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	785	1100	pF
Output Capacitance	(V _{DS} = 16 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	260	450	1
Reverse Transfer Capacitance	· · · · · · · · · · · · · · · · · · ·	C _{rss}	-	75	180	1
WITCHING CHARACTERISTICS	(Notes 6 and 7)		-			
Turn-On Delay Time		t _{d(on)}	_	12	20	ns
Rise Time	$(V_{DD} = 16 \text{ Vdc}, I_D = 6.0 \text{ Adc},$	t _r	-	50	90	1
Turn-Off Delay Time	V _{GS} = 4.5 Vdc, R _G = 6.0 Ω)	t _{d(off)}	_	45	75	1
Fall Time		t _f	-	80	130	1
Turn-On Delay Time		t _{d(on)}	-	11	18	ns
Rise Time	$(V_{DD} = 16 \text{ Vdc}, I_D = 4.0 \text{ Adc},$	t _r	-	35	65	1
Turn-Off Delay Time	V _{GS} = 4.5 Vdc, R _G = 6.0 Ω)	t _{d(off)}	-	45	75	
Fall Time	_ ,	t _f	-	60	110	
Total Gate Charge	(V _{DS} = 16 Vdc,	Q _{tot}	-	12	20	nC
Gate-Source Charge	$V_{GS} = 4.5 \text{ Vdc},$	Q _{gs}	-	1.5	-	
Gate-Drain Charge	I _D = 6.0 Adc)	Q _{gd}	_	4.0	-	1


Handling precautions to protect against electrostatic discharge is mandatory
Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
Switching characteristics are independent of operating junction temperature.

Characteristic		Symbol	Min	Тур	Max	Unit	
BODY-DRAIN DIODE RATINGS (Note 9)							
Diode Forward On-Voltage		V _{SD}		0.83 0.88 0.75	1.1 1.2 -	Vdc	
Reverse Recovery Time		t _{rr}	-	30	-	ns	
	(I _S = 6.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/us)	ta	-	15	-		
		t _b	-	15	-		
Reverse Recovery Stored Charge		Q _{RR}	_	0.02	-	μC	

8. Handling precautions to protect against electrostatic discharge is mandatory.


9. Indicates Pulse Test: Pulse Width = 300 µs max, Duty Cycle = 2%.






GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation





DRAIN-TO-SOURCE DIODE CHARACTERISTICS





Figure 11. Maximum Rated Forward Biased Safe Operating Area





TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION: SOIC-8 NB PAG			PAGE 1 OF 2				
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and () are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DESCRIPTION: SOIC-8 NB PAGE 2 OF				
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters, including "Typicals" must be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcula performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative