

www.vishay.com

Vishay Siliconix


RoHS

COMPLIANT HALOGEN

**FREE** 

# **EF Series Power MOSFET with Fast Body Diode**

PRODUCT SUMMARY				
V <sub>DS</sub> (V) at T <sub>J</sub> max. 650				
R <sub>DS(on)</sub> typ. at 25 °C (Ω)	V <sub>GS</sub> = 10 V 0.033			
Q <sub>g</sub> (Max.) (nC) 380				
Q <sub>gs</sub> (nC)	62			
Q <sub>gd</sub> (nC)	Q <sub>gd</sub> (nC) 102			
Configuration	Single			



#### **FEATURES**

- Fast body diode MOSFET using E series technology
- Reduced t<sub>rr</sub>, Q<sub>rr</sub>, and I<sub>RRM</sub>
- Low figure-of-merit (FOM): Ron x Qg
- Low input capacitance (Ciss)
- Increased robustness due to low Q<sub>rr</sub>
- Ultra low gate charge (Q<sub>q</sub>)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

#### **APPLICATIONS**

- Telecommunications
  - Server and telecom power supplies
- Lighting
  - High intensity discharge (HID)
  - Light emitting diodes (LEDs)
- Consumer and computing
  - ATX power supplies
- Industrial
  - Welding
  - Battery chargers
- Renewable energy
  - Solar (PV inverters)
- Switch mode power suppliers (SMPS)
- Applications using the following topologies
  - LLC
  - Phase shifted bridge (ZVS)
  - 3-level inverter
  - AC/DC bridge

ORDERING INFORMATION		
Package	TO-247AC	
Lead (Pb)-free and Halogen-free	SiHG70N60EF-GE3	

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub>	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V <sub>DS</sub>	600	V
Gate-Source Voltage			V <sub>GS</sub>	± 30	v
Continuous Drain Current (T. – 150 °C)	V <sub>GS</sub> at 10 V	$T_{\rm C} = 25  ^{\circ}{\rm C}$ $T_{\rm C} = 100  ^{\circ}{\rm C}$	1	70	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	45	Α
Pulsed Drain Current a		I <sub>DM</sub>	229		
Linear Derating Factor			4.2	W/°C	
Single Pulse Avalanche Energy b			E <sub>AS</sub>	1706	mJ
Maximum Power Dissipation			P <sub>D</sub>	520	W
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C	
Drain-Source Voltage Slope T <sub>J</sub> = 125 °C		dV/dt	70	N//	
Reverse Diode dV/dt <sup>d</sup>		uv/ul	50	- V/ns	
Soldering Recommendations (Peak Temperature) c for 10 s			300	°C	

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 28.2 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 11 A
- c. 1.6 mm from case
- d.  $I_{SD} = 35 \text{ A}$ ,  $dI/dt = 750 \text{ A/}\mu\text{s}$ ,  $V_{DS} = 400 \text{ V}$



# Vishay Siliconix

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	40	°C/W
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	0.24	C/VV

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				l	•	l .	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> :	= 0 V, I <sub>D</sub> = 250 μA	600	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.69	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	-	4.0	V
Cata Carrea Laglaga			V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 30 V	-	-	± 1	μΑ
Zava Cata Valtaga Dvais Cuvvent		V <sub>DS</sub> =	= 480 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 480 \	/, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	2	mA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}$	$I_D = 35 A$	-	0.033	0.038	Ω
Forward Transconductance	9 <sub>fs</sub>	$V_{DS}$	$= 30 \text{ V}, I_D = 35 \text{ A}$	-	25	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>		$V_{GS} = 0 V,$	-	7500	-	
Output Capacitance	Coss		$V_{DS} = 100 V,$	-	378	-	
Reverse Transfer Capacitance	$C_{rss}$	f = 1 MHz		-	5	-	pF
Effective output capacitance, energy related <sup>a</sup>	$C_{o(er)}$	V 0 V V 0 V V 400 V		-	263	-	
Effective output capacitance, time related <sup>b</sup>	C <sub>o(tr)</sub>	V <sub>GS</sub> = 0	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 480 \text{ V}$		926	-	
Total Gate Charge	Qg			-	253	380	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$I_D = 35 A, V_{DS} = 480 V$	-	62	-	nC
Gate-Drain Charge	Q <sub>gd</sub>			-	102	-	
Turn-On Delay Time	t <sub>d(on)</sub>			-	56	84	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> =	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 35 A		107	161	no
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_g = 1$	9.1 $\Omega$ , $V_{GS} = 10 \text{ V}$	-	257	386	ns
Fall Time	t <sub>f</sub>			-	123	185	
Gate Input Resistance	$R_g$	f = 1	MHz, open drain	0.5	1.1	2.2	Ω
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET syml	ool	-	-	70	
Pulsed Diode Forward Current	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	229	A
Diode Forward Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	C, I <sub>S</sub> = 35 A, V <sub>GS</sub> = 0 V	-	0.9	1.2	V
Reverse Recovery Time	t <sub>rr</sub>			-	213	426	ns
Reverse Recovery Charge	Q <sub>rr</sub>		5 °C, I <sub>F</sub> = I <sub>S</sub> = 35 A,	-	1.6	3.2	μC
Reverse Recovery Current	I <sub>RRM</sub>	dl/dt = 100 A/μs, V <sub>R</sub> = 400 V		_	16	-	Α

a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$  b.  $C_{oss(tr)}$  is a fixed capacitance that gives the charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$ 



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics

S17-0297-Rev. C, 27-Feb-17




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 -  $C_{oss}$  and  $E_{oss}$  vs.  $V_{DS}$ 






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Typical Drain-to-Source Voltage vs. Temperature






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit






Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91598">www.vishay.com/ppg?91598</a>.



# **TO-247AC (High Voltage)**

#### **VERSION 1: FACILITY CODE = 9**







Section C--C,D--D,E--E

	MILLIN	IETERS	
DIM.	MIN.	MAX.	NOTES
Α	4.83	5.21	
A1	2.29	2.55	
A2	1.50	2.49	
b	1.12	1.33	
b1	1.12	1.28	
b2	1.91	2.39	6
b3	1.91	2.34	
b4	2.87	3.22	6, 8
b5	2.87	3.18	
С	0.55	0.69	6
c1	0.55	0.65	
D	20.40	20.70	4

	MILLIMETERS		
DIM.	MIN.	MAX.	NOTES
D1	16.25	16.85	5
D2	0.56	0.76	
E	15.50	15.87	4
E1	13.46	14.16	5
E2	4.52	5.49	3
е	5.44	BSC	
L	14.90	15.40	
L1	3.96	4.16	6
ØΡ	3.56	3.65	7
Ø P1	7.19 ref.		
Q	5.31	5.69	
S	5.54	5.74	

- (1) Package reference: JEDEC® TO247, variation AC
- (2) All dimensions are in mm
- (3) Slot required, notch may be rounded
- (4) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outermost extremes of the plastic body
- (5) Thermal pad contour optional with dimensions D1 and E1
- (6) Lead finish uncontrolled in L1
- (7) Ø P to have a maximum draft angle of 1.5° to the top of the part with a maximum hole diameter of 3.91 mm
- (8) Dimension b2 and b4 does not include dambar protrusion. Allowable dambar protrusion shall be 0.1 mm total in excess of b2 and b4 dimension at maximum material condition

www.vishay.com

Vishay Siliconix

#### **VERSION 2: FACILITY CODE = Y**



	MILLIMETERS		
DIM.	MIN.	MAX.	NOTES
Α	4.58	5.31	
A1	2.21	2.59	
A2	1.17	2.49	
b	0.99	1.40	
b1	0.99	1.35	
b2	1.53	2.39	
b3	1.65	2.37	
b4	2.42	3.43	
b5	2.59	3.38	
С	0.38	0.86	
c1	0.38	0.76	
D	19.71	20.82	
D1	13.08	-	

	MILLIN		
DIM.	MIN.	MAX.	NOTES
D2	0.51	1.30	
E	15.29	15.87	
E1	13.72	-	
е	5.46	BSC	
Øk	0.2	254	
L	14.20	16.25	
L1	3.71	4.29	
ØР	3.51	3.66	
Ø P1	-	7.39	
Q	5.31	5.69	
R	4.52	5.49	
S	5.51 BSC		

- (1) Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")
- (7) Outline conforms to JEDEC outline TO-247 with exception of dimension c

www.vishay.com

Vishay Siliconix

### **VERSION 3: FACILITY CODE = N**



	MILLIM	IETERS
DIM.	MIN.	MAX.
Α	4.65	5.31
A1	2.21	2.59
A2	1.17	1.37
b	0.99	1.40
b1	0.99	1.35
b2	1.65	2.39
b3	1.65	2.34
b4	2.59	3.43
b5	2.59	3.38
С	0.38	0.89
c1	0.38	0.84
D	19.71	20.70
D1	13.08	-

	MILLIMETERS		
DIM.	MIN.	MAX.	
D2	0.51	1.35	
E	15.29	15.87	
E1	13.46	-	
е	5.46	BSC	
k	0.254		
L	14.20	16.10	
L1	3.71	4.29	
N	7.62	BSC	
Р	3.56	3.66	
P1	=	7.39	
Q	5.31	5.69	
R	4.52	5.49	
S	5.51 BSC		

ECN: E20-0545-Rev. F, 19-Oct-2020

DWG: 5971

- <sup>(1)</sup> Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.