

Instruction Set

Data Transfer Operations

Instruction	Operation	bytes	OSC Pinmode
MOV A,Rn		1	1
MOV A,@Ri		1	2
MOV A,direct		2	2
MOV A,#data		2	2
MOV Rn,A		1	1
MOV Rn,direct		2	2
MOV Rn,#data		2	2
MOV direct,A		2	2
MOV direct,Rn	move	2	2
MOV direct,@Ri		2	2
MOV direct,direct		3	3
MOV direct,#data		3	3
MOV @Ri,A		1	2
MOV @Ri,direct		2	2
MOV @Ri,#data		2	2
MOV DPTR,#data16		3	3
MOVC A,@A+DPTR	move from code memory	1	4
MOVC A,@A+PC	code memory	1	4
MOVC A,@Ri		1	4
MOVV A,@DPTR	move to/from data memory	1	4
MOVV @Ri,A		1	4
MOVV @DPTR,A		1	4
PUSH direct	push onto stack	2	2
POP direct	pop from stack	2	2
XCH A,Rn		1	1
XCH A,@Ri	exchange bytes	1	2
XCH A,direct		2	2
XCHD A,@Ri	exchg low digits	1	2

Boolean Variable Manipulation

Instruction	Operation	bytes	OSC Pinmode
CLR C	clear bit to zero	1	1
CLR bit		2	2
SETB C	set bit to one	1	1
SETB bit		2	2
CPL C	complement bit	1	1
CPL bit		2	2
ANL C,bit	AND bit with C	2	2
ANL C,bit	AND (NOTbit) with C	2	2
ORL C,bit	OR bit with C	2	2
ORL C,bit	OR (NOTbit) with C	2	2
MOV C,bit	move bit to bit	2	2
MOV bit,C		2	2

Program Branching

Instruction	Operation	bytes	OSC Pinmode
ACALL addr11	call subroutine	2	3
LCALL addr16		3	4
RET	return from sub.	1	4
RETI	return from int.	1	4
AJMP addr11		2	3
LJMP addr16		3	4
SJMP rel	jump	2	3
JMP @A+DPTR		1	3
JC rel	jump if C set	2	3
JNC rel	jump if C not set	2	3
JNB bit,rel	jump if bit set	3	4
JNB bit,rel	jump if bit not set	3	4
JBC bit,rel	jmp&clear if set	3	4
JZ rel	jump if A = 0	2	3
JNZ rel	jump if A not 0	2	3
CJNE A,direct,rel		3	4
CJNE A,#data,rel	compare and jump if not equal	3	4
CJNE Rn,#data,rel		3	4
CJNE @Ri,#data,rel		3	4
DJNZ Rn,rel	decrement and jump if not zero	2	3
DJNZ direct,rel		3	4
NOP	no operation	1	1

Instructions That Affect Flags

ADD A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7
ADDC A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7
SUBB A,x	C = borrow into bit 7 AC = borrow into bit 3 OV = borrow into bit 6, but not 7
MUL AB	C = 0 OV = (result>255)
DIV AB	C = 0 OV = divide by zero

Arithmetic Operations

Instruction	Operation	bytes	OSC Pinmode
ADD A,Rn		1	1
ADD A,@Ri		1	2
ADD A,direct	add source to A	2	2
ADD A,#data		2	2
ADDC A,Rn		1	1
ADDC A,@Ri		1	2
ADDC A,direct	add with carry	2	2
ADDC A,#data		2	2
SUBB A,Rn		1	1
SUBB A,@Ri		1	2
SUBB A,direct	subtract from A with borrow	2	2
SUBB A,#data		2	2
INC A		1	1
INC Rn		1	1
INC @Ri	increment	1	2
INC direct		2	2
INC DPTR		1	3
DEC A		1	1
DEC Rn		1	1
DEC @Ri	decrement	1	2
DEC direct		2	2
MUL AB	multiply A by B	1	9
DIV AB	divide A by B	1	9
DA A	decimal adjust	1	2

Logical Operations

Instruction	Operation	bytes	OSC Pinmode
ANL A,Rn		1	1
ANL A,@Ri		1	2
ANL A,direct	logical AND	2	2
ANL A,#data		2	2
ANL direct,A		3	3
ANL direct,#data		3	3
ORL A,Rn		1	1
ORL A,@Ri		1	2
ORL A,direct	logical OR	2	2
ORL A,#data		2	2
ORL direct,A		2	2
ORL direct,#data		3	3
XRL A,Rn		1	1
XRL A,@Ri		1	2
XRL A,direct	logical XOR	2	2
XRL A,#data		2	2
XRL direct,A		2	2
XRL direct,#data		3	3
CLR A	clear A to zero	1	1
CPL A	complement A	1	1
RL A	rotate A left	1	1
RLC A	...through C	1	1
RR A	rotate A right	1	1
RRC A	...through C	1	1
SWAP A	swap nibbles	1	1

Legend


Rn	register addressing using R0-R7
@Ri	indirect addressing using R0 or R1
direct	8-bit internal address (00h-FFh)
#data	8-bit constant included in instruction
#data16	16-bit constant included in instruction
bit	8-bit direct address of bit
rel	signed 8-bit offset
addr11	11-bit address in current 2K page
addr16	16-bit address
x	any of Rn, @Ri, direct, #data

Pin Functions

Pin	Function
2	P1.1 / AIN2
3	P1.2 / AIN3 / REFIN2+
4	P1.3 / AIN4 / REFIN2-
5	AV _{DD}
- 5	AGND
6	AGND
7	REFIN-
8	REFIN+
9	P1.4 / AIN5
10	P1.5 / AIN6
11	P1.6 / AIN7 / IEXC1
12	P1.7 / AIN8 / IEXC2
13	AINCOM / DAC
14	DAC

Pin	Function
- 15	AIN9 (CSP package only)
- 16	AIN10 (CSP package only)
15	RESET
16	P3.0 / RxD
17	P3.1 / TxD
18	P3.2 / INT0
19	P3.3 / INT1
20	DV _{DD}
21	DV _{DD}
22	DV _{DD}
22	DGND
23	P3.5 / T1
24	P3.6 / WR
25	P3.7 / RD
26	SCLC (I ² C)

Code Memory Space Options



Interrupt Vector Addresses

Interrupt Bit	Interrupt Name	Vector Address	Relative Priority
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
RDY0/RDY1	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I ² C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips. Printed in the U.S.A. G04923-4-6/04(0)




www.analog.com/microconverter

REV. 0

ADuC845/ADuC847/ADuC848 MicroConverter® Quick Reference Guide

FUNCTIONAL BLOCK DIAGRAM



A Precision Analog Flash MCU

The ADuC845/ADuC847/ADuC848 is:

ADC: 24-bit* primary ADC, differential w/ programmable gain
24-bit auxiliary ADC, single-ended w/ fixed gain (ADuC845 only)
10-channel input mux (*ADC is 16bit on ADuC848)

DAC: 12-bit, 15µs, voltage output
<1LSB DNL

Flash/EEPROM: up to 62kB Flash/EE program memory
4kB Flash/EE data memory

Microcontroller: "single-cycle" 8052, up to 12.6MIPS
32 I/O lines, programmable PLL clock (98.3kHz to 12.6MHz from 32kHz crystal)

Embedded Tools Support: on-chip download/debug & single-pin emulation functions

Other on-chip features: temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8-/16-bit PWM, power-on-reset



www.analog.com/microconverter

