SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

Member of the Texas Instruments Widebus™ Family

- 1-to-2 Outputs to Support Stacked DDR
- Supports SSTL_2 Data Inputs
- **Outputs Meet SSTL 2 Class II Specifications**
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the **RESET** Input
- **RESET** Input Disables Differential Input Receivers, Resets All Registers, and **Forces All Outputs Low**
- **Pinout Optimizes DIMM PCB Layout**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V V_{CC} operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV16859 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

DGG PACKAGE (TOP VIEW)

Q13A [1	\cup	64	b	V_{DDQ}
Q12A	2		63		GND
Q11A	3		62	1	D13
Q10A [4		61		D12
Q9A	5		60		V_{CC}
V _{DDQ} [6		59		V_{DDQ}
GND [7		58		GND
Q8A	8		57		D11
Q7A	9		56	р	D10
Q6A	10		55	0	D9
Q5A	11		54	[GND
Q4A	12		53	D	D8
Q3A	13		52	D	D7
Q2A	14		51	D	RESET
GND [15		50	D	GND
Q1A	16		49	0	CLK
Q13B [17		48	Į	CLK
V _{DDQ} İ	18		47	ħ	V_{DDQ}
Q12B [19		46	ħ	V_{CC}
Q11B	20		45	Į	V_{REF}
Q10B	21		44	ħ	D6
Q9B	22		43	F	GND
Q8B [23		42	F	D5
Q7B	24		41	F	D4
Q6B	25		40	F	D3
GND [26		39	ħ	GND
V _{DDQ} I	27		38	ħ	V_{DDQ}
Q5B [28		37	Į	V_{CC}
Q4B	29		36	F	D2
Q3B	30		35	Į	D1
Q2B	31		34	F	GND
Q1B	32		33	Ц	V_{DDQ}

ORDERING INFORMATION

TA	PACKAC	∋E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	QFN – RGQ (Tin–Pb Finish)	Tone and real	SN74SSTV16859RGQR	- SS859		
0°C to 70°C	QFN – RGQ (Matte–Tin Finish)	Tape and reel	SN74SSTV16859RGQ8	55859		
	TSSOP – DGG	Tape and reel	SN74SSTV16859DGGR	SSTV16859		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

description/ordering information (continued)

The device supports low-power standby operation. When $\overline{\text{RESET}}$ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when $\overline{\text{RESET}}$ is low, all registers are reset, and all outputs are forced low. The LVCMOS $\overline{\text{RESET}}$ input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

RGQ PACKAGE (TOP VIEW)



[†] The center die pad must be connected to GND.


FUNCTION TABLE

	INPUTS										
RESET	CLK	CLK CLK D									
Н	1	\downarrow	Н	Н							
Н	\uparrow	\downarrow	L	L							
Н	L or H	L or H L or H		Q_0							
L	X or floating	X or floating	X or floating	L							



SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

logic diagram (positive logic)



Pin numbers shown are for the DGG package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} or V _{DDQ}	–0.5 V to 3.6 V
Input voltage range, V _I (see Notes 1 and 2)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	\dots -0.5 V to V _{DDQ} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	±50 mA
Continuous current through each V _{CC} , V _{DDQ} , or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	55°C/W
(see Note 4): RGQ package	22°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 3.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN74SSTV16859 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

recommended operating conditions (see Note 5)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		V_{DDQ}		2.7	V
V _{DDQ}	Output supply voltage		2.3		2.7	V
V _{REF}	Reference voltage (V _{REF} = V _{DDQ} /2)		1.15	1.25	1.35	V
VTT	Termination voltage	V _{REF} - 40 mV	VREF	V _{REF} + 40 mV	V	
VI	Input voltage		0		VCC	V
VIH	AC high-level input voltage	Data inputs	V _{REF} + 310 mV			V
VIL	AC low-level input voltage	Data inputs			V _{REF} -310 mV	V
VIH	DC high-level input voltage	Data inputs	V _{REF} + 150 mV			V
V _{IL}	DC low-level input voltage	Data inputs			V _{REF} - 150 mV	V
VIH	High-level input voltage	RESET	1.7			V
VIL	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V _{I(PP)}	Peak-to-peak input voltage	CLK, CLK	360			mV
lOH	High-level output current	•			-20	
lOL	Low-level output current				20	mA
TA	Operating free-air temperature		0		70	°C

NOTE 5: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		v _{CC} †	MIN	TYP‡	MAX	UNIT
VIK		$I_{I} = -18 \text{ mA}$	2.3 V			-1.2	V	
.,		$I_{OH} = -100 \mu\text{A}$	2.3 V to 2.7 V	V _{DDQ} – 0.2			V	
VOH		I _{OH} = -16 mA	2.3 V	1.95			V	
V		I _{OL} = 100 μA	2.3 V to 2.7 V		0.2 V			
VOL		I _{OL} = 16 mA	2.3 V	0.35			V	
lį	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
1	Static standby	RESET = GND	1- 0	0.71/			10	μΑ
ICC	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V			40	mA
	Dynamic operating – clock only	$\frac{\text{RESET}}{\text{CLK switching 50\% duty cycle}}$		2.5 V		30		μΑ/ MHz
ICCD	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle				10		μΑ/ clock MHz/ D input
rОН	Output high	I _{OH} = -20 mA		2.3 V to 2.7 V	7		20	Ω
rOL	Output low	I _{OL} = 20 mA		2.3 V to 2.7 V	7		20	Ω
r _{O(Δ)}	r _{OH} - r _{OL}	I _O = 20 mA, T _A = 25°C, One output		2.5 V			6	Ω
	Data inputs	V _I = V _{REF} ± 310 mV	2.5 V	2.5	3	3.5	pF	
C _i §	CLK, CLK	V _{ICR} = 1.25 V, V _{I(PP)} = 360mV		2.5	3	3.5		
	RESET	V _I = V _{CC} or GND		3				

[†] For this test condition, V_{DDQ} always is equal to V_{CC}.

[§] Measured with 50-MHz input frequency for the QFN package and 10-MHz input frequency for the TSSOP package



[‡] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = ± 0.2	2.5 V V†	UNIT	
			MIN	MAX		
fclock	Clock frequency			200	MHz	
t _W	Pulse duration, CLK, CLK high or low					
t _{act}	t _{act} Differential inputs active time (see Note 6)					
^t inact	tinact Differential inputs inactive time (see Note 7)					
	Setup time, fast slew rate (see Notes 8 and 10)	Pote hafara QUICT QUIC	0.75			
t _{su}	Setup time, slow slew rate (see Notes 9 and 10)	Data before CLK↑, CLK↓	0.9		ns	
4.	Hold time, fast slew rate (see Notes 8 and 10)	0.75				
^t h	Hold time, slow slew rate (see Notes 9 and 10)	Data after CLK↑, CLK↓	0.9		ns	

 † For this test condition, $V_{\mbox{\scriptsize DDQ}}$ always is equal to $V_{\mbox{\scriptsize CC}}.$

NOTES: 6. VREF must be held at a valid input level, and data inputs must be held low for a minimum time of tact max, after RESET is taken high.


- 7. V_{REF}, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t_{inact} max, after RESET is taken
- 8. For data signal input slew rate ≥ 1 V/ns
- 9. For data signal input slew rate ≥ 0.5 V/ns and < 1 V/ns
- 10. CLK, CLK signals input slew rates are ≥ 1 V/ns.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = ± 0.2	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	
fmax			200		MHz
^t pd	CLK and CLK	Q	1.1	2.8	ns
^t PHL	RESET	Q		5	ns

[†] For this test condition, VDDQ always is equal to VCC.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, input slew rate = 1 V/ns \pm 20% (unless otherwise noted).
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $V_{TT} = V_{REF} = V_{DDQ}/2$
- F. $V_{IH} = V_{REF} + 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- G. $V_{IL} = V_{REF} 310$ mV (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







11-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74SSTV16859DGGRG4	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTV16859	Samples
74SSTV16859RGQ8G3	ACTIVE	VQFN	RGQ	56	2000	RoHS & Green	SN	Level-3-260C-168 HR	0 to 70	SS859	Samples
HPA00022DGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTV16859	Samples
SN74SSTV16859DGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTV16859	Samples
SN74SSTV16859RGQ8	ACTIVE	VQFN	RGQ	56	2000	RoHS & Green	SN	Level-3-260C-168 HR	0 to 70	SS859	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

11-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTV16859DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

www.ti.com 12-May-2017



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	SN74SSTV16859DGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0	



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Package complies to JEDEC MO-220 variation VLLD-2.



RGQ (S-PVQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

RGQ (S-PVQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated